<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p86" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_86{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_86{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_86{left:110px;bottom:1082px;letter-spacing:-0.27px;word-spacing:1.71px;}
#t4_86{left:231px;bottom:1082px;letter-spacing:-0.17px;}
#t5_86{left:280px;bottom:1082px;letter-spacing:-0.16px;word-spacing:1.5px;}
#t6_86{left:646px;bottom:1082px;letter-spacing:-0.18px;}
#t7_86{left:690px;bottom:1082px;letter-spacing:-0.14px;word-spacing:1.46px;}
#t8_86{left:110px;bottom:1062px;letter-spacing:-0.14px;}
#t9_86{left:110px;bottom:1026px;letter-spacing:-0.17px;}
#ta_86{left:160px;bottom:1026px;letter-spacing:-0.13px;word-spacing:2px;}
#tb_86{left:192px;bottom:1026px;letter-spacing:-1px;}
#tc_86{left:256px;bottom:1026px;letter-spacing:-0.18px;word-spacing:2.08px;}
#td_86{left:110px;bottom:1005px;letter-spacing:-0.15px;word-spacing:1.36px;}
#te_86{left:695px;bottom:1005px;letter-spacing:-0.18px;}
#tf_86{left:739px;bottom:1005px;letter-spacing:-0.16px;word-spacing:1.23px;}
#tg_86{left:110px;bottom:984px;letter-spacing:-0.24px;word-spacing:2.9px;}
#th_86{left:681px;bottom:984px;letter-spacing:-0.18px;}
#ti_86{left:732px;bottom:984px;letter-spacing:-0.14px;word-spacing:2.72px;}
#tj_86{left:110px;bottom:964px;letter-spacing:-0.15px;word-spacing:2.13px;}
#tk_86{left:682px;bottom:964px;letter-spacing:-0.18px;}
#tl_86{left:732px;bottom:964px;letter-spacing:-0.15px;word-spacing:1.86px;}
#tm_86{left:110px;bottom:943px;letter-spacing:-0.18px;word-spacing:1.48px;}
#tn_86{left:353px;bottom:951px;}
#to_86{left:366px;bottom:943px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tp_86{left:424px;bottom:943px;}
#tq_86{left:445px;bottom:943px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tr_86{left:110px;bottom:882px;letter-spacing:0.13px;}
#ts_86{left:183px;bottom:882px;letter-spacing:0.13px;word-spacing:2.31px;}
#tt_86{left:629px;bottom:882px;letter-spacing:0.14px;}
#tu_86{left:694px;bottom:882px;}
#tv_86{left:110px;bottom:836px;letter-spacing:-0.19px;}
#tw_86{left:145px;bottom:836px;letter-spacing:-0.17px;}
#tx_86{left:212px;bottom:836px;letter-spacing:-0.16px;word-spacing:2.12px;}
#ty_86{left:754px;bottom:836px;letter-spacing:-0.15px;}
#tz_86{left:783px;bottom:836px;letter-spacing:-0.14px;word-spacing:2.25px;}
#t10_86{left:110px;bottom:816px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t11_86{left:159px;bottom:788px;letter-spacing:0.11px;}
#t12_86{left:464px;bottom:788px;}
#t13_86{left:505px;bottom:788px;}
#t14_86{left:573px;bottom:788px;}
#t15_86{left:610px;bottom:788px;}
#t16_86{left:638px;bottom:788px;}
#t17_86{left:664px;bottom:788px;}
#t18_86{left:692px;bottom:788px;}
#t19_86{left:749px;bottom:788px;}
#t1a_86{left:294px;bottom:770px;letter-spacing:-0.25px;}
#t1b_86{left:489px;bottom:770px;letter-spacing:-0.21px;}
#t1c_86{left:546px;bottom:770px;letter-spacing:-0.22px;}
#t1d_86{left:614px;bottom:770px;letter-spacing:-0.19px;}
#t1e_86{left:668px;bottom:770px;letter-spacing:-0.25px;}
#t1f_86{left:733px;bottom:770px;letter-spacing:-0.21px;}
#t1g_86{left:283px;bottom:752px;letter-spacing:-0.19px;}
#t1h_86{left:505px;bottom:752px;}
#t1i_86{left:572px;bottom:752px;}
#t1j_86{left:622px;bottom:752px;}
#t1k_86{left:675px;bottom:752px;}
#t1l_86{left:749px;bottom:752px;}
#t1m_86{left:212px;bottom:709px;letter-spacing:-0.16px;word-spacing:1.72px;}
#t1n_86{left:651px;bottom:709px;letter-spacing:-0.18px;}
#t1o_86{left:712px;bottom:709px;letter-spacing:-0.11px;}
#t1p_86{left:110px;bottom:666px;letter-spacing:-0.19px;word-spacing:0.55px;}
#t1q_86{left:538px;bottom:666px;letter-spacing:-0.18px;}
#t1r_86{left:599px;bottom:666px;letter-spacing:-0.16px;word-spacing:0.53px;}
#t1s_86{left:110px;bottom:646px;letter-spacing:-0.15px;word-spacing:2.98px;}
#t1t_86{left:110px;bottom:625px;letter-spacing:-0.21px;word-spacing:1.16px;}
#t1u_86{left:470px;bottom:625px;letter-spacing:-0.14px;}
#t1v_86{left:496px;bottom:625px;letter-spacing:-0.15px;word-spacing:0.66px;}
#t1w_86{left:110px;bottom:604px;letter-spacing:-0.15px;word-spacing:1.37px;}
#t1x_86{left:110px;bottom:568px;letter-spacing:-0.17px;word-spacing:2.58px;}
#t1y_86{left:110px;bottom:548px;letter-spacing:-0.15px;word-spacing:1.49px;}
#t1z_86{left:247px;bottom:548px;letter-spacing:-0.16px;}
#t20_86{left:269px;bottom:548px;letter-spacing:-0.17px;}
#t21_86{left:324px;bottom:548px;letter-spacing:-0.11px;}
#t22_86{left:341px;bottom:548px;letter-spacing:-0.13px;word-spacing:1.47px;}
#t23_86{left:110px;bottom:527px;letter-spacing:-0.25px;word-spacing:1.57px;}
#t24_86{left:110px;bottom:491px;letter-spacing:-0.11px;}
#t25_86{left:128px;bottom:491px;letter-spacing:-0.17px;}
#t26_86{left:163px;bottom:491px;letter-spacing:-0.2px;word-spacing:3.01px;}
#t27_86{left:110px;bottom:470px;letter-spacing:-0.14px;}
#t28_86{left:184px;bottom:437px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t29_86{left:309px;bottom:437px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t2a_86{left:228px;bottom:416px;letter-spacing:-0.17px;}
#t2b_86{left:309px;bottom:416px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2c_86{left:225px;bottom:395px;letter-spacing:-0.24px;}
#t2d_86{left:309px;bottom:395px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2e_86{left:229px;bottom:374px;letter-spacing:-0.15px;}
#t2f_86{left:309px;bottom:374px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2g_86{left:226px;bottom:353px;letter-spacing:-0.22px;}
#t2h_86{left:309px;bottom:353px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t2i_86{left:110px;bottom:310px;letter-spacing:-0.35px;word-spacing:4.28px;}
#t2j_86{left:197px;bottom:310px;letter-spacing:-0.16px;word-spacing:3.87px;}
#t2k_86{left:110px;bottom:290px;letter-spacing:-0.2px;}
#t2l_86{left:152px;bottom:242px;word-spacing:2.23px;}
#t2m_86{left:152px;bottom:224px;letter-spacing:0.06px;word-spacing:3.23px;}
#t2n_86{left:152px;bottom:206px;letter-spacing:0.02px;word-spacing:2.16px;}
#t2o_86{left:152px;bottom:187px;letter-spacing:-0.04px;word-spacing:1.9px;}
#t2p_86{left:177px;bottom:169px;letter-spacing:0.05px;word-spacing:1.2px;}
#t2q_86{left:776px;bottom:169px;}
#t2r_86{left:152px;bottom:151px;letter-spacing:-0.01px;word-spacing:1.93px;}
#t2s_86{left:152px;bottom:132px;letter-spacing:0.05px;word-spacing:2.37px;}
#t2t_86{left:152px;bottom:114px;letter-spacing:-0.04px;word-spacing:3.27px;}

.s1_86{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_86{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_86{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_86{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s5_86{font-size:12px;font-family:CMMI8_1fu;color:#000;}
.s6_86{font-size:17px;font-family:CMMI10_1fq;color:#000;}
.s7_86{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s8_86{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s9_86{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sa_86{font-size:12px;font-family:CMR8_1g3;color:#000;}
.sb_86{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.sc_86{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sd_86{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.se_86{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.sf_86{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts86" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMMI10_1fq;
	src: url("fonts/CMMI10_1fq.woff") format("woff");
}

@font-face {
	font-family: CMMI8_1fu;
	src: url("fonts/CMMI8_1fu.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg86Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg86" style="-webkit-user-select: none;"><object width="935" height="1210" data="86/86.svg" type="image/svg+xml" id="pdf86" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_86" class="t s1_86">72 </span><span id="t2_86" class="t s2_86">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_86" class="t s1_86">For other traps, </span><span id="t4_86" class="t s3_86">stval </span><span id="t5_86" class="t s1_86" data-mappings='[[46,"fi"]]'>is set to zero, but a future standard may redeﬁne </span><span id="t6_86" class="t s3_86">stval</span><span id="t7_86" class="t s1_86">’s setting for other </span>
<span id="t8_86" class="t s1_86">traps. </span>
<span id="t9_86" class="t s3_86">stval </span><span id="ta_86" class="t s1_86">is a </span><span id="tb_86" class="t s4_86">WARL </span><span id="tc_86" class="t s1_86">register that must be able to hold all valid virtual addresses and the value 0. </span>
<span id="td_86" class="t s1_86">It need not be capable of holding all possible invalid addresses. Prior to writing </span><span id="te_86" class="t s3_86">stval</span><span id="tf_86" class="t s1_86">, implemen- </span>
<span id="tg_86" class="t s1_86">tations may convert an invalid address into some other invalid address that </span><span id="th_86" class="t s3_86">stval </span><span id="ti_86" class="t s1_86">is capable of </span>
<span id="tj_86" class="t s1_86">holding. If the feature to return the faulting instruction bits is implemented, </span><span id="tk_86" class="t s3_86">stval </span><span id="tl_86" class="t s1_86">must also be </span>
<span id="tm_86" class="t s1_86">able to hold all values less than 2 </span>
<span id="tn_86" class="t s5_86">N </span>
<span id="to_86" class="t s1_86">, where </span><span id="tp_86" class="t s6_86">N </span><span id="tq_86" class="t s1_86">is the smaller of SXLEN and ILEN. </span>
<span id="tr_86" class="t s7_86">4.1.10 </span><span id="ts_86" class="t s7_86" data-mappings='[[26,"fi"]]'>Supervisor Environment Conﬁguration Register (</span><span id="tt_86" class="t s8_86">senvcfg</span><span id="tu_86" class="t s7_86">) </span>
<span id="tv_86" class="t s1_86">The </span><span id="tw_86" class="t s3_86">senvcfg </span><span id="tx_86" class="t s1_86">CSR is an SXLEN-bit read/write register, formatted as shown in Figure </span><span id="ty_86" class="t s9_86">4.13</span><span id="tz_86" class="t s1_86">, that </span>
<span id="t10_86" class="t s1_86">controls certain characteristics of the U-mode execution environment. </span>
<span id="t11_86" class="t sa_86">SXLEN-1 </span><span id="t12_86" class="t sa_86">8 </span><span id="t13_86" class="t sa_86">7 </span><span id="t14_86" class="t sa_86">6 </span><span id="t15_86" class="t sa_86">5 </span><span id="t16_86" class="t sa_86">4 </span><span id="t17_86" class="t sa_86">3 </span><span id="t18_86" class="t sa_86">1 </span><span id="t19_86" class="t sa_86">0 </span>
<span id="t1a_86" class="t sb_86">WPRI </span><span id="t1b_86" class="t sc_86">CBZE </span><span id="t1c_86" class="t sc_86">CBCFE </span><span id="t1d_86" class="t sc_86">CBIE </span><span id="t1e_86" class="t sb_86">WPRI </span><span id="t1f_86" class="t sc_86">FIOM </span>
<span id="t1g_86" class="t sc_86">SXLEN-8 </span><span id="t1h_86" class="t sc_86">1 </span><span id="t1i_86" class="t sc_86">1 </span><span id="t1j_86" class="t sc_86">2 </span><span id="t1k_86" class="t sc_86">3 </span><span id="t1l_86" class="t sc_86">1 </span>
<span id="t1m_86" class="t s1_86" data-mappings='[[39,"fi"]]'>Figure 4.13: Supervisor environment conﬁguration register (</span><span id="t1n_86" class="t s3_86">senvcfg</span><span id="t1o_86" class="t s1_86">). </span>
<span id="t1p_86" class="t s1_86">If bit FIOM (Fence of I/O implies Memory) is set to one in </span><span id="t1q_86" class="t s3_86">senvcfg</span><span id="t1r_86" class="t s1_86">, FENCE instructions executed </span>
<span id="t1s_86" class="t s1_86" data-mappings='[[18,"fi"]]'>in U-mode are modiﬁed so the requirement to order accesses to device I/O implies also the re- </span>
<span id="t1t_86" class="t s1_86">quirement to order main memory accesses. Table </span><span id="t1u_86" class="t s9_86">4.3 </span><span id="t1v_86" class="t s1_86" data-mappings='[[16,"fi"]]'>details the modiﬁed interpretation of FENCE </span>
<span id="t1w_86" class="t s1_86">instruction bits PI, PO, SI, and SO in U-mode when FIOM=1. </span>
<span id="t1x_86" class="t s1_86">Similarly, for U-mode when FIOM=1, if an atomic instruction that accesses a region ordered as </span>
<span id="t1y_86" class="t s1_86">device I/O has its </span><span id="t1z_86" class="t sd_86">aq </span><span id="t20_86" class="t s1_86">and/or </span><span id="t21_86" class="t sd_86">rl </span><span id="t22_86" class="t s1_86">bit set, then that instruction is ordered as though it accesses both </span>
<span id="t23_86" class="t s1_86">device I/O and memory. </span>
<span id="t24_86" class="t s1_86">If </span><span id="t25_86" class="t s3_86">satp</span><span id="t26_86" class="t s1_86">.MODE is read-only zero (always Bare), the implementation may make FIOM read-only </span>
<span id="t27_86" class="t s1_86">zero. </span>
<span id="t28_86" class="t s1_86">Instruction bit </span><span id="t29_86" class="t s1_86">Meaning when set </span>
<span id="t2a_86" class="t s1_86">PI </span><span id="t2b_86" class="t s1_86">Predecessor device input and memory reads (PR implied) </span>
<span id="t2c_86" class="t s1_86">PO </span><span id="t2d_86" class="t s1_86">Predecessor device output and memory writes (PW implied) </span>
<span id="t2e_86" class="t s1_86">SI </span><span id="t2f_86" class="t s1_86">Successor device input and memory reads (SR implied) </span>
<span id="t2g_86" class="t s1_86">SO </span><span id="t2h_86" class="t s1_86">Successor device output and memory writes (SW implied) </span>
<span id="t2i_86" class="t s1_86">Table 4.3: </span><span id="t2j_86" class="t s1_86" data-mappings='[[4,"fi"]]'>Modiﬁed interpretation of FENCE predecessor and successor sets in U-mode when </span>
<span id="t2k_86" class="t s1_86">FIOM=1. </span>
<span id="t2l_86" class="t se_86" data-mappings='[[27,"fi"]]'>Bit FIOM exists for a speciﬁc circumstance when an I/O device is being emulated for U-mode </span>
<span id="t2m_86" class="t se_86" data-mappings='[[75,"ff"]]'>and both of the following are true: (a) the emulated device has a memory buﬀer that should </span>
<span id="t2n_86" class="t se_86">be I/O space but is actually mapped to main memory via address translation, and (b) multiple </span>
<span id="t2o_86" class="t se_86">physical harts are involved in accessing this emulated device from U-mode. </span>
<span id="t2p_86" class="t se_86" data-mappings='[[47,"fi"]]'>A hypervisor running in S-mode without the beneﬁt of the hypervisor extension of Chapter </span><span id="t2q_86" class="t sf_86">8 </span>
<span id="t2r_86" class="t se_86">may need to emulate a device for U-mode if paravirtualization cannot be employed. If the same </span>
<span id="t2s_86" class="t se_86">hypervisor provides a virtual machine (VM) with multiple virtual harts, mapped one-to-one to </span>
<span id="t2t_86" class="t se_86">real harts, then multiple harts may concurrently access the emulated device, perhaps because: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
