# RISC_V_CPU_CORE

When learning the RISC-V Architecture as part of the course work we designed the 5 stage In-Order Pipeline in TLV (Transactional Level Verilog). 
