#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Mar 18 15:03:13 2017
# Process ID: 6822
# Current directory: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1
# Command line: vivado -log vgademo1_bars_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgademo1_bars_top.tcl
# Log file: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/vgademo1_bars_top.vds
# Journal file: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vgademo1_bars_top.tcl -notrace
Command: synth_design -top vgademo1_bars_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6826 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1057.121 ; gain = 146.301 ; free physical = 1049 ; free virtual = 7821
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vgademo1_bars_top' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:40]
INFO: [Synth 8-3491] module 'MY_PIXEL_DRIVER' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:37' bound to instance 'P1' of component 'MY_PIXEL_DRIVER' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'MY_PIXEL_DRIVER' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:44]
WARNING: [Synth 8-5640] Port 'wea' is missing in component declaration [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:64]
WARNING: [Synth 8-5640] Port 'dina' is missing in component declaration [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:64]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'W1' of component 'blk_mem_gen_1' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:82]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/blk_mem_gen_1_stub.vhdl:16]
WARNING: [Synth 8-614] signal 'invert' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Red_temp' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Green_temp' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Blue_temp' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Blue_temp_2' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Green_temp_2' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
WARNING: [Synth 8-614] signal 'Red_temp_2' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'MY_PIXEL_DRIVER' (1#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:44]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'c1' of component 'clk_wiz_0' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'v1' of component 'vga_controller_640_60' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (2#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'background' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:36' bound to instance 'b1' of component 'background' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'background' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'background' (3#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:41]
INFO: [Synth 8-3491] module 'merge_display' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/merge.vhd:33' bound to instance 'm1' of component 'merge_display' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'merge_display' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/merge.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'merge_display' (4#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/merge.vhd:42]
INFO: [Synth 8-3491] module 'words' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:36' bound to instance 'W1' of component 'words' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'words' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:44]
WARNING: [Synth 8-5640] Port 'wea' is missing in component declaration [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:59]
WARNING: [Synth 8-5640] Port 'dina' is missing in component declaration [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:59]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'rom' of component 'blk_mem_gen_0' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:70]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/realtime/blk_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'words' (5#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:44]
INFO: [Synth 8-3491] module 'swing' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:36' bound to instance 'S1' of component 'swing' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'swing' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:43]
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Debouncer.vhd:25' bound to instance 'D1' of component 'debouncer' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:163]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Debouncer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Debouncer.vhd:31]
INFO: [Synth 8-3491] module 'Wario_logic' declared at '/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Wario_logic.vhd:35' bound to instance 'L1' of component 'Wario_logic' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Wario_logic' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Wario_logic.vhd:45]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Wario_logic.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Wario_logic' (7#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Wario_logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'swing' (8#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:43]
WARNING: [Synth 8-3848] Net VS in module/entity vgademo1_bars_top does not have driver. [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'vgademo1_bars_top' (9#1) [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:40]
WARNING: [Synth 8-3331] design words has unconnected port vs
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1099.590 ; gain = 188.770 ; free physical = 1004 ; free virtual = 7776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1099.590 ; gain = 188.770 ; free physical = 1004 ; free virtual = 7776
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'W1/rom' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/words.vhd:70]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_1' instantiated as 'P1/W1' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:82]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'c1' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_top.vhd:104]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'W1/rom'
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'W1/rom'
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp_3/blk_mem_gen_1_in_context.xdc] for cell 'P1/W1'
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp_3/blk_mem_gen_1_in_context.xdc] for cell 'P1/W1'
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/constrs_1/new/vgatop_pins.xdc]
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/constrs_1/new/vgatop_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/constrs_1/new/vgatop_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgademo1_bars_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgademo1_bars_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1437.051 ; gain = 0.000 ; free physical = 739 ; free virtual = 7511
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.051 ; gain = 526.230 ; free physical = 734 ; free virtual = 7510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.051 ; gain = 526.230 ; free physical = 734 ; free virtual = 7510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/.Xil/Vivado-6822-Aoide-ThinkPad-T410/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.051 ; gain = 526.230 ; free physical = 734 ; free virtual = 7510
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:58]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:58]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:58]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5544] ROM "btn_stop" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Wario_logic'
INFO: [Synth 8-5545] ROM "punch" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "angle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:113]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:272]
INFO: [Synth 8-5545] ROM "sync_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sync_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RGB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "x_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Red_temp_2_reg' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'Green_temp_2_reg' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_temp_2_reg' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:128]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
WARNING: [Synth 8-327] inferring latch for variable 'btn_out_reg' [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/Debouncer.vhd:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 | 00000000000000000000000000001010
                 iSTATE0 |                            00001 | 00000000000000000000000000001011
                 iSTATE1 |                            00010 | 00000000000000000000000000001000
                 iSTATE2 |                            00011 | 00000000000000000000000000001100
                 iSTATE3 |                            00100 | 00000000000000000000000000000111
                 iSTATE4 |                            00101 | 00000000000000000000000000001101
                 iSTATE5 |                            00110 | 00000000000000000000000000000110
                 iSTATE6 |                            00111 | 00000000000000000000000000000101
                 iSTATE7 |                            01000 | 00000000000000000000000000000100
                 iSTATE8 |                            01001 | 00000000000000000000000000000011
                 iSTATE9 |                            01010 | 00000000000000000000000000000010
                iSTATE10 |                            01011 | 00000000000000000000000000000001
                iSTATE11 |                            01100 | 00000000000000000000000000010100
                iSTATE12 |                            01101 | 00000000000000000000000000010011
                iSTATE13 |                            01110 | 00000000000000000000000000010010
                iSTATE14 |                            01111 | 00000000000000000000000000010001
                iSTATE15 |                            10000 | 00000000000000000000000000010000
                iSTATE16 |                            10001 | 00000000000000000000000000001111
                iSTATE17 |                            10010 | 00000000000000000000000000010110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Wario_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1437.051 ; gain = 526.230 ; free physical = 730 ; free virtual = 7506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 30    
	   2 Input     11 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 6     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                14x32  Multipliers := 1     
	                17x32  Multipliers := 1     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  19 Input     32 Bit        Muxes := 2     
	 362 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	  19 Input     23 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MY_PIXEL_DRIVER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module background 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module merge_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module words 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     25 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Wario_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	  19 Input     23 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 6     
Module swing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 30    
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                14x32  Multipliers := 1     
	                17x32  Multipliers := 1     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	 362 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/wario_pic.vhd:86]
DSP Report: Generating DSP plusOp, operation Mode is: C+A*(B:0x3e).
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/background.vhd:58]
INFO: [Synth 8-5545] ROM "sync_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sync_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RGB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:255]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/new/swing.vhd:257]
DSP Report: Generating DSP d0, operation Mode is: A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: Generating DSP d0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator d0 is absorbed into DSP d0.
DSP Report: operator d0 is absorbed into DSP d0.
WARNING: [Synth 8-3331] design words has unconnected port vs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (S1/i_2/\rad_sqr_reg[0] )
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[8]' (FDE) to 'S1/L1/angle_reg[9]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[9]' (FDE) to 'S1/L1/angle_reg[10]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[10]' (FDE) to 'S1/L1/angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[11]' (FDE) to 'S1/L1/angle_reg[12]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[12]' (FDE) to 'S1/L1/angle_reg[13]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[13]' (FDE) to 'S1/L1/angle_reg[14]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[14]' (FDE) to 'S1/L1/angle_reg[15]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[15]' (FDE) to 'S1/L1/angle_reg[16]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[16]' (FDE) to 'S1/L1/angle_reg[17]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[17]' (FDE) to 'S1/L1/angle_reg[18]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[18]' (FDE) to 'S1/L1/angle_reg[19]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[19]' (FDE) to 'S1/L1/angle_reg[20]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[20]' (FDE) to 'S1/L1/angle_reg[21]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[21]' (FDE) to 'S1/L1/angle_reg[22]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[22]' (FDE) to 'S1/L1/angle_reg[23]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[23]' (FDE) to 'S1/L1/angle_reg[24]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[24]' (FDE) to 'S1/L1/angle_reg[25]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[25]' (FDE) to 'S1/L1/angle_reg[26]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[26]' (FDE) to 'S1/L1/angle_reg[27]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[27]' (FDE) to 'S1/L1/angle_reg[28]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[28]' (FDE) to 'S1/L1/angle_reg[29]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[29]' (FDE) to 'S1/L1/angle_reg[30]'
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[30]' (FDE) to 'S1/L1/angle_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (S1/L1/\angle_reg[31] )
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[9]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[10]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[11]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[12]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[13]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[14]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[15]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[16]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[17]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[18]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[19]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[20]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[21]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[22]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[23]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[24]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[25]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[26]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[27]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[28]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[29]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3886] merging instance 'S1/y_pos_reg[30]' (FDE) to 'S1/y_pos_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (S1/\y_pos_reg[31] )
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[9]' (FDE) to 'S1/x_pos_reg[10]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[10]' (FDE) to 'S1/x_pos_reg[11]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[11]' (FDE) to 'S1/x_pos_reg[12]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[12]' (FDE) to 'S1/x_pos_reg[13]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[13]' (FDE) to 'S1/x_pos_reg[14]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[14]' (FDE) to 'S1/x_pos_reg[15]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[15]' (FDE) to 'S1/x_pos_reg[16]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[16]' (FDE) to 'S1/x_pos_reg[17]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[17]' (FDE) to 'S1/x_pos_reg[18]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[18]' (FDE) to 'S1/x_pos_reg[19]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[19]' (FDE) to 'S1/x_pos_reg[20]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[20]' (FDE) to 'S1/x_pos_reg[21]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[21]' (FDE) to 'S1/x_pos_reg[22]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[22]' (FDE) to 'S1/x_pos_reg[23]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[23]' (FDE) to 'S1/x_pos_reg[24]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[24]' (FDE) to 'S1/x_pos_reg[25]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[25]' (FDE) to 'S1/x_pos_reg[26]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[26]' (FDE) to 'S1/x_pos_reg[27]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[27]' (FDE) to 'S1/x_pos_reg[28]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[28]' (FDE) to 'S1/x_pos_reg[29]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[29]' (FDE) to 'S1/x_pos_reg[30]'
INFO: [Synth 8-3886] merging instance 'S1/x_pos_reg[30]' (FDE) to 'S1/x_pos_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (S1/\x_pos_reg[31] )
WARNING: [Synth 8-3332] Sequential element (btn_out_reg) is unused and will be removed from module debouncer.
WARNING: [Synth 8-3332] Sequential element (punch_reg[31]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (punch_reg[30]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (punch_reg[29]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (punch_reg[28]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (punch_reg[27]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (angle_reg[31]) is unused and will be removed from module Wario_logic.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[31]) is unused and will be removed from module swing.
WARNING: [Synth 8-3332] Sequential element (rad_sqr_reg[0]) is unused and will be removed from module swing.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[31]) is unused and will be removed from module swing.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1437.051 ; gain = 526.230 ; free physical = 593 ; free virtual = 7369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Wario_logic | out10      | 32x32         | LUT            | 
|Wario_logic | out30      | 32x32         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MY_PIXEL_DRIVER | C+A*(B:0x3e)   | 11     | 6      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|swing           | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|swing           | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'c1/clk_out1' to pin 'c1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1475.051 ; gain = 564.230 ; free physical = 602 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1549.309 ; gain = 638.488 ; free physical = 551 ; free virtual = 7326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[26]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[25]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[24]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[23]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[22]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[21]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[20]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[19]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[18]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[17]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[16]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[15]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[14]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[13]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[12]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[11]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[10]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[9]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[8]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[7]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[6]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[5]) is unused and will be removed from module vgademo1_bars_top.
WARNING: [Synth 8-3332] Sequential element (S1/L1/punch_reg[4]) is unused and will be removed from module vgademo1_bars_top.
INFO: [Synth 8-3886] merging instance 'S1/L1/angle_reg[0]' (FDE) to 'S1/L1/punch_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 535 ; free virtual = 7309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \P1/W1  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \W1/rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 533 ; free virtual = 7307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 533 ; free virtual = 7307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 532 ; free virtual = 7307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 532 ; free virtual = 7307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 532 ; free virtual = 7307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 532 ; free virtual = 7307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vgademo1_bars_top | W1/col2_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |blk_mem_gen_1_bbox |     1|
|3     |clk_wiz_0_bbox     |     1|
|4     |BUFG               |     1|
|5     |CARRY4             |   354|
|6     |DSP48E1            |     6|
|7     |DSP48E1_1          |     1|
|8     |LUT1               |   435|
|9     |LUT2               |   624|
|10    |LUT3               |   262|
|11    |LUT4               |   199|
|12    |LUT5               |    62|
|13    |LUT6               |   318|
|14    |MUXF7              |    50|
|15    |SRL16E             |     4|
|16    |FDCE               |    87|
|17    |FDRE               |   230|
|18    |FDSE               |    14|
|19    |LD                 |    12|
|20    |IBUF               |     2|
|21    |OBUF               |    16|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  2707|
|2     |  P1     |MY_PIXEL_DRIVER       |    52|
|3     |  S1     |swing                 |  1564|
|4     |    D1   |debouncer             |   117|
|5     |    L1   |Wario_logic           |   233|
|6     |  W1     |words                 |    51|
|7     |  b1     |background            |    37|
|8     |  m1     |merge_display         |    12|
|9     |  v1     |vga_controller_640_60 |   293|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.324 ; gain = 654.504 ; free physical = 532 ; free virtual = 7307
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 30 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1565.324 ; gain = 217.738 ; free physical = 532 ; free virtual = 7307
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.332 ; gain = 654.512 ; free physical = 533 ; free virtual = 7307
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 67 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1565.332 ; gain = 567.793 ; free physical = 563 ; free virtual = 7341
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/synth_1/vgademo1_bars_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1589.336 ; gain = 0.000 ; free physical = 561 ; free virtual = 7339
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 15:04:32 2017...
