Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Apr 27 20:40:08 2024
| Host         : DESKTOP-32F9FGL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ODIN_design_wrapper_control_sets_placed.rpt
| Design       : ODIN_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   794 |
|    Minimum number of control sets                        |   794 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3025 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   794 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |   216 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |   297 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    10 |
| >= 16              |   165 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2787 |          843 |
| No           | No                    | Yes                    |             444 |          202 |
| No           | Yes                   | No                     |             676 |          271 |
| Yes          | No                    | No                     |            4510 |         1437 |
| Yes          | No                    | Yes                    |             865 |          275 |
| Yes          | Yes                   | No                     |            1781 |          486 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                    |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                         | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                        | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                        | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                               |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_addr_posted_cntr_reg_1_sn_1                                                                | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                             |                1 |              2 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/aer_out_0/synapse_state_event_cond                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                         | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                    | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                             | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                     | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                           | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                           | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                   | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                      |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/fill_cnt[4]_i_1__40_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/write_ptr[4]_i_1__41_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/fill_cnt[4]_i_1__18_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/write_ptr[4]_i_1__12_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/write_ptr[4]_i_1__36_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/write_ptr[4]_i_1__18_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/write_ptr[4]_i_1__10_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/fill_cnt[4]_i_1__11_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/write_ptr[4]_i_1__34_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/fill_cnt[4]_i_1__24_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/write_ptr[4]_i_1__35_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/write_ptr[4]_i_1__24_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/write_ptr[4]_i_1__11_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/fill_cnt[4]_i_1__0_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/fill_cnt[4]_i_1__12_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt[4]_i_1__25_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/fill_cnt[4]_i_1__29_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/fill_cnt[4]_i_1__33_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/fill_cnt[4]_i_1__56_n_0                                                                                                                                                                                      | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/fill_cnt[4]_i_1__14_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[27].mem[27][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[27].mem[27][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/write_ptr[4]_i_1__13_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[28].mem[28][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[28].mem[28][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/fill_cnt[4]_i_1__30_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[17].mem[17][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[17].mem[17][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/write_ptr[4]_i_1__29_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[23].mem[23][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[23].mem[23][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/fill_cnt[4]_i_1__13_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[16].mem[16][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[16].mem[16][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/fill_cnt[4]_i_1__26_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[12].mem[12][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[12].mem[12][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/fill_cnt[4]_i_1__51_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[14].mem[14][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[14].mem[14][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/write_ptr[4]_i_1__40_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[0].mem[0][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[0].mem[0][12]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/write_ptr[4]_i_1__39_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[10].mem[10][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[10].mem[10][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/fill_cnt[4]_i_1__41_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[20].mem[20][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[20].mem[20][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/fill_cnt[4]_i_1__35_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[22].mem[22][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[22].mem[22][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/fill_cnt[4]_i_1__10_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[25].mem[25][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[25].mem[25][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/write_ptr[4]_i_1__9_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[11].mem[11][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[11].mem[11][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/fill_cnt[4]_i_1__9_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[26].mem[26][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[26].mem[26][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/fill_cnt[4]_i_1__20_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[13].mem[13][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[13].mem[13][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/write_ptr[4]_i_1__19_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[15].mem[15][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[15].mem[15][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/write_ptr[4]_i_1__26_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[18].mem[18][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[18].mem[18][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[19].mem[19][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[19].mem[19][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/write_ptr[4]_i_1_n_0                                                                                                                                                                                | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[21].mem[21][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[21].mem[21][12]_i_1_n_0                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr[4]_i_1__33_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[24].mem[24][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[24].mem[24][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/fill_cnt[4]_i_1__32_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[1].mem[1][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[1].mem[1][12]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/fill_cnt[4]_i_1__19_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[4].mem[4][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[4].mem[4][12]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/write_ptr[4]_i_1__0_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[2].mem[2][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[2].mem[2][12]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/fill_cnt[4]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[31].mem[31][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[31].mem[31][12]_i_1_n_0                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[5].mem[5][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[5].mem[5][12]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[9].mem[9][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[9].mem[9][12]_i_1_n_0                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[3].mem[3][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[3].mem[3][12]_i_1_n_0                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[29].mem[29][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[29].mem[29][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[7].mem[7][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[7].mem[7][12]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[30].mem[30][7]_i_1_n_0                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[30].mem[30][12]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/write_ptr[4]_i_1__2_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/fill_cnt[4]_i_1__2_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/write_ptr[4]_i_1__38_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/fill_cnt[4]_i_1__22_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[8].mem[8][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[8].mem[8][12]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/fill_cnt[4]_i_1__38_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                                             |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/write_ptr[4]_i_1__22_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/fill_cnt[4]_i_1__15_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/write_ptr[4]_i_1__37_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/fill_cnt[4]_i_1__21_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/write_ptr[4]_i_1__27_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/SPI_Master_0/inst/r_SPI_Clk_Edges[4]_i_1_n_0                                                                                                                                                                                                      | ODIN_design_i/SPI_Master_0/inst/o_TX_Ready_i_2_n_0                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                             | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                             |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/write_ptr[4]_i_1__15_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/fill_cnt[4]_i_1__28_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/write_ptr[4]_i_1__32_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/fill_cnt[4]_i_1__37_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/write_ptr[4]_i_1__20_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/write_ptr[4]_i_1__30_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/fill_cnt[4]_i_1__31_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/write_ptr[4]_i_1__8_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/write_ptr[4]_i_1__28_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/fill_cnt[4]_i_1__23_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/write_ptr[4]_i_1__16_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/write_ptr[4]_i_1__31_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/write_ptr[4]_i_1__1_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/write_ptr[4]_i_1__23_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/fill_cnt[4]_i_1__1_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/fill_cnt[4]_i_1__17_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/write_ptr[4]_i_1__17_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/fill_cnt[4]_i_1__8_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/fill_cnt[4]_i_1__7_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/write_ptr[4]_i_1__7_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/fill_cnt[4]_i_1__6_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/fill_cnt[4]_i_1__52_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/write_ptr[4]_i_1__6_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/write_ptr[4]_i_1__5_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/fill_cnt[4]_i_1__5_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/write_ptr[4]_i_1__4_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/fill_cnt[4]_i_1__4_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/write_ptr[4]_i_1__55_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/fill_cnt[4]_i_1__55_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/fill_cnt[4]_i_1__36_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/write_ptr[4]_i_1__54_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/fill_cnt[4]_i_1__54_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/write_ptr[4]_i_1__53_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/fill_cnt[4]_i_1__53_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/fill_cnt[4]_i_1__27_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/write_ptr[4]_i_1__52_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/write_ptr[4]_i_1__51_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/write_ptr[4]_i_1__50_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/fill_cnt[4]_i_1__50_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/write_ptr[4]_i_1__49_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/write_ptr[4]_i_1__21_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/E[0]                                                                                                                                                                                               | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/write_ptr[4]_i_1__56_n_0                                                                                                                                                                                     | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/fill_cnt[4]_i_1__49_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/write_ptr[4]_i_1__3_n_0                                                                                                                                                                             | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/fill_cnt[4]_i_1__3_n_0                                                                                                                                                                              | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/write_ptr[4]_i_1__48_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/fill_cnt[4]_i_1__48_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/fill_cnt[4]_i_1__47_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/write_ptr[4]_i_1__14_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr[4]_i_1__47_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/write_ptr[4]_i_1__46_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/fill_cnt[4]_i_1__46_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/fill_cnt[4]_i_1__45_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/fill_cnt[4]_i_1__34_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/write_ptr[4]_i_1__45_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/write_ptr[4]_i_1__44_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/fill_cnt[4]_i_1__44_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/write_ptr[4]_i_1__43_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[6].mem[6][7]_i_1_n_0                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[6].mem[6][12]_i_1_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/fill_cnt[4]_i_1__43_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/write_ptr[4]_i_1__42_n_0                                                                                                                                                                           | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/fill_cnt[4]_i_1__42_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/fill_cnt[4]_i_1__39_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/fill_cnt[4]_i_1__16_n_0                                                                                                                                                                            | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | ODIN_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                        |                3 |              7 |         2.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                          | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                    | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel_13                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                        | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/aer_out_0/neuron_state_event                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/spi_data_latch[39]_i_1_n_0                                                                                                                                                                 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/spi_data_latch[7]_i_1_n_0                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                        | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                       | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[28].mem[28][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/read_byte_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                  | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                       | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/aer_out_0/rst_activity                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_NEUR_ADDR0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                            | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_SYN_ADDR0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[8].mem[8][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[6].mem[6][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[7].mem[7][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[30].mem[30][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                      | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[3].mem[3][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                             |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[29].mem[29][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[5].mem[5][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[9].mem[9][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[31].mem[31][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[27].mem[27][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/TX_DV                                                                                                                                                                                      | ODIN_design_i/SPI_Master_0/inst/o_TX_Ready_i_2_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[2].mem[2][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[4].mem[4][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[1].mem[1][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[24].mem[24][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[21].mem[21][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[19].mem[19][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                       | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[18].mem[18][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[15].mem[15][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[13].mem[13][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[26].mem[26][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[11].mem[11][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[25].mem[25][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[22].mem[22][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/aer_out_0/AEROUT_ADDR[7]_i_1_n_0                                                                                                                                                                                                      | ODIN_design_i/ODIN_0/inst/aer_out_0/rst_activity                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[20].mem[20][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[10].mem[10][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[0].mem[0][7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/controller_0/neur_cnt                                                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[14].mem[14][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[12].mem[12][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[16].mem[16][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[23].mem[23][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/fifo_spike_0/genblk1[17].mem[17][7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                             |                1 |              8 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/genblk1[3].mem[3][8]_i_1__26_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/genblk1[2].mem[2][8]_i_1__27_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/genblk1[0].mem[0][8]_i_1__27_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/genblk1[1].mem[1][8]_i_1__27_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/genblk1[3].mem[3][8]_i_1__27_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/genblk1[2].mem[2][8]_i_1__28_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/genblk1[0].mem[0][8]_i_1__28_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/genblk1[3].mem[3][8]_i_1__28_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[29].fifo_burst/genblk1[1].mem[1][8]_i_1__28_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/genblk1[2].mem[2][8]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/genblk1[0].mem[0][8]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/genblk1[3].mem[3][8]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[2].fifo_burst/genblk1[1].mem[1][8]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/genblk1[2].mem[2][8]_i_1__29_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/genblk1[0].mem[0][8]_i_1__29_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/genblk1[1].mem[1][8]_i_1__29_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[30].fifo_burst/genblk1[3].mem[3][8]_i_1__29_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/genblk1[3].mem[3][8]_i_1__30_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/genblk1[1].mem[1][8]_i_1__30_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/genblk1[0].mem[0][8]_i_1__30_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[31].fifo_burst/genblk1[2].mem[2][8]_i_1__30_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/genblk1[3].mem[3][8]_i_1__31_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/genblk1[2].mem[2][8]_i_1__31_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/genblk1[0].mem[0][8]_i_1__31_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[32].fifo_burst/genblk1[1].mem[1][8]_i_1__31_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/genblk1[1].mem[1][8]_i_1__32_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/genblk1[0].mem[0][8]_i_1__32_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/genblk1[2].mem[2][8]_i_1__32_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[33].fifo_burst/genblk1[3].mem[3][8]_i_1__32_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/genblk1[3].mem[3][8]_i_1__33_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/genblk1[2].mem[2][8]_i_1__33_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/genblk1[0].mem[0][8]_i_1__33_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/genblk1[1].mem[1][8]_i_1__33_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/genblk1[1].mem[1][8]_i_1__34_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/genblk1[0].mem[0][8]_i_1__34_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/genblk1[2].mem[2][8]_i_1__34_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[35].fifo_burst/genblk1[3].mem[3][8]_i_1__34_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/genblk1[3].mem[3][8]_i_1__35_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/genblk1[0].mem[0][8]_i_1__35_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/genblk1[1].mem[1][8]_i_1__35_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[36].fifo_burst/genblk1[2].mem[2][8]_i_1__35_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/genblk1[0].mem[0][8]_i_1__36_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/genblk1[2].mem[2][8]_i_1__36_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/genblk1[3].mem[3][8]_i_1__36_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[37].fifo_burst/genblk1[1].mem[1][8]_i_1__36_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/genblk1[0].mem[0][8]_i_1__37_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/genblk1[3].mem[3][8]_i_1__37_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/genblk1[1].mem[1][8]_i_1__37_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/genblk1[2].mem[2][8]_i_1__21_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/genblk1[0].mem[0][8]_i_1__38_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/genblk1[3].mem[3][8]_i_1__38_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/genblk1[1].mem[1][8]_i_1__38_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[39].fifo_burst/genblk1[2].mem[2][8]_i_1__38_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/genblk1[1].mem[1][8]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/genblk1[0].mem[0][8]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/genblk1[3].mem[3][8]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[3].fifo_burst/genblk1[2].mem[2][8]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/genblk1[0].mem[0][8]_i_1__39_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/genblk1[1].mem[1][8]_i_1__39_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/genblk1[2].mem[2][8]_i_1__39_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[40].fifo_burst/genblk1[3].mem[3][8]_i_1__39_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/genblk1[0].mem[0][8]_i_1__40_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/genblk1[1].mem[1][8]_i_1__40_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/genblk1[2].mem[2][8]_i_1__40_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[41].fifo_burst/genblk1[3].mem[3][8]_i_1__40_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/genblk1[2].mem[2][8]_i_1__41_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/genblk1[1].mem[1][8]_i_1__41_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/genblk1[0].mem[0][8]_i_1__41_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[42].fifo_burst/genblk1[3].mem[3][8]_i_1__41_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/genblk1[3].mem[3][8]_i_1__42_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/genblk1[2].mem[2][8]_i_1__42_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/genblk1[0].mem[0][8]_i_1__42_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[43].fifo_burst/genblk1[1].mem[1][8]_i_1__42_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/genblk1[0].mem[0][8]_i_1__43_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/genblk1[3].mem[3][8]_i_1__43_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/genblk1[1].mem[1][8]_i_1__43_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[44].fifo_burst/genblk1[2].mem[2][8]_i_1__43_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/genblk1[0].mem[0][8]_i_1__44_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/genblk1[1].mem[1][8]_i_1__44_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/genblk1[2].mem[2][8]_i_1__44_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[45].fifo_burst/genblk1[3].mem[3][8]_i_1__44_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/genblk1[2].mem[2][8]_i_1__45_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/genblk1[3].mem[3][8]_i_1__45_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/genblk1[1].mem[1][8]_i_1__45_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[46].fifo_burst/genblk1[0].mem[0][8]_i_1__45_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/genblk1[1].mem[1][8]_i_1__46_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/genblk1[2].mem[2][8]_i_1__46_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/genblk1[0].mem[0][8]_i_1__46_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[47].fifo_burst/genblk1[3].mem[3][8]_i_1__46_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/genblk1[2].mem[2][8]_i_1__47_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/genblk1[0].mem[0][8]_i_1__47_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/genblk1[1].mem[1][8]_i_1__47_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/genblk1[3].mem[3][8]_i_1__47_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/genblk1[3].mem[3][8]_i_1__48_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/genblk1[0].mem[0][8]_i_1__48_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/genblk1[1].mem[1][8]_i_1__48_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |              9 |         1.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[49].fifo_burst/genblk1[2].mem[2][8]_i_1__48_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/genblk1[0].mem[0][8]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/genblk1[3].mem[3][8]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/genblk1[1].mem[1][8]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[4].fifo_burst/genblk1[2].mem[2][8]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/genblk1[1].mem[1][8]_i_1__49_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/genblk1[0].mem[0][8]_i_1__49_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/genblk1[3].mem[3][8]_i_1__49_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[50].fifo_burst/genblk1[2].mem[2][8]_i_1__49_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/genblk1[0].mem[0][8]_i_1__50_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/genblk1[1].mem[1][8]_i_1__50_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/genblk1[2].mem[2][8]_i_1__50_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[51].fifo_burst/genblk1[3].mem[3][8]_i_1__50_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/genblk1[0].mem[0][8]_i_1__51_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/genblk1[2].mem[2][8]_i_1__51_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/genblk1[3].mem[3][8]_i_1__51_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[52].fifo_burst/genblk1[1].mem[1][8]_i_1__51_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[38].fifo_burst/genblk1[2].mem[2][8]_i_1__37_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/genblk1[3].mem[3][8]_i_1__52_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/genblk1[1].mem[1][8]_i_1__52_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/genblk1[2].mem[2][8]_i_1__52_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[53].fifo_burst/genblk1[0].mem[0][8]_i_1__52_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/genblk1[2].mem[2][8]_i_1__53_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/genblk1[3].mem[3][8]_i_1__53_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/genblk1[0].mem[0][8]_i_1__53_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[54].fifo_burst/genblk1[1].mem[1][8]_i_1__53_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/genblk1[2].mem[2][8]_i_1__54_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/genblk1[3].mem[3][8]_i_1__54_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/genblk1[0].mem[0][8]_i_1__54_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/genblk1[1].mem[1][8]_i_1__54_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/genblk1[3].mem[3][8]_i_1__55_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/genblk1[2].mem[2][8]_i_1__55_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/genblk1[1].mem[1][8]_i_1__55_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[56].fifo_burst/genblk1[0].mem[0][8]_i_1__55_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/genblk1[3].mem[3][8]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/genblk1[1].mem[1][8]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/genblk1[2].mem[2][8]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[5].fifo_burst/genblk1[0].mem[0][8]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/genblk1[2].mem[2][8]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/genblk1[3].mem[3][8]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/genblk1[1].mem[1][8]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[6].fifo_burst/genblk1[0].mem[0][8]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/genblk1[0].mem[0][8]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/genblk1[3].mem[3][8]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/genblk1[1].mem[1][8]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[7].fifo_burst/genblk1[2].mem[2][8]_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/genblk1[3].mem[3][8]_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/genblk1[0].mem[0][8]_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/genblk1[2].mem[2][8]_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/genblk1[1].mem[1][8]_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/genblk1[0].mem[0][8]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/genblk1[1].mem[1][8]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/genblk1[3].mem[3][8]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[9].fifo_burst/genblk1[2].mem[2][8]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/genblk1[2].mem[2][8]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/genblk1[1].mem[1][8]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/genblk1[3].mem[3][8]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/genblk1[1].mem[1][8]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/genblk1[3].mem[3][8]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/genblk1[2].mem[2][8]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[12].fifo_burst/genblk1[0].mem[0][8]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[13].fifo_burst/genblk1[0].mem[0][8]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/genblk1[1].mem[1][8]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/genblk1[2].mem[2][8]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/genblk1[3].mem[3][8]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/genblk1[1].mem[1][8]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/genblk1[0].mem[0][8]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/genblk1[2].mem[2][8]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[0].fifo_burst/genblk1[3].mem[3][8]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/genblk1[2].mem[2][8]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/genblk1[1].mem[1][8]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/genblk1[3].mem[3][8]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[10].fifo_burst/genblk1[0].mem[0][8]_i_1__9_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[11].fifo_burst/genblk1[0].mem[0][8]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/genblk1[0].mem[0][8]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/genblk1[3].mem[3][8]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/genblk1[2].mem[2][8]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[14].fifo_burst/genblk1[1].mem[1][8]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/genblk1[0].mem[0][8]_i_1__14_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/genblk1[3].mem[3][8]_i_1__14_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/genblk1[1].mem[1][8]_i_1__14_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[15].fifo_burst/genblk1[2].mem[2][8]_i_1__14_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/genblk1[1].mem[1][8]_i_1__15_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/genblk1[0].mem[0][8]_i_1__15_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/genblk1[2].mem[2][8]_i_1__15_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[16].fifo_burst/genblk1[3].mem[3][8]_i_1__15_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/genblk1[1].mem[1][8]_i_1__20_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/genblk1[2].mem[2][8]_i_1__20_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/genblk1[3].mem[3][8]_i_1__20_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/genblk1[1].mem[1][8]_i_1__16_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/genblk1[0].mem[0][8]_i_1__16_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/genblk1[2].mem[2][8]_i_1__16_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[17].fifo_burst/genblk1[3].mem[3][8]_i_1__16_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/genblk1[1].mem[1][8]_i_1__17_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/genblk1[2].mem[2][8]_i_1__17_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/genblk1[3].mem[3][8]_i_1__17_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[18].fifo_burst/genblk1[0].mem[0][8]_i_1__17_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/genblk1[2].mem[2][8]_i_1__18_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/genblk1[0].mem[0][8]_i_1__18_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/genblk1[3].mem[3][8]_i_1__18_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[19].fifo_burst/genblk1[1].mem[1][8]_i_1__18_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/genblk1[2].mem[2][8]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/genblk1[0].mem[0][8]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/genblk1[3].mem[3][8]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[1].fifo_burst/genblk1[1].mem[1][8]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/genblk1[0].mem[0][8]_i_1__19_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/genblk1[2].mem[2][8]_i_1__19_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/genblk1[3].mem[3][8]_i_1__19_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[20].fifo_burst/genblk1[1].mem[1][8]_i_1__19_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/genblk1[0].mem[0][8]_i_1__20_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/genblk1[0].mem[0][8]_i_1__26_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/genblk1[1].mem[1][8]_i_1__26_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/genblk1[2].mem[2][8]_i_1__26_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/genblk1[1].mem[1][8]_i_1__21_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/genblk1[3].mem[3][8]_i_1__21_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[22].fifo_burst/genblk1[0].mem[0][8]_i_1__21_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/genblk1[3].mem[3][8]_i_1__22_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/genblk1[1].mem[1][8]_i_1__22_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/genblk1[2].mem[2][8]_i_1__22_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[23].fifo_burst/genblk1[0].mem[0][8]_i_1__22_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/genblk1[0].mem[0][8]_i_1__23_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/genblk1[2].mem[2][8]_i_1__23_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/genblk1[1].mem[1][8]_i_1__23_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[24].fifo_burst/genblk1[3].mem[3][8]_i_1__23_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/genblk1[3].mem[3][8]_i_1__24_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/genblk1[2].mem[2][8]_i_1__24_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/genblk1[1].mem[1][8]_i_1__24_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/genblk1[0].mem[0][8]_i_1__24_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[0].mem[0][8]_i_1__25_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[3].mem[3][8]_i_1__25_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                            | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                            | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                           |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                             |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                             |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                             |                2 |             12 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                               |                3 |             12 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                          | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                3 |             13 |         4.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                            |                3 |             13 |         4.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |                4 |             13 |         3.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg                | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                      |                3 |             13 |         4.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                            | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             13 |         3.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                            | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                         |                4 |             13 |         3.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             14 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                    | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                3 |             14 |         4.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             14 |         3.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                        |                7 |             15 |         2.14 |
| ~ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    |                                                                                                                                                                                                                                                                 | ODIN_design_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[4].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                       |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[2].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[14].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[11].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[6].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[10].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                             |                2 |             16 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                               |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[1].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]        |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                             |                3 |             16 |         5.33 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[12].SPI_SYN_SIGN_reg0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[7].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[3].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                               |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               13 |             16 |         1.23 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[8].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[0].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[5].SPI_SYN_SIGN_reg0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                           | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                              |                5 |             17 |         3.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AER_bus_0/inst/AER_bus_v1_0_S00_AXIS_inst/aerin_req_reg0                                                                                                                                                                                          | ODIN_design_i/AER_bus_0/inst/AER_bus_v1_0_S00_AXIS_inst/aerin_addr_reg[16]_i_1_n_0                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |         3.40 |
| ~ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_READBACK_EVENT_i_1_n_0                                                                                                                                                                                               | ODIN_design_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                               | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                             |                3 |             18 |         6.00 |
| ~ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR[15]_i_1_n_0                                                                                                                                                                                                 | ODIN_design_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                             |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             18 |         6.00 |
| ~ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[19]_i_1_n_0                                                                                                                                                                                                      | ODIN_design_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             20 |         2.50 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    | ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_BURST_TIMEREF0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             20 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                  |                8 |             21 |         2.62 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/scheduler_0/load                                                                                                                                                                                                                      | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             23 |         2.88 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             23 |         3.29 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |         2.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/SPI_Master_0/inst/o_TX_Ready_i_2_n_0                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       |                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       |                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             26 |         1.86 |
|  ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_BUFG    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             27 |         3.38 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             31 |         2.21 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ODIN_0/inst/controller_0/ctrl_cnt[31]_i_1_n_0                                                                                                                                                                                                     | ODIN_design_i/ODIN_0/inst/RST_sync                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                            | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               15 |             32 |         2.13 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_3_in                                                                                                                                                                                     | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             32 |         6.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/AXI_SPI_LOADER_0/inst/AXI_SPI_LOADER_v1_0_S00_AXI_inst/spi_data_latch[39]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               12 |             33 |         2.75 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             33 |         2.54 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             35 |         3.18 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             37 |         3.70 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             38 |         4.75 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             38 |         5.43 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                     | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                            |                8 |             40 |         5.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                  | ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |                7 |             40 |         5.71 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                               | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |               10 |             40 |         4.00 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             41 |         4.10 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                               | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |                7 |             41 |         5.86 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             41 |         4.10 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             41 |         3.73 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             41 |         3.73 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |               13 |             42 |         3.23 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                  | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                     |                8 |             43 |         5.38 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             43 |         3.58 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                       | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                  |                7 |             43 |         6.14 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                            | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                  |                6 |             43 |         7.17 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | ODIN_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             44 |         2.75 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                  | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                     |                9 |             44 |         4.89 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             47 |         4.27 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |               24 |             47 |         1.96 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             47 |         5.22 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               13 |             48 |         3.69 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                 |               17 |             48 |         2.82 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             48 |         5.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                9 |             48 |         5.33 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                          |               22 |             55 |         2.50 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             64 |         3.76 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             65 |         3.61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               28 |             65 |         2.32 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               29 |            103 |         3.55 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 | ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               27 |            103 |         3.81 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/rst_priority                                                                                                                                                                                                         |              112 |            191 |         1.71 |
|  ODIN_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |              808 |           2809 |         3.48 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


