 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CIDER                               Date:  1-23-2023,  6:31AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
125/144 ( 87%) 348 /720  ( 48%) 255/432 ( 59%)   85 /144 ( 59%) 72 /81  ( 89%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18       37/54       44/90      11/11*
FB2          18/18*      37/54       66/90       5/10
FB3          16/18       37/54       40/90       8/10
FB4          18/18*      35/54       40/90      10/10*
FB5          17/18       37/54       44/90       8/10
FB6          17/18       29/54       28/90      10/10*
FB7           5/18        6/54        5/90      10/10*
FB8          18/18*      37/54       81/90      10/10*
             -----       -----       -----      -----    
            125/144     255/432     348/720     72/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'ECLK' mapped onto global clock net GCK1.
Signal 'MEMCLK' mapped onto global clock net GCK2.
Signal 'RESET_n' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   33          33    |  I/O              :    69      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     0       4
GCK           :    3           3    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     72          72

** Power Data **

There are 125 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CIDER.ise'.
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal                                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                Pts   Inps          No.  Type    Use     Mode Rate State
MA<1>                                               4     9     FB1_2   11   I/O     O       STD  SLOW RESET
MA<3>                                               4     9     FB1_6   14   I/O     O       STD  SLOW RESET
CKE                                                 3     6     FB1_11  17   I/O     O       STD  SLOW RESET
RAS_n                                               2     2     FB1_15  20   I/O     O       STD  SLOW RESET
MA<2>                                               4     9     FB2_11  6    I/O     O       STD  SLOW RESET
MA<4>                                               4     9     FB2_12  7    I/O     O       STD  SLOW RESET
MA<6>                                               4     9     FB2_14  8    I/O     O       STD  SLOW RESET
MA<7>                                               4     9     FB2_15  9    I/O     O       STD  SLOW RESET
OVR_n                                               1     1     FB2_17  10   I/O     O       STD  SLOW 
MA<9>                                               4     8     FB3_5   24   I/O     O       STD  SLOW RESET
RAMCS_n                                             4     8     FB3_11  29   I/O     O       STD  SLOW RESET
CAS_n                                               2     2     FB3_15  33   I/O     O       STD  SLOW RESET
DBUS<13>                                            3     7     FB4_2   87   I/O     I/O     STD  SLOW 
DBUS<15>                                            3     7     FB4_6   90   I/O     I/O     STD  SLOW 
DBUS<12>                                            2     6     FB4_9   92   I/O     I/O     STD  SLOW 
DBUS<14>                                            2     6     FB4_12  94   I/O     I/O     STD  SLOW 
IOR_n                                               2     2     FB4_15  96   I/O     O       STD  SLOW RESET
DQML                                                5     8     FB5_2   35   I/O     O       STD  SLOW RESET
MA<0>                                               4     9     FB5_6   37   I/O     O       STD  SLOW RESET
MA<11>                                              3     7     FB5_9   40   I/O     O       STD  SLOW RESET
BA<0>                                               2     5     FB5_12  42   I/O     O       STD  SLOW RESET
BA<1>                                               2     5     FB5_15  46   I/O     O       STD  SLOW RESET
IOW_n                                               2     3     FB6_2   74   I/O     O       STD  SLOW RESET
MEMW_n                                              2     2     FB6_6   77   I/O     O       STD  SLOW RESET
FLASH_CE_n                                          1     2     FB6_9   79   I/O     O       STD  SLOW 
IDEBUF_OE                                           1     4     FB6_12  81   I/O     O       STD  SLOW 
RAMOE_n                                             1     4     FB6_15  85   I/O     O       STD  SLOW 
IDE_ROMEN                                           2     3     FB7_2   50   I/O     O       STD  SLOW 
FLASH_A19                                           0     0     FB7_6   53   I/O     O       STD  SLOW 
DTACK_n                                             1     2     FB7_9   55   I/O     O       STD  SLOW 
IDECS1_n                                            1     4     FB7_12  58   I/O     O       STD  SLOW 
IDECS2_n                                            1     4     FB7_15  60   I/O     O       STD  SLOW 
DQMH                                                5     8     FB8_2   63   I/O     O       STD  SLOW RESET
MA<10>                                              5     8     FB8_8   66   I/O     O       STD  SLOW RESET
MA<5>                                               5     10    FB8_12  70   I/O     O       STD  SLOW RESET
MA<8>                                               4     9     FB8_17  73   I/O     O       STD  SLOW RESET

** 89 Buried Nodes **

Signal                                              Total Total Loc     Pwr  Reg Init
Name                                                Pts   Inps          Mode State
BUF_AUTOCONFIG/CFGOUT                               1     2     FB1_4   STD  
$OpTx$FX_DC$275                                     1     7     FB1_5   STD  
$OpTx$FX_DC$274                                     1     7     FB1_7   STD  
$OpTx$FX_DC$243                                     1     2     FB1_8   STD  
ControlReg/dtack                                    2     5     FB1_9   STD  RESET
BUF_AUTOCONFIG/ac_state<1>                          2     2     FB1_10  STD  
AUTOCONFIG/ctrl_base<3>                             2     17    FB1_12  STD  RESET
AUTOCONFIG/ctrl_base<2>                             2     17    FB1_13  STD  RESET
AUTOCONFIG/ide_base<3>                              3     17    FB1_14  STD  RESET
AUTOCONFIG/ide_base<2>                              3     17    FB1_16  STD  RESET
dtack                                               6     10    FB1_17  STD  RESET
autoconfig_dout<2>                                  7     16    FB1_18  STD  RESET
autoconfig_dout<0>                                  9     17    FB2_1   STD  RESET
autoconf_dtack                                      2     5     FB2_2   STD  RESET
AUTOCONFIG/ide_configured                           2     16    FB2_3   STD  RESET
AUTOCONFIG/ctrl_base<1>                             2     17    FB2_4   STD  RESET
AUTOCONFIG/ctrl_base<0>                             2     17    FB2_5   STD  RESET
AUTOCONFIG/ctl_configured                           2     16    FB2_6   STD  RESET
AUTOCONFIG/ac_state<0>                              2     13    FB2_7   STD  RESET
AUTOCONFIG/ide_base<1>                              3     17    FB2_8   STD  RESET
AUTOCONFIG/ide_base<0>                              3     17    FB2_9   STD  RESET
AUTOCONFIG/ac_state<1>                              3     14    FB2_10  STD  RESET
autoconfig_dout<1>                                  8     18    FB2_13  STD  RESET
autoconfig_dout<3>                                  9     18    FB2_16  STD  RESET
AUTOCONFIG/ram_configured                           2     16    FB2_18  STD  RESET
UDS_n_sync<1>                                       2     2     FB3_3   STD  RESET
SDRAM/timer_tRFC<0>                                 2     2     FB3_4   STD  RESET
SDRAM/refresh_request<1>                            2     2     FB3_6   STD  RESET
SDRAM/ram_state_FSM_FFd1                            2     2     FB3_7   STD  RESET
RW_sync<1>                                          2     2     FB3_8   STD  RESET
LDS_n_sync<1>                                       2     2     FB3_9   STD  RESET
LDS_n_sync<0>                                       2     2     FB3_10  STD  RESET
ControlReg/maprom_next                              2     3     FB3_12  STD  RESET
ControlReg/mapext_next                              2     3     FB3_13  STD  RESET
maprom_en                                           2     2     FB3_14  STD  RESET
mapext_en                                           2     2     FB3_16  STD  RESET
ide_access/ide_access_D2                            4     11    FB3_17  STD  
ctrl_access/ctrl_access_D2                          4     11    FB3_18  STD  
$OpTx$FX_DC$282                                     1     4     FB4_1   STD  
$OpTx$FX_DC$276                                     1     6     FB4_3   STD  

Signal                                              Total Total Loc     Pwr  Reg Init
Name                                                Pts   Inps          Mode State
ide_dtack                                           2     3     FB4_4   STD  RESET
ctrl_dout<3>                                        2     9     FB4_5   STD  RESET
ctrl_dout<1>                                        2     9     FB4_7   STD  RESET
UDS_n_sync<0>                                       2     2     FB4_8   STD  RESET
SDRAM/refresh_timer<0>                              2     5     FB4_10  STD  RESET
SDRAM/refresh_request<0>                            2     5     FB4_11  STD  RESET
RW_sync<0>                                          2     2     FB4_13  STD  RESET
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST                  2     6     FB4_14  STD  
SDRAM/refresh_timer<2>                              3     5     FB4_16  STD  RESET
SDRAM/refresh_timer<1>                              3     5     FB4_17  STD  RESET
z2_state_FSM_FFd2                                   4     10    FB4_18  STD  RESET
autoconfig_cycle/autoconfig_cycle_D2                1     11    FB5_3   STD  
$OpTx$FX_DC$259                                     1     3     FB5_4   STD  
$OpTx$FX_DC$244                                     1     4     FB5_5   STD  
SDRAM/N01/SDRAM/N01_D2                              2     4     FB5_7   STD  
OVL                                                 2     8     FB5_8   STD  RESET
AS_n_sync<2>                                        2     2     FB5_10  STD  RESET
AS_n_sync<0>                                        2     2     FB5_11  STD  RESET
otherram_enabled                                    3     4     FB5_13  STD  RESET
CAS_n_OBUF43                                        3     4     FB5_14  STD  
AUTOCONFIG/CFGOUT                                   3     3     FB5_16  STD  RESET
ram_access/ram_access_D2                            4     9     FB5_17  STD  
flash_access/flash_access_D2                        4     11    FB5_18  STD  
ranger_enabled                                      1     1     FB6_3   STD  RESET
ram_enabled                                         1     2     FB6_4   STD  RESET
SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF  1     2     FB6_5   STD  
SDRAM/refresh_timer<3>                              2     5     FB6_7   STD  RESET
IDE/ds_delay<2>                                     2     2     FB6_8   STD  RESET
IDE/ds_delay<1>                                     2     2     FB6_10  STD  RESET
IDE/ds_delay<0>                                     2     3     FB6_11  STD  RESET
AS_n_sync<1>                                        2     2     FB6_13  STD  RESET
$OpTx$FX_DC$286                                     2     2     FB6_14  STD  
$OpTx$FX_DC$285                                     2     2     FB6_16  STD  
$OpTx$FX_DC$284                                     2     2     FB6_17  STD  
$OpTx$FX_DC$283                                     2     2     FB6_18  STD  
$OpTx$FX_DC$256                                     1     6     FB8_1   STD  
SDRAM/init_done                                     2     5     FB8_3   STD  RESET
SDRAM/ram_state_FSM_FFd4                            12    15    FB8_4   STD  RESET
SDRAM/timer_tRFC<1>                                 3     7     FB8_5   STD  RESET
SDRAM/refreshing                                    3     6     FB8_6   STD  RESET

Signal                                              Total Total Loc     Pwr  Reg Init
Name                                                Pts   Inps          Mode State
MEMW_n_OBUF44                                       3     5     FB8_7   STD  
BUF_SDRAM/timer_tRFC<0>                             3     5     FB8_9   STD  
z2_state_FSM_FFd1                                   4     6     FB8_10  STD  RESET
ram_dtack                                           4     9     FB8_11  STD  RESET
RAS_n_OBUF42                                        4     5     FB8_13  STD  
SDRAM/ram_state_FSM_FFd3                            5     10    FB8_14  STD  RESET
BUF_SDRAM/ram_state_FSM_FFd1                        6     10    FB8_15  STD  
SDRAM/ram_state_FSM_FFd2                            10    12    FB8_16  STD  RESET
SDRAM/init_refreshed                                2     9     FB8_18  STD  RESET

** 36 Inputs **

Signal                                              Loc     Pin  Pin     Pin     
Name                                                        No.  Type    Use     
ADDR<20>                                            FB1_3   12   I/O     I
ADDR<18>                                            FB1_5   13   I/O     I
AS_n                                                FB1_8   15   I/O     I
ADDR<23>                                            FB1_9   16   I/O     I
CFGIN_n                                             FB1_12  18   I/O     I
ADDR<15>                                            FB1_14  19   I/O     I
ECLK                                                FB1_17  22~  GCK/I/O GCK
MEMCLK                                              FB3_2   23~  GCK/I/O GCK
FLASH_BUSY_n                                        FB3_6   25   I/O     I
RESET_n                                             FB3_8   27~  GCK/I/O GCK/I
UDS_n                                               FB3_9   28   I/O     I
RAM_J1                                              FB3_12  30   I/O     I
ADDR<11>                                            FB4_5   89   I/O     I
ADDR<1>                                             FB4_8   91   I/O     I
ADDR<3>                                             FB4_11  93   I/O     I
ADDR<5>                                             FB4_14  95   I/O     I
ADDR<6>                                             FB4_17  97   I/O     I
RAM_J2                                              FB5_11  41   I/O     I
BERR_n                                              FB5_14  43   I/O     I
RW                                                  FB5_17  49   I/O     I
ADDR<7>                                             FB6_5   76   I/O     I
ADDR<12>                                            FB6_8   78   I/O     I
ADDR<4>                                             FB6_11  80   I/O     I
ADDR<2>                                             FB6_14  82   I/O     I
ADDR<13>                                            FB6_17  86   I/O     I
IORDY                                               FB7_5   52   I/O     I
ADDR<9>                                             FB7_8   54   I/O     I
LDS_n                                               FB7_11  56   I/O     I
ADDR<22>                                            FB7_14  59   I/O     I
ADDR<21>                                            FB7_17  61   I/O     I
ADDR<19>                                            FB8_5   64   I/O     I
ADDR<10>                                            FB8_6   65   I/O     I
ADDR<17>                                            FB8_9   67   I/O     I
ADDR<16>                                            FB8_11  68   I/O     I
ADDR<14>                                            FB8_14  71   I/O     I
ADDR<8>                                             FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\2   3     FB1_1         (b)     (b)
MA<1>                 4       0     0   1     FB1_2   11    I/O     O
(unused)              0       0     0   5     FB1_3   12    I/O     I
BUF_AUTOCONFIG/CFGOUT
                      1       0     0   4     FB1_4         (b)     (b)
$OpTx$FX_DC$275       1       0     0   4     FB1_5   13    I/O     I
MA<3>                 4       0     0   1     FB1_6   14    I/O     O
$OpTx$FX_DC$274       1       0     0   4     FB1_7         (b)     (b)
$OpTx$FX_DC$243       1       0     0   4     FB1_8   15    I/O     I
ControlReg/dtack      2       0     0   3     FB1_9   16    I/O     I
BUF_AUTOCONFIG/ac_state<1>
                      2       0     0   3     FB1_10        (b)     (b)
CKE                   3       0     0   2     FB1_11  17    I/O     O
AUTOCONFIG/ctrl_base<3>
                      2       0     0   3     FB1_12  18    I/O     I
AUTOCONFIG/ctrl_base<2>
                      2       0     0   3     FB1_13        (b)     (b)
AUTOCONFIG/ide_base<3>
                      3       0     0   2     FB1_14  19    I/O     I
RAS_n                 2       0     0   3     FB1_15  20    I/O     O
AUTOCONFIG/ide_base<2>
                      3       0   \/1   1     FB1_16        (b)     (b)
dtack                 6       1<-   0   0     FB1_17  22    GCK/I/O GCK
autoconfig_dout<2>    7       2<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<11>                14: BUF_AUTOCONFIG/CFGOUT     26: SDRAM/ram_state_FSM_FFd3 
  2: ADDR<13>                15: ControlReg/dtack          27: SDRAM/ram_state_FSM_FFd4 
  3: ADDR<1>                 16: MA<1>                     28: autoconf_dtack 
  4: ADDR<2>                 17: MA<3>                     29: autoconfig_cycle/autoconfig_cycle_D2 
  5: ADDR<3>                 18: DBUS<14>.PIN              30: autoconfig_dout<2> 
  6: ADDR<4>                 19: DBUS<15>.PIN              31: ctrl_access/ctrl_access_D2 
  7: ADDR<5>                 20: RAS_n_OBUF42              32: dtack 
  8: ADDR<6>                 21: RESET_n                   33: flash_access/flash_access_D2 
  9: ADDR<7>                 22: RW_sync<1>                34: ide_dtack 
 10: ADDR<8>                 23: SDRAM/N01/SDRAM/N01_D2    35: ram_dtack 
 11: AS_n_sync<1>            24: SDRAM/ram_state_FSM_FFd1  36: z2_state_FSM_FFd1 
 12: AUTOCONFIG/ac_state<0>  25: SDRAM/ram_state_FSM_FFd2  37: z2_state_FSM_FFd2 
 13: AUTOCONFIG/ac_state<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MA<1>                X..X...........X...XX.XXXX.............. 9
BUF_AUTOCONFIG/CFGOUT 
                     ...........XX........................... 2
$OpTx$FX_DC$275      ..............X...X.XX........X....XX... 7
MA<3>                .X...X..........X..XX.XXXX.............. 9
$OpTx$FX_DC$274      ..............X..X..XX........X....XX... 7
$OpTx$FX_DC$243      ............................X.X......... 2
ControlReg/dtack     ..............X.....X.........X....XX... 5
BUF_AUTOCONFIG/ac_state<1> 
                     ...........XX........................... 2
CKE                  ....................X..XX.X........XX... 6
AUTOCONFIG/ctrl_base<3> 
                     ..XXXXXXXX.XX.....X.XX.....XX......XX... 17
AUTOCONFIG/ctrl_base<2> 
                     ..XXXXXXXX.XX....X..XX.....XX......XX... 17
AUTOCONFIG/ide_base<3> 
                     ..XXXXXXXX.XX.....X.XX.....XX......XX... 17
RAS_n                ...................XX................... 2
AUTOCONFIG/ide_base<2> 
                     ..XXXXXXXX.XX....X..XX.....XX......XX... 17
dtack                ..........X.........X......X..XXXXXXX... 10
autoconfig_dout<2>   ..XXXXXXXX...X......XX.....XXX.....XX... 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
autoconfig_dout<0>    9       4<-   0   0     FB2_1         (b)     (b)
autoconf_dtack        2       0   /\1   2     FB2_2   99    GSR/I/O (b)
AUTOCONFIG/ide_configured
                      2       0     0   3     FB2_3         (b)     (b)
AUTOCONFIG/ctrl_base<1>
                      2       0     0   3     FB2_4         (b)     (b)
AUTOCONFIG/ctrl_base<0>
                      2       0     0   3     FB2_5   1     GTS/I/O (b)
AUTOCONFIG/ctl_configured
                      2       0     0   3     FB2_6   2     GTS/I/O (b)
AUTOCONFIG/ac_state<0>
                      2       0     0   3     FB2_7         (b)     (b)
AUTOCONFIG/ide_base<1>
                      3       0     0   2     FB2_8   3     GTS/I/O (b)
AUTOCONFIG/ide_base<0>
                      3       0     0   2     FB2_9   4     GTS/I/O (b)
AUTOCONFIG/ac_state<1>
                      3       0     0   2     FB2_10        (b)     (b)
MA<2>                 4       0   \/1   0     FB2_11  6     I/O     O
MA<4>                 4       1<- \/2   0     FB2_12  7     I/O     O
autoconfig_dout<1>    8       3<-   0   0     FB2_13        (b)     (b)
MA<6>                 4       0   /\1   0     FB2_14  8     I/O     O
MA<7>                 4       0   \/1   0     FB2_15  9     I/O     O
autoconfig_dout<3>    9       4<-   0   0     FB2_16        (b)     (b)
OVR_n                 1       0   /\3   1     FB2_17  10    I/O     O
AUTOCONFIG/ram_configured
                      2       0   \/3   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>                14: AUTOCONFIG/ac_state<1>              26: RW_sync<1> 
  2: ADDR<14>                15: BUF_AUTOCONFIG/CFGOUT               27: SDRAM/N01/SDRAM/N01_D2 
  3: ADDR<16>                16: BUF_AUTOCONFIG/ac_state<1>          28: SDRAM/ram_state_FSM_FFd1 
  4: ADDR<17>                17: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST  29: SDRAM/ram_state_FSM_FFd2 
  5: ADDR<1>                 18: MA<2>                               30: SDRAM/ram_state_FSM_FFd3 
  6: ADDR<2>                 19: MA<4>                               31: autoconf_dtack 
  7: ADDR<3>                 20: MA<6>                               32: autoconfig_cycle/autoconfig_cycle_D2 
  8: ADDR<4>                 21: MA<7>                               33: autoconfig_dout<0> 
  9: ADDR<5>                 22: DBUS<13>.PIN                        34: autoconfig_dout<1> 
 10: ADDR<6>                 23: DBUS<12>.PIN                        35: autoconfig_dout<3> 
 11: ADDR<7>                 24: RAS_n_OBUF42                        36: z2_state_FSM_FFd1 
 12: ADDR<8>                 25: RESET_n                             37: z2_state_FSM_FFd2 
 13: AUTOCONFIG/ac_state<0> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
autoconfig_dout<0>   ....XXXXXXXXXX..........XX....XXX..XX... 17
autoconf_dtack       ........................X.....XX...XX... 5
AUTOCONFIG/ide_configured 
                     ....XXXXXXXXXX..........XX....XX...XX... 16
AUTOCONFIG/ctrl_base<1> 
                     ....XXXXXXXXXX.......X..XX....XX...XX... 17
AUTOCONFIG/ctrl_base<0> 
                     ....XXXXXXXXXX........X.XX....XX...XX... 17
AUTOCONFIG/ctl_configured 
                     ....XXXXXXXXXX..........XX....XX...XX... 16
AUTOCONFIG/ac_state<0> 
                     ....X.XXXXXX............XX....XX...XX... 13
AUTOCONFIG/ide_base<1> 
                     ....XXXXXXXXXX.......X..XX....XX...XX... 17
AUTOCONFIG/ide_base<0> 
                     ....XXXXXXXXXX........X.XX....XX...XX... 17
AUTOCONFIG/ac_state<1> 
                     ....X.XXXXXX...X........XX....XX...XX... 14
MA<2>                X.....X..........X.....XX.XXXX.......... 9
MA<4>                .X......X.........X....XX.XXXX.......... 9
autoconfig_dout<1>   ....XXXXXXXXXX.X........XX....XX.X.XX... 18
MA<6>                ..X.......X........X...XX.XXXX.......... 9
MA<7>                ...X.......X........X..XX.XXXX.......... 9
autoconfig_dout<3>   ....XXXXXXXX.XXX........XX....XX..XXX... 18
OVR_n                ................X....................... 1
AUTOCONFIG/ram_configured 
                     ....XXXXXXXXXX..........XX....XX...XX... 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK
UDS_n_sync<1>         2       0     0   3     FB3_3         (b)     (b)
SDRAM/timer_tRFC<0>   2       0     0   3     FB3_4         (b)     (b)
MA<9>                 4       0     0   1     FB3_5   24    I/O     O
SDRAM/refresh_request<1>
                      2       0     0   3     FB3_6   25    I/O     I
SDRAM/ram_state_FSM_FFd1
                      2       0     0   3     FB3_7         (b)     (b)
RW_sync<1>            2       0     0   3     FB3_8   27    GCK/I/O GCK/I
LDS_n_sync<1>         2       0     0   3     FB3_9   28    I/O     I
LDS_n_sync<0>         2       0     0   3     FB3_10        (b)     (b)
RAMCS_n               4       0     0   1     FB3_11  29    I/O     O
ControlReg/maprom_next
                      2       0     0   3     FB3_12  30    I/O     I
ControlReg/mapext_next
                      2       0     0   3     FB3_13        (b)     (b)
maprom_en             2       0     0   3     FB3_14  32    I/O     (b)
CAS_n                 2       0     0   3     FB3_15  33    I/O     O
mapext_en             2       0     0   3     FB3_16        (b)     (b)
ide_access/ide_access_D2
                      4       0     0   1     FB3_17  34    I/O     (b)
ctrl_access/ctrl_access_D2
                      4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$274            14: AUTOCONFIG/ctrl_base<1>       26: MA<9> 
  2: $OpTx$FX_DC$275            15: AUTOCONFIG/ctrl_base<3>       27: DBUS<12>.PIN 
  3: $OpTx$FX_DC$283            16: AUTOCONFIG/ide_base<1>        28: RAMCS_n 
  4: $OpTx$FX_DC$284            17: AUTOCONFIG/ide_base<3>        29: RESET_n 
  5: $OpTx$FX_DC$285            18: AUTOCONFIG/ide_configured     30: RW_sync<0> 
  6: $OpTx$FX_DC$286            19: BUF_SDRAM/ram_state_FSM_FFd1  31: SDRAM/N01/SDRAM/N01_D2 
  7: ADDR<17>                   20: BUF_SDRAM/timer_tRFC<0>       32: SDRAM/ram_state_FSM_FFd1 
  8: ADDR<19>                   21: CAS_n_OBUF43                  33: SDRAM/ram_state_FSM_FFd2 
  9: ADDR<20>                   22: ControlReg/mapext_next        34: SDRAM/ram_state_FSM_FFd3 
 10: ADDR<21>                   23: ControlReg/maprom_next        35: SDRAM/ram_state_FSM_FFd4 
 11: ADDR<22>                   24: LDS_n                         36: SDRAM/refresh_request<0> 
 12: ADDR<23>                   25: LDS_n_sync<0>                 37: UDS_n_sync<0> 
 13: AUTOCONFIG/ctl_configured 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
UDS_n_sync<1>        ............................X.......X... 2
SDRAM/timer_tRFC<0>  ...................X........X........... 2
MA<9>                .......X.................X..X.XXXXX..... 8
SDRAM/refresh_request<1> 
                     ............................X......X.... 2
SDRAM/ram_state_FSM_FFd1 
                     ..................X.........X........... 2
RW_sync<1>           ............................XX.......... 2
LDS_n_sync<1>        ........................X...X........... 2
LDS_n_sync<0>        .......................X....X........... 2
RAMCS_n              ....................X......XX.XXXXX..... 8
ControlReg/maprom_next 
                     .X....................X...X............. 3
ControlReg/mapext_next 
                     X....................X....X............. 3
maprom_en            ......................X.....X........... 2
CAS_n                ....................X.......X........... 2
mapext_en            .....................X......X........... 2
ide_access/ide_access_D2 
                     ...X.XXXXXXX...XXX...................... 11
ctrl_access/ctrl_access_D2 
                     ..X.X.XXXXXXXXX......................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$282       1       0     0   4     FB4_1         (b)     (b)
DBUS<13>              3       0     0   2     FB4_2   87    I/O     I/O
$OpTx$FX_DC$276       1       0     0   4     FB4_3         (b)     (b)
ide_dtack             2       0     0   3     FB4_4         (b)     (b)
ctrl_dout<3>          2       0     0   3     FB4_5   89    I/O     I
DBUS<15>              3       0     0   2     FB4_6   90    I/O     I/O
ctrl_dout<1>          2       0     0   3     FB4_7         (b)     (b)
UDS_n_sync<0>         2       0     0   3     FB4_8   91    I/O     I
DBUS<12>              2       0     0   3     FB4_9   92    I/O     I/O
SDRAM/refresh_timer<0>
                      2       0     0   3     FB4_10        (b)     (b)
SDRAM/refresh_request<0>
                      2       0     0   3     FB4_11  93    I/O     I
DBUS<14>              2       0     0   3     FB4_12  94    I/O     I/O
RW_sync<0>            2       0     0   3     FB4_13        (b)     (b)
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST
                      2       0     0   3     FB4_14  95    I/O     I
IOR_n                 2       0     0   3     FB4_15  96    I/O     O
SDRAM/refresh_timer<2>
                      3       0     0   2     FB4_16        (b)     (b)
SDRAM/refresh_timer<1>
                      3       0     0   2     FB4_17  97    I/O     I
z2_state_FSM_FFd2     4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$243   13: SDRAM/refresh_timer<0>                              25: ctrl_access/ctrl_access_D2 
  2: $OpTx$FX_DC$256   14: SDRAM/refresh_timer<1>                              26: ctrl_dout<1> 
  3: $OpTx$FX_DC$282   15: SDRAM/refresh_timer<2>                              27: ctrl_dout<3> 
  4: AS_n              16: SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF  28: flash_access/flash_access_D2 
  5: AS_n_sync<2>      17: SDRAM/refresh_timer<3>                              29: ide_access/ide_access_D2 
  6: ControlReg/dtack  18: UDS_n                                               30: ide_dtack 
  7: FLASH_BUSY_n      19: autoconf_dtack                                      31: otherram_enabled 
  8: IORDY             20: autoconfig_cycle/autoconfig_cycle_D2                32: ram_access/ram_access_D2 
  9: DBUS<13>.PIN      21: autoconfig_dout<0>                                  33: ram_dtack 
 10: RESET_n           22: autoconfig_dout<1>                                  34: z2_state_FSM_FFd1 
 11: RW                23: autoconfig_dout<2>                                  35: z2_state_FSM_FFd2 
 12: RW_sync<1>        24: autoconfig_dout<3>                                 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$282      X..........................XX..X........ 4
DBUS<13>             X........XX......X.X.X...X.............. 7
$OpTx$FX_DC$276      .....X..X..X............X........XX..... 6
ide_dtack            ....X..X....................X........... 3
ctrl_dout<3>         .X...XX..X.X............X.X......XX..... 9
DBUS<15>             X........XX......X.X...X..X............. 7
ctrl_dout<1>         .X...X...X.X............XX....X..XX..... 9
UDS_n_sync<0>        .........X.......X...................... 2
DBUS<12>             X........XX......X.XX................... 6
SDRAM/refresh_timer<0> 
                     ............XXXXX....................... 5
SDRAM/refresh_request<0> 
                     .........X..XXX.X....................... 5
DBUS<14>             X........XX......X.X..X................. 6
RW_sync<0>           .........XX............................. 2
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST 
                     ...X...............X....X..XX..X........ 6
IOR_n                ....X.....X............................. 2
SDRAM/refresh_timer<2> 
                     ............XXXXX....................... 5
SDRAM/refresh_timer<1> 
                     ............XXXXX....................... 5
z2_state_FSM_FFd2    ..X.X....X........X.....X..X.X..XXX..... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
DQML                  5       0     0   0     FB5_2   35    I/O     O
autoconfig_cycle/autoconfig_cycle_D2
                      1       0     0   4     FB5_3         (b)     (b)
$OpTx$FX_DC$259       1       0     0   4     FB5_4         (b)     (b)
$OpTx$FX_DC$244       1       0     0   4     FB5_5   36    I/O     (b)
MA<0>                 4       0     0   1     FB5_6   37    I/O     O
SDRAM/N01/SDRAM/N01_D2
                      2       0     0   3     FB5_7         (b)     (b)
OVL                   2       0     0   3     FB5_8   39    I/O     (b)
MA<11>                3       0     0   2     FB5_9   40    I/O     O
AS_n_sync<2>          2       0     0   3     FB5_10        (b)     (b)
AS_n_sync<0>          2       0     0   3     FB5_11  41    I/O     I
BA<0>                 2       0     0   3     FB5_12  42    I/O     O
otherram_enabled      3       0     0   2     FB5_13        (b)     (b)
CAS_n_OBUF43          3       0     0   2     FB5_14  43    I/O     I
BA<1>                 2       0     0   3     FB5_15  46    I/O     O
AUTOCONFIG/CFGOUT     3       0     0   2     FB5_16        (b)     (b)
ram_access/ram_access_D2
                      4       0     0   1     FB5_17  49    I/O     I
flash_access/flash_access_D2
                      4       0     0   1     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$244   14: AS_n_sync<1>               26: RESET_n 
  2: $OpTx$FX_DC$276   15: AUTOCONFIG/CFGOUT          27: RW_sync<1> 
  3: ADDR<10>          16: AUTOCONFIG/ram_configured  28: SDRAM/N01/SDRAM/N01_D2 
  4: ADDR<16>          17: BUF_AUTOCONFIG/CFGOUT      29: SDRAM/ram_state_FSM_FFd1 
  5: ADDR<17>          18: CFGIN_n                    30: SDRAM/ram_state_FSM_FFd2 
  6: ADDR<18>          19: DQML                       31: SDRAM/ram_state_FSM_FFd3 
  7: ADDR<19>          20: LDS_n_sync<1>              32: SDRAM/ram_state_FSM_FFd4 
  8: ADDR<1>           21: MA<0>                      33: mapext_en 
  9: ADDR<20>          22: MA<11>                     34: maprom_en 
 10: ADDR<21>          23: DBUS<12>.PIN               35: otherram_enabled 
 11: ADDR<22>          24: OVL                        36: ram_enabled 
 12: ADDR<23>          25: RAS_n_OBUF42               37: ranger_enabled 
 13: AS_n             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DQML                 ..................XX....XX.XXX.X........ 8
autoconfig_cycle/autoconfig_cycle_D2 
                     ...XXXX.XXXX..X..X.................X.... 11
$OpTx$FX_DC$259      ...........................XXX.......... 3
$OpTx$FX_DC$244      ....XXX.X............................... 4
MA<0>                ..X....X............X...XX.XXXX......... 9
SDRAM/N01/SDRAM/N01_D2 
                     ............................XXXX........ 4
OVL                  X..X.....XXX.X...........XX............. 8
MA<11>               .........X...........X...X.XXXX......... 7
AS_n_sync<2>         .............X...........X.............. 2
AS_n_sync<0>         ............X............X.............. 2
BA<0>                ..........X..............X..XXX......... 5
otherram_enabled     .X....................X..X........X..... 4
CAS_n_OBUF43         ...........................XXX.X........ 4
BA<1>                ...........X.............X..XXX......... 5
AUTOCONFIG/CFGOUT    .............X..X........X.............. 3
ram_access/ram_access_D2 
                     X.....X.XXXX...X..................X.X... 9
flash_access/flash_access_D2 
                     X.....X.XXXX...........X..X.....XXX..... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
IOW_n                 2       0     0   3     FB6_2   74    I/O     O
ranger_enabled        1       0     0   4     FB6_3         (b)     (b)
ram_enabled           1       0     0   4     FB6_4         (b)     (b)
SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF
                      1       0     0   4     FB6_5   76    I/O     I
MEMW_n                2       0     0   3     FB6_6   77    I/O     O
SDRAM/refresh_timer<3>
                      2       0     0   3     FB6_7         (b)     (b)
IDE/ds_delay<2>       2       0     0   3     FB6_8   78    I/O     I
FLASH_CE_n            1       0     0   4     FB6_9   79    I/O     O
IDE/ds_delay<1>       2       0     0   3     FB6_10        (b)     (b)
IDE/ds_delay<0>       2       0     0   3     FB6_11  80    I/O     I
IDEBUF_OE             1       0     0   4     FB6_12  81    I/O     O
AS_n_sync<1>          2       0     0   3     FB6_13        (b)     (b)
$OpTx$FX_DC$286       2       0     0   3     FB6_14  82    I/O     I
RAMOE_n               1       0     0   4     FB6_15  85    I/O     O
$OpTx$FX_DC$285       2       0     0   3     FB6_16        (b)     (b)
$OpTx$FX_DC$284       2       0     0   3     FB6_17  86    I/O     I
$OpTx$FX_DC$283       2       0     0   3     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                 11: IDE/ds_delay<0>         21: SDRAM/refresh_timer<1> 
  2: ADDR<18>                 12: IDE/ds_delay<1>         22: SDRAM/refresh_timer<2> 
  3: AS_n                     13: IDE/ds_delay<2>         23: SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF 
  4: AS_n_sync<0>             14: LDS_n_sync<1>           24: SDRAM/refresh_timer<3> 
  5: AS_n_sync<2>             15: MEMW_n_OBUF44           25: SDRAM/refreshing 
  6: AUTOCONFIG/ctrl_base<0>  16: RAM_J1                  26: UDS_n_sync<1> 
  7: AUTOCONFIG/ctrl_base<2>  17: RAM_J2                  27: flash_access/flash_access_D2 
  8: AUTOCONFIG/ide_base<0>   18: RESET_n                 28: ide_access/ide_access_D2 
  9: AUTOCONFIG/ide_base<2>   19: RW                      29: ram_access/ram_access_D2 
 10: BERR_n                   20: SDRAM/refresh_timer<0> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IOW_n                ....X.......X.....X..................... 3
ranger_enabled       ...............X........................ 1
ram_enabled          ...............XX....................... 2
SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF 
                     .................X......X............... 2
MEMW_n               ..............X..X...................... 2
SDRAM/refresh_timer<3> 
                     ...................XXXXX................ 5
IDE/ds_delay<2>      ....X......X............................ 2
FLASH_CE_n           ..X.......................X............. 2
IDE/ds_delay<1>      ....X.....X............................. 2
IDE/ds_delay<0>      ....X........X...........X.............. 3
IDEBUF_OE            ..X......X.......X.........X............ 4
AS_n_sync<1>         ...X.............X...................... 2
$OpTx$FX_DC$286      .X......X............................... 2
RAMOE_n              ..X......X.......X..........X........... 4
$OpTx$FX_DC$285      .X....X................................. 2
$OpTx$FX_DC$284      X......X................................ 2
$OpTx$FX_DC$283      X....X.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
IDE_ROMEN             2       0     0   3     FB7_2   50    I/O     O
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     I
FLASH_A19             0       0     0   5     FB7_6   53    I/O     O
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
DTACK_n               1       0     0   4     FB7_9   55    I/O     O
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     I
IDECS1_n              1       0     0   4     FB7_12  58    I/O     O
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     I
IDECS2_n              1       0     0   4     FB7_15  60    I/O     O
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     I
(unused)              0       0     0   5     FB7_18        (b)     

Signals Used by Logic in Function Block
  1: ADDR<12>           3: ADDR<15>                             5: dtack 
  2: ADDR<14>           4: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST   6: ide_access/ide_access_D2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_ROMEN            .XX..X.................................. 3
FLASH_A19            ........................................ 0
DTACK_n              ...XX................................... 2
IDECS1_n             XXX..X.................................. 4
IDECS2_n             XXX..X.................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               37/17
Number of signals used by logic mapping into function block:  37
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$256       1       0     0   4     FB8_1         (b)     (b)
DQMH                  5       0     0   0     FB8_2   63    I/O     O
SDRAM/init_done       2       0   \/3   0     FB8_3         (b)     (b)
SDRAM/ram_state_FSM_FFd4
                     12       7<-   0   0     FB8_4         (b)     (b)
SDRAM/timer_tRFC<1>   3       2<- /\4   0     FB8_5   64    I/O     I
SDRAM/refreshing      3       0   /\2   0     FB8_6   65    I/O     I
MEMW_n_OBUF44         3       0     0   2     FB8_7         (b)     (b)
MA<10>                5       0     0   0     FB8_8   66    I/O     O
BUF_SDRAM/timer_tRFC<0>
                      3       0     0   2     FB8_9   67    I/O     I
z2_state_FSM_FFd1     4       0   \/1   0     FB8_10        (b)     (b)
ram_dtack             4       1<- \/2   0     FB8_11  68    I/O     I
MA<5>                 5       2<- \/2   0     FB8_12  70    I/O     O
RAS_n_OBUF42          4       2<- \/3   0     FB8_13        (b)     (b)
SDRAM/ram_state_FSM_FFd3
                      5       3<- \/3   0     FB8_14  71    I/O     I
BUF_SDRAM/ram_state_FSM_FFd1
                      6       3<- \/2   0     FB8_15  72    I/O     I
SDRAM/ram_state_FSM_FFd2
                     10       5<-   0   0     FB8_16        (b)     (b)
MA<8>                 4       2<- /\3   0     FB8_17  73    I/O     O
SDRAM/init_refreshed
                      2       0   /\2   1     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$259               14: MA<10>                    26: SDRAM/ram_state_FSM_FFd3 
  2: ADDR<15>                      15: MA<5>                     27: SDRAM/ram_state_FSM_FFd4 
  3: ADDR<18>                      16: MA<8>                     28: SDRAM/refresh_request<1> 
  4: ADDR<20>                      17: MEMW_n_OBUF44             29: SDRAM/refreshing 
  5: ADDR<6>                       18: RAS_n_OBUF42              30: SDRAM/timer_tRFC<0> 
  6: ADDR<9>                       19: RESET_n                   31: SDRAM/timer_tRFC<1> 
  7: AS_n_sync<1>                  20: RW_sync<1>                32: UDS_n_sync<1> 
  8: BUF_SDRAM/ram_state_FSM_FFd1  21: SDRAM/N01/SDRAM/N01_D2    33: ctrl_access/ctrl_access_D2 
  9: BUF_SDRAM/timer_tRFC<0>       22: SDRAM/init_done           34: ram_access/ram_access_D2 
 10: CAS_n_OBUF43                  23: SDRAM/init_refreshed      35: ram_dtack 
 11: ControlReg/dtack              24: SDRAM/ram_state_FSM_FFd1  36: z2_state_FSM_FFd1 
 12: DQMH                          25: SDRAM/ram_state_FSM_FFd2  37: z2_state_FSM_FFd2 
 13: LDS_n_sync<1>                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$256      ..........X.......XX............X..XX... 6
DQMH                 ...........X.....XX.X..XX.X....X........ 8
SDRAM/init_done      ..................X....XXXX............. 5
SDRAM/ram_state_FSM_FFd4 
                     .......XX.......X.XXXX.XX.XX.XX....XX... 15
SDRAM/timer_tRFC<1>  ........XX........X....XXX....X......... 7
SDRAM/refreshing     ..................X.X..XX.X.X........... 6
MEMW_n_OBUF44        .........X.............XXXX............. 5
MA<10>               ...X.........X..XXX.X..X.X.............. 8
BUF_SDRAM/timer_tRFC<0> 
                     X........X...............X...XX......... 5
z2_state_FSM_FFd1    ......X.....X.....X............X...XX... 6
ram_dtack            ..................XX...XXXX.......XXX... 9
MA<5>                .X..X.........X..XX.X..XXXX............. 10
RAS_n_OBUF42         .........X.............XXXX............. 5
SDRAM/ram_state_FSM_FFd3 
                     .......X..........X..XXXXXX..XX......... 10
BUF_SDRAM/ram_state_FSM_FFd1 
                     X........X.............XXXXX.....X.XX... 10
SDRAM/ram_state_FSM_FFd2 
                     .......XX.........XXXX.XX.XX.XX......... 12
MA<8>                ..X..X.........X.XX.X..XXX.............. 9
SDRAM/init_refreshed 
                     ..................X.XXXXX.X..XX......... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$FX_DC$243 = !autoconfig_cycle/autoconfig_cycle_D2 & 
	!ctrl_access/ctrl_access_D2;    

$OpTx$FX_DC$244 = ADDR<20> & ADDR<19> & ADDR<18> & ADDR<17>;    

$OpTx$FX_DC$256 = RESET_n & z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !ControlReg/dtack & ctrl_access/ctrl_access_D2;    

$OpTx$FX_DC$259 = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/N01/SDRAM/N01_D2;    

$OpTx$FX_DC$274 = RESET_n & DBUS<14>.PIN & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !ControlReg/dtack & 
	ctrl_access/ctrl_access_D2;    

$OpTx$FX_DC$275 = RESET_n & DBUS<15>.PIN & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !ControlReg/dtack & 
	ctrl_access/ctrl_access_D2;    

$OpTx$FX_DC$276 = DBUS<13>.PIN & z2_state_FSM_FFd1 & !RW_sync<1> & 
	z2_state_FSM_FFd2 & !ControlReg/dtack & ctrl_access/ctrl_access_D2;    

$OpTx$FX_DC$282 = $OpTx$FX_DC$243 & !ram_access/ram_access_D2 & 
	!flash_access/flash_access_D2 & !ide_access/ide_access_D2;    

!$OpTx$FX_DC$283 = ADDR<16>
	$ AUTOCONFIG/ctrl_base<0>;    

!$OpTx$FX_DC$284 = ADDR<16>
	$ AUTOCONFIG/ide_base<0>;    

!$OpTx$FX_DC$285 = ADDR<18>
	$ AUTOCONFIG/ctrl_base<2>;    

!$OpTx$FX_DC$286 = ADDR<18>
	$ AUTOCONFIG/ide_base<2>;    

AS_n_sync<0>.D = AS_n;
   AS_n_sync<0>.CLK = MEMCLK;	// GCK
   AS_n_sync<0>.AP = !RESET_n;    

AS_n_sync<1>.D = AS_n_sync<0>;
   AS_n_sync<1>.CLK = MEMCLK;	// GCK
   AS_n_sync<1>.AP = !RESET_n;    

AS_n_sync<2>.D = AS_n_sync<1>;
   AS_n_sync<2>.CLK = MEMCLK;	// GCK
   AS_n_sync<2>.AP = !RESET_n;    

!AUTOCONFIG/CFGOUT.D = BUF_AUTOCONFIG/CFGOUT;
   AUTOCONFIG/CFGOUT.CLK = AS_n_sync<1>;
   AUTOCONFIG/CFGOUT.AP = !RESET_n;    

AUTOCONFIG/ac_state<0>.T = Vcc;
   AUTOCONFIG/ac_state<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<0>.AR = !RESET_n;
   AUTOCONFIG/ac_state<0>.CE = !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ac_state<1>.D = BUF_AUTOCONFIG/ac_state<1>;
   AUTOCONFIG/ac_state<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<1>.AR = !RESET_n;
   AUTOCONFIG/ac_state<1>.CE = !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ctl_configured.D = Vcc;
   AUTOCONFIG/ctl_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctl_configured.AR = !RESET_n;
   AUTOCONFIG/ctl_configured.CE = !AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ctrl_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ctrl_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<0>.CE = RESET_n & !AUTOCONFIG/ac_state<0> & 
	AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ctrl_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ctrl_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<1>.CE = RESET_n & !AUTOCONFIG/ac_state<0> & 
	AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ctrl_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ctrl_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<2>.CE = RESET_n & !AUTOCONFIG/ac_state<0> & 
	AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ctrl_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ctrl_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<3>.CE = RESET_n & !AUTOCONFIG/ac_state<0> & 
	AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ide_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<0>.AR = !RESET_n;
   AUTOCONFIG/ide_base<0>.CE = AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ide_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<1>.AR = !RESET_n;
   AUTOCONFIG/ide_base<1>.CE = AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ide_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<2>.AR = !RESET_n;
   AUTOCONFIG/ide_base<2>.CE = AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ide_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<3>.AR = !RESET_n;
   AUTOCONFIG/ide_base<3>.CE = AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_configured.AR = !RESET_n;
   AUTOCONFIG/ide_configured.CE = AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

AUTOCONFIG/ram_configured.D = Vcc;
   AUTOCONFIG/ram_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ram_configured.AR = !RESET_n;
   AUTOCONFIG/ram_configured.CE = !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & z2_state_FSM_FFd1 & 
	!RW_sync<1> & z2_state_FSM_FFd2 & !autoconf_dtack & ADDR<6> & 
	!ADDR<2> & !ADDR<1> & ADDR<3> & !ADDR<4> & 
	autoconfig_cycle/autoconfig_cycle_D2;    

BA<0>.D = ADDR<22>;
   BA<0>.CLK = MEMCLK;	// GCK
   BA<0>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2;    

BA<1>.D = ADDR<23>;
   BA<1>.CLK = MEMCLK;	// GCK
   BA<1>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2;    

BUF_AUTOCONFIG/CFGOUT = AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1>;    

BUF_AUTOCONFIG/ac_state<1> = AUTOCONFIG/ac_state<0>
	$ AUTOCONFIG/ac_state<1>;    

BUF_SDRAM/ram_state_FSM_FFd1 = $OpTx$FX_DC$259
	# SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & !z2_state_FSM_FFd2 & 
	!CAS_n_OBUF43
;Imported pterms FB8_14
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/refresh_request<1> & !CAS_n_OBUF43
	# SDRAM/ram_state_FSM_FFd1 & !CAS_n_OBUF43 & 
	!ram_access/ram_access_D2
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2;    

BUF_SDRAM/timer_tRFC<0> = SDRAM/ram_state_FSM_FFd3 & CAS_n_OBUF43
	# SDRAM/timer_tRFC<0> & !$OpTx$FX_DC$259
	# !SDRAM/timer_tRFC<0> & SDRAM/timer_tRFC<1> & 
	$OpTx$FX_DC$259;    

!CAS_n.D = CAS_n_OBUF43;
   CAS_n.CLK = MEMCLK;	// GCK
   CAS_n.CE = RESET_n;    

CAS_n_OBUF43 = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/N01/SDRAM/N01_D2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/N01/SDRAM/N01_D2;    

CKE.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2;
   CKE.CLK = MEMCLK;	// GCK
   CKE.AP = !RESET_n;
   CKE.CE = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2;    

ControlReg/dtack.D = z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!ControlReg/dtack & ctrl_access/ctrl_access_D2;
   ControlReg/dtack.CLK = MEMCLK;	// GCK
   ControlReg/dtack.AR = !RESET_n;    

ControlReg/mapext_next.D = DBUS<12>.PIN & $OpTx$FX_DC$274
	# ControlReg/mapext_next & !$OpTx$FX_DC$274;
   ControlReg/mapext_next.CLK = MEMCLK;	// GCK    

ControlReg/maprom_next.D = DBUS<12>.PIN & $OpTx$FX_DC$275
	# ControlReg/maprom_next & !$OpTx$FX_DC$275;
   ControlReg/maprom_next.CLK = MEMCLK;	// GCK    

DBUS<12> = autoconfig_dout<0> & 
	autoconfig_cycle/autoconfig_cycle_D2;
   DBUS<12>.OE = RESET_n & RW & !UDS_n & !$OpTx$FX_DC$243;    

DBUS<13> = autoconfig_dout<1> & 
	autoconfig_cycle/autoconfig_cycle_D2
	# ctrl_dout<1> & 
	!autoconfig_cycle/autoconfig_cycle_D2;
   DBUS<13>.OE = RESET_n & RW & !UDS_n & !$OpTx$FX_DC$243;    

DBUS<14> = autoconfig_dout<2> & 
	autoconfig_cycle/autoconfig_cycle_D2;
   DBUS<14>.OE = RESET_n & RW & !UDS_n & !$OpTx$FX_DC$243;    

DBUS<15> = autoconfig_dout<3> & 
	autoconfig_cycle/autoconfig_cycle_D2
	# ctrl_dout<3> & 
	!autoconfig_cycle/autoconfig_cycle_D2;
   DBUS<15>.OE = RESET_n & RW & !UDS_n & !$OpTx$FX_DC$243;    

DQMH.D = DQMH & SDRAM/N01/SDRAM/N01_D2
	# DQMH & RAS_n_OBUF42
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd4 & UDS_n_sync<1> & 
	!SDRAM/N01/SDRAM/N01_D2;
   DQMH.CLK = MEMCLK;	// GCK
   DQMH.AP = !RESET_n;    

DQML.D = DQML & SDRAM/N01/SDRAM/N01_D2
	# DQML & RAS_n_OBUF42
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd4 & LDS_n_sync<1> & 
	!SDRAM/N01/SDRAM/N01_D2;
   DQML.CLK = MEMCLK;	// GCK
   DQML.AP = !RESET_n;    

DTACK_n = Gnd;
   DTACK_n.OE = dtack & !FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

FLASH_A19 = Gnd;    

FLASH_A19_OBUF/FLASH_A19_OBUF_TRST = AS_n & !ctrl_access/ctrl_access_D2 & 
	!ram_access/ram_access_D2 & !flash_access/flash_access_D2
	# !autoconfig_cycle/autoconfig_cycle_D2 & 
	!ctrl_access/ctrl_access_D2 & !ram_access/ram_access_D2 & 
	!flash_access/flash_access_D2 & !ide_access/ide_access_D2;    

!FLASH_CE_n = !AS_n & flash_access/flash_access_D2;    

!IDE/ds_delay<0>.D = LDS_n_sync<1> & UDS_n_sync<1>;
   IDE/ds_delay<0>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<0>.AR = AS_n_sync<2>;    

IDE/ds_delay<1>.D = IDE/ds_delay<0>;
   IDE/ds_delay<1>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<1>.AR = AS_n_sync<2>;    

IDE/ds_delay<2>.D = IDE/ds_delay<1>;
   IDE/ds_delay<2>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<2>.AR = AS_n_sync<2>;    

!IDEBUF_OE = RESET_n & !AS_n & BERR_n & 
	ide_access/ide_access_D2;    

!IDECS1_n = !ADDR<14> & !ADDR<12> & !ADDR<15> & 
	ide_access/ide_access_D2;    

!IDECS2_n = !ADDR<14> & ADDR<12> & !ADDR<15> & 
	ide_access/ide_access_D2;    

IDE_ROMEN = !ide_access/ide_access_D2
	# !ADDR<14> & !ADDR<15>;    

IOR_n.D = !RW;
   IOR_n.CLK = MEMCLK;	// GCK
   IOR_n.AP = AS_n_sync<2>;    

!IOW_n.D = !IDE/ds_delay<2> & !RW;
   IOW_n.CLK = MEMCLK;	// GCK
   IOW_n.AP = AS_n_sync<2>;    

LDS_n_sync<0>.D = LDS_n;
   LDS_n_sync<0>.CLK = MEMCLK;	// GCK
   LDS_n_sync<0>.AP = !RESET_n;    

LDS_n_sync<1>.D = LDS_n_sync<0>;
   LDS_n_sync<1>.CLK = MEMCLK;	// GCK
   LDS_n_sync<1>.AP = !RESET_n;    

MA<0>.D = MA<0> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<1> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<10>;
   MA<0>.CLK = MEMCLK;	// GCK
   MA<0>.CE = RESET_n;    

MA<1>.D = MA<1> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<2> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<11>;
   MA<1>.CLK = MEMCLK;	// GCK
   MA<1>.CE = RESET_n;    

MA<2>.D = MA<2> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<3> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<12>;
   MA<2>.CLK = MEMCLK;	// GCK
   MA<2>.CE = RESET_n;    

MA<3>.D = MA<3> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<4> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<13>;
   MA<3>.CLK = MEMCLK;	// GCK
   MA<3>.CE = RESET_n;    

MA<4>.D = MA<4> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<5> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
;Imported pterms FB2_11
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<14>;
   MA<4>.CLK = MEMCLK;	// GCK
   MA<4>.CE = RESET_n;    

MA<5>.D = MA<5> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<6> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
;Imported pterms FB8_11
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<15>;
   MA<5>.CLK = MEMCLK;	// GCK
   MA<5>.CE = RESET_n;    

MA<6>.D = MA<6> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<7> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# ADDR<16> & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2;
   MA<6>.CLK = MEMCLK;	// GCK
   MA<6>.CE = RESET_n;    

MA<7>.D = MA<7> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<8> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# ADDR<17> & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2;
   MA<7>.CLK = MEMCLK;	// GCK
   MA<7>.CE = RESET_n;    

MA<8>.D = MA<8> & SDRAM/N01/SDRAM/N01_D2
;Imported pterms FB8_18
	# ADDR<9> & !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# ADDR<18> & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2;
   MA<8>.CLK = MEMCLK;	// GCK
   MA<8>.CE = RESET_n;    

MA<9>.D = MA<9> & SDRAM/N01/SDRAM/N01_D2
	# ADDR<19> & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2;
   MA<9>.CLK = MEMCLK;	// GCK
   MA<9>.CE = RESET_n;    

MA<10>.D = MA<10> & SDRAM/N01/SDRAM/N01_D2
	# SDRAM/ram_state_FSM_FFd3 & MEMW_n_OBUF44
	# !SDRAM/N01/SDRAM/N01_D2 & !RAS_n_OBUF42
	# ADDR<20> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/N01/SDRAM/N01_D2;
   MA<10>.CLK = MEMCLK;	// GCK
   MA<10>.CE = RESET_n;    

MA<11>.D = MA<11> & SDRAM/N01/SDRAM/N01_D2
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & ADDR<21>;
   MA<11>.CLK = MEMCLK;	// GCK
   MA<11>.CE = RESET_n;    

!MEMW_n.D = MEMW_n_OBUF44;
   MEMW_n.CLK = MEMCLK;	// GCK
   MEMW_n.CE = RESET_n;    

MEMW_n_OBUF44 = !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd2 & CAS_n_OBUF43
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & CAS_n_OBUF43
	# SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/ram_state_FSM_FFd2;    

OVL.D = Gnd;
   OVL.CLK = MEMCLK;	// GCK
   OVL.AP = !RESET_n;
   OVL.CE = ADDR<16> & !RW_sync<1> & !AS_n_sync<1> & ADDR<23> & 
	!ADDR<22> & ADDR<21> & $OpTx$FX_DC$244;    

OVR_n = Gnd;
   OVR_n.OE = !FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

RAMCS_n.D = RAMCS_n & SDRAM/ram_state_FSM_FFd3 & 
	!CAS_n_OBUF43
	# RAMCS_n & !SDRAM/N01/SDRAM/N01_D2 & CAS_n_OBUF43
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2;
   RAMCS_n.CLK = MEMCLK;	// GCK
   RAMCS_n.AP = !RESET_n;    

!RAMOE_n = RESET_n & !AS_n & BERR_n & 
	ram_access/ram_access_D2;    

!RAS_n.D = RAS_n_OBUF42;
   RAS_n.CLK = MEMCLK;	// GCK
   RAS_n.CE = RESET_n;    

RAS_n_OBUF42 = SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/ram_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & CAS_n_OBUF43
;Imported pterms FB8_12
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2 & CAS_n_OBUF43;    

RW_sync<0>.D = RW;
   RW_sync<0>.CLK = MEMCLK;	// GCK
   RW_sync<0>.AP = !RESET_n;    

RW_sync<1>.D = RW_sync<0>;
   RW_sync<1>.CLK = MEMCLK;	// GCK
   RW_sync<1>.AP = !RESET_n;    

SDRAM/N01/SDRAM/N01_D2 = SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2;    

SDRAM/init_done.D = Vcc;
   SDRAM/init_done.CLK = MEMCLK;	// GCK
   SDRAM/init_done.AR = !RESET_n;
   SDRAM/init_done.CE = !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2;    

SDRAM/init_refreshed.D = Vcc;
   SDRAM/init_refreshed.CLK = MEMCLK;	// GCK
   SDRAM/init_refreshed.AR = !RESET_n;
   SDRAM/init_refreshed.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2 & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/timer_tRFC<1> & !SDRAM/init_refreshed & 
	SDRAM/N01/SDRAM/N01_D2;    

SDRAM/ram_state_FSM_FFd1.D = BUF_SDRAM/ram_state_FSM_FFd1;
   SDRAM/ram_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd1.AR = !RESET_n;    

SDRAM/ram_state_FSM_FFd2.D = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!BUF_SDRAM/ram_state_FSM_FFd1
	# SDRAM/ram_state_FSM_FFd4 & !SDRAM/N01/SDRAM/N01_D2
	# SDRAM/timer_tRFC<0> & !BUF_SDRAM/timer_tRFC<0>
;Imported pterms FB8_15
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/refresh_request<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2
;Imported pterms FB8_17
	# SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/init_done
	# SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/timer_tRFC<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !RW_sync<1> & BUF_SDRAM/ram_state_FSM_FFd1;
   SDRAM/ram_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd2.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd3.D = SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/ram_state_FSM_FFd2 & !BUF_SDRAM/ram_state_FSM_FFd1
;Imported pterms FB8_13
	# SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/ram_state_FSM_FFd2 & BUF_SDRAM/ram_state_FSM_FFd1
	# SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/init_done & !SDRAM/timer_tRFC<0> & 
	!SDRAM/timer_tRFC<1> & SDRAM/init_refreshed
	# SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2 & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/timer_tRFC<1> & SDRAM/init_refreshed & 
	BUF_SDRAM/ram_state_FSM_FFd1;
   SDRAM/ram_state_FSM_FFd3.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd3.AR = !RESET_n;    

SDRAM/ram_state_FSM_FFd4.D = SDRAM/timer_tRFC<0> & !BUF_SDRAM/timer_tRFC<0>
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/N01/SDRAM/N01_D2
	# !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2 & BUF_SDRAM/ram_state_FSM_FFd1
	# !SDRAM/N01/SDRAM/N01_D2 & !MEMW_n_OBUF44 & 
	!BUF_SDRAM/ram_state_FSM_FFd1
;Imported pterms FB8_3
	# SDRAM/ram_state_FSM_FFd2 & SDRAM/timer_tRFC<1> & 
	BUF_SDRAM/ram_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & !RW_sync<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & 
	!BUF_SDRAM/ram_state_FSM_FFd1
;Imported pterms FB8_5
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & !BUF_SDRAM/ram_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !BUF_SDRAM/ram_state_FSM_FFd1
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & BUF_SDRAM/ram_state_FSM_FFd1
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/init_done & SDRAM/N01/SDRAM/N01_D2 & 
	BUF_SDRAM/ram_state_FSM_FFd1;
   SDRAM/ram_state_FSM_FFd4.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd4.AR = !RESET_n;    

SDRAM/refresh_request<0>.D = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_request<0>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<0>.AR = !RESET_n;    

SDRAM/refresh_request<1>.D = SDRAM/refresh_request<0>;
   SDRAM/refresh_request<1>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<1>.AR = !RESET_n;    

!SDRAM/refresh_timer<0>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<0>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<0>.AR = !SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF;    

!SDRAM/refresh_timer<1>.T = SDRAM/refresh_timer<0>
	# !SDRAM/refresh_timer<1> & !SDRAM/refresh_timer<2> & 
	!SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<1>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<1>.AR = !SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF;    

SDRAM/refresh_timer<2>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<2>
	# !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<2>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<2>.AP = !SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF;    

SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF = RESET_n & !SDRAM/refreshing;    

SDRAM/refresh_timer<3>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<3>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<3>.AR = !SDRAM/refresh_timer<2>/SDRAM/refresh_timer<2>_SETF;    

SDRAM/refreshing.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & SDRAM/refreshing
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4 & SDRAM/ram_state_FSM_FFd2 & !SDRAM/refreshing & 
	SDRAM/N01/SDRAM/N01_D2;
   SDRAM/refreshing.CLK = MEMCLK;	// GCK
   SDRAM/refreshing.CE = RESET_n;    

SDRAM/timer_tRFC<0>.D = BUF_SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<0>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<0>.CE = RESET_n;    

SDRAM/timer_tRFC<1>.T = ;Imported pterms FB8_6
	  SDRAM/ram_state_FSM_FFd3 & !SDRAM/timer_tRFC<1> & 
	CAS_n_OBUF43
	# SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & SDRAM/timer_tRFC<1> & 
	!CAS_n_OBUF43 & BUF_SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<1>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<1>.CE = RESET_n;    

UDS_n_sync<0>.D = UDS_n;
   UDS_n_sync<0>.CLK = MEMCLK;	// GCK
   UDS_n_sync<0>.AP = !RESET_n;    

UDS_n_sync<1>.D = UDS_n_sync<0>;
   UDS_n_sync<1>.CLK = MEMCLK;	// GCK
   UDS_n_sync<1>.AP = !RESET_n;    

autoconf_dtack.D = z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	!autoconf_dtack & autoconfig_cycle/autoconfig_cycle_D2;
   autoconf_dtack.CLK = MEMCLK;	// GCK
   autoconf_dtack.AR = !RESET_n;    

autoconfig_cycle/autoconfig_cycle_D2 = !ADDR<20> & ADDR<19> & !ADDR<18> & !ADDR<17> & 
	!ADDR<16> & ADDR<23> & ADDR<22> & ADDR<21> & 
	AUTOCONFIG/CFGOUT & !CFGIN_n & ram_enabled;    

!autoconfig_dout<0>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<6> & 
	!ADDR<2> & !ADDR<3> & !ADDR<4>
	# !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & !ADDR<3> & 
	!ADDR<4>
	# !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<2> & !ADDR<1> & !ADDR<3> & !ADDR<4>
;Imported pterms FB2_2
	# AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & ADDR<2> & ADDR<1> & !ADDR<3>
;Imported pterms FB2_18
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<2> & !ADDR<3> & ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<1> & !ADDR<3> & ADDR<4>
	# AUTOCONFIG/ac_state<1> & !autoconfig_dout<0> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & !ADDR<1> & 
	!ADDR<3> & !ADDR<4>;
   autoconfig_dout<0>.CLK = MEMCLK;	// GCK
   autoconfig_dout<0>.AR = !RESET_n;
   autoconfig_dout<0>.CE = z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !autoconf_dtack & 
	autoconfig_cycle/autoconfig_cycle_D2;    

!autoconfig_dout<1>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<6> & 
	!ADDR<2> & !ADDR<3> & !ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<2> & ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<1> & !ADDR<3> & ADDR<4>
;Imported pterms FB2_12
	# AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & 
	!ADDR<3> & !ADDR<4> & BUF_AUTOCONFIG/ac_state<1>
;Imported pterms FB2_14
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & !ADDR<3> & 
	!ADDR<4>;
   autoconfig_dout<1>.CLK = MEMCLK;	// GCK
   autoconfig_dout<1>.AR = !RESET_n;
   autoconfig_dout<1>.CE = z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !autoconf_dtack & 
	autoconfig_cycle/autoconfig_cycle_D2;    

!autoconfig_dout<2>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<6> & 
	!ADDR<2> & !ADDR<3> & !ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<2> & !ADDR<1> & !ADDR<3>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<2> & ADDR<1> & !ADDR<3>
;Imported pterms FB1_1
	# !autoconfig_dout<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & !ADDR<1> & !ADDR<3> & !ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<1> & !ADDR<3> & !ADDR<4> & !BUF_AUTOCONFIG/CFGOUT;
   autoconfig_dout<2>.CLK = MEMCLK;	// GCK
   autoconfig_dout<2>.AR = !RESET_n;
   autoconfig_dout<2>.CE = z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !autoconf_dtack & 
	autoconfig_cycle/autoconfig_cycle_D2;    

!autoconfig_dout<3>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<6> & 
	!ADDR<2> & !ADDR<3> & !ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<2> & !ADDR<3> & ADDR<4>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	ADDR<1> & !ADDR<3> & !ADDR<4>
;Imported pterms FB2_15
	# !autoconfig_dout<3> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<2> & !ADDR<3> & !ADDR<4>
;Imported pterms FB2_17
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<2> & 
	!ADDR<3> & !ADDR<4> & !BUF_AUTOCONFIG/CFGOUT
	# !ADDR<8> & !ADDR<7> & ADDR<5> & !ADDR<6> & 
	!ADDR<2> & !ADDR<1> & ADDR<3> & !ADDR<4>
	# !AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<6> & !ADDR<2> & !ADDR<1> & ADDR<3> & !ADDR<4> & 
	!BUF_AUTOCONFIG/ac_state<1>;
   autoconfig_dout<3>.CLK = MEMCLK;	// GCK
   autoconfig_dout<3>.AR = !RESET_n;
   autoconfig_dout<3>.CE = z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !autoconf_dtack & 
	autoconfig_cycle/autoconfig_cycle_D2;    

ctrl_access/ctrl_access_D2 = ADDR<20> & ADDR<19> & ADDR<17> & ADDR<23> & 
	ADDR<22> & ADDR<21> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & $OpTx$FX_DC$285 & 
	$OpTx$FX_DC$283
	# ADDR<20> & ADDR<19> & !ADDR<17> & ADDR<23> & 
	ADDR<22> & ADDR<21> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & $OpTx$FX_DC$285 & 
	$OpTx$FX_DC$283
	# ADDR<20> & !ADDR<19> & ADDR<17> & ADDR<23> & 
	ADDR<22> & ADDR<21> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & $OpTx$FX_DC$285 & 
	$OpTx$FX_DC$283
	# ADDR<20> & !ADDR<19> & !ADDR<17> & ADDR<23> & 
	ADDR<22> & ADDR<21> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & $OpTx$FX_DC$285 & 
	$OpTx$FX_DC$283;    

ctrl_dout<1>.D = ctrl_dout<1> & !$OpTx$FX_DC$256
	# RESET_n & otherram_enabled & z2_state_FSM_FFd1 & 
	RW_sync<1> & z2_state_FSM_FFd2 & !ControlReg/dtack & 
	ctrl_access/ctrl_access_D2;
   ctrl_dout<1>.CLK = MEMCLK;	// GCK    

ctrl_dout<3>.D = ctrl_dout<3> & !$OpTx$FX_DC$256
	# RESET_n & z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2 & !ControlReg/dtack & FLASH_BUSY_n & 
	ctrl_access/ctrl_access_D2;
   ctrl_dout<3>.CLK = MEMCLK;	// GCK    

!dtack.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & !dtack
	# !z2_state_FSM_FFd2 & AS_n_sync<1>
	# !z2_state_FSM_FFd2 & !dtack
;Imported pterms FB1_16
	# !autoconf_dtack & !ram_dtack & !dtack & !ide_dtack & 
	!ctrl_access/ctrl_access_D2 & !flash_access/flash_access_D2;
   dtack.CLK = MEMCLK;	// GCK
   dtack.AR = !RESET_n;    

flash_access/flash_access_D2 = !otherram_enabled & ADDR<23> & !ADDR<22> & 
	ADDR<21> & !$OpTx$FX_DC$244
	# ADDR<20> & ADDR<19> & ADDR<23> & ADDR<22> & 
	ADDR<21> & maprom_en
	# ADDR<20> & !ADDR<19> & ADDR<23> & ADDR<22> & 
	ADDR<21> & mapext_en
	# !ADDR<20> & RW_sync<1> & !ADDR<23> & !ADDR<22> & 
	!ADDR<21> & OVL & maprom_en;    

ide_access/ide_access_D2 = AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<3> & 
	!ADDR<20> & ADDR<19> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & AUTOCONFIG/ide_configured & $OpTx$FX_DC$286 & 
	$OpTx$FX_DC$284
	# AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<3> & 
	!ADDR<20> & !ADDR<19> & ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & AUTOCONFIG/ide_configured & $OpTx$FX_DC$286 & 
	$OpTx$FX_DC$284
	# !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<3> & 
	!ADDR<20> & ADDR<19> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & AUTOCONFIG/ide_configured & $OpTx$FX_DC$286 & 
	$OpTx$FX_DC$284
	# !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<3> & 
	!ADDR<20> & !ADDR<19> & !ADDR<17> & ADDR<23> & ADDR<22> & 
	ADDR<21> & AUTOCONFIG/ide_configured & $OpTx$FX_DC$286 & 
	$OpTx$FX_DC$284;    

ide_dtack.D = IORDY & ide_access/ide_access_D2;
   ide_dtack.CLK = MEMCLK;	// GCK
   ide_dtack.AR = AS_n_sync<2>;    

mapext_en.D = Gnd;
   mapext_en.CLK = Gnd;
   mapext_en.AP = !RESET_n & ControlReg/mapext_next;
   mapext_en.AR = !RESET_n & !ControlReg/mapext_next;    

maprom_en.D = Gnd;
   maprom_en.CLK = Gnd;
   maprom_en.AP = !RESET_n & ControlReg/maprom_next;
   maprom_en.AR = !RESET_n & !ControlReg/maprom_next;    

otherram_enabled.D = otherram_enabled & !$OpTx$FX_DC$276
	# DBUS<12>.PIN & $OpTx$FX_DC$276;
   otherram_enabled.CLK = MEMCLK;	// GCK
   otherram_enabled.AR = !RESET_n;    

ram_access/ram_access_D2 = AUTOCONFIG/ram_configured
	# otherram_enabled & ADDR<23> & !ADDR<22> & 
	ADDR<21> & !$OpTx$FX_DC$244
	# !ADDR<20> & ADDR<23> & ADDR<22> & !ADDR<21> & 
	ranger_enabled & !$OpTx$FX_DC$244
	# !ADDR<19> & ADDR<23> & ADDR<22> & !ADDR<21> & 
	ranger_enabled & !$OpTx$FX_DC$244;    

ram_dtack.T = SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd4 & 
	SDRAM/ram_state_FSM_FFd2 & ram_dtack
	# !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd1 & SDRAM/ram_state_FSM_FFd2 & RW_sync<1> & 
	!ram_dtack
;Imported pterms FB8_10
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/ram_state_FSM_FFd2 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ram_dtack;
   ram_dtack.CLK = MEMCLK;	// GCK
   ram_dtack.AR = !RESET_n;    

!ram_enabled.D = !RAM_J2 & !RAM_J1;
   ram_enabled.CLK = RESET_n;	// GCK    

ranger_enabled.D = RAM_J1;
   ranger_enabled.CLK = RESET_n;	// GCK    

!z2_state_FSM_FFd1.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd2 & AS_n_sync<1>
	# !z2_state_FSM_FFd1 & LDS_n_sync<1> & 
	UDS_n_sync<1>;
   z2_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd1.AR = !RESET_n;    

z2_state_FSM_FFd2.D = !z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	!$OpTx$FX_DC$282
	# z2_state_FSM_FFd2 & !autoconf_dtack & !ram_dtack & 
	!ide_dtack & !ctrl_access/ctrl_access_D2 & 
	!flash_access/flash_access_D2;
   z2_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd2.AR = !RESET_n;    

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              51 VCC                           
  2 KPR                              52 IORDY                         
  3 KPR                              53 FLASH_A19                     
  4 KPR                              54 ADDR<9>                       
  5 VCC                              55 DTACK_n                       
  6 MA<2>                            56 LDS_n                         
  7 MA<4>                            57 VCC                           
  8 MA<6>                            58 IDECS1_n                      
  9 MA<7>                            59 ADDR<22>                      
 10 OVR_n                            60 IDECS2_n                      
 11 MA<1>                            61 ADDR<21>                      
 12 ADDR<20>                         62 GND                           
 13 ADDR<18>                         63 DQMH                          
 14 MA<3>                            64 ADDR<19>                      
 15 AS_n                             65 ADDR<10>                      
 16 ADDR<23>                         66 MA<10>                        
 17 CKE                              67 ADDR<17>                      
 18 CFGIN_n                          68 ADDR<16>                      
 19 ADDR<15>                         69 GND                           
 20 RAS_n                            70 MA<5>                         
 21 GND                              71 ADDR<14>                      
 22 ECLK                             72 ADDR<8>                       
 23 MEMCLK                           73 MA<8>                         
 24 MA<9>                            74 IOW_n                         
 25 FLASH_BUSY_n                     75 GND                           
 26 VCC                              76 ADDR<7>                       
 27 RESET_n                          77 MEMW_n                        
 28 UDS_n                            78 ADDR<12>                      
 29 RAMCS_n                          79 FLASH_CE_n                    
 30 RAM_J1                           80 ADDR<4>                       
 31 GND                              81 IDEBUF_OE                     
 32 KPR                              82 ADDR<2>                       
 33 CAS_n                            83 TDO                           
 34 KPR                              84 GND                           
 35 DQML                             85 RAMOE_n                       
 36 KPR                              86 ADDR<13>                      
 37 MA<0>                            87 DBUS<13>                      
 38 VCC                              88 VCC                           
 39 KPR                              89 ADDR<11>                      
 40 MA<11>                           90 DBUS<15>                      
 41 RAM_J2                           91 ADDR<1>                       
 42 BA<0>                            92 DBUS<12>                      
 43 BERR_n                           93 ADDR<3>                       
 44 GND                              94 DBUS<14>                      
 45 TDI                              95 ADDR<5>                       
 46 BA<1>                            96 IOR_n                         
 47 TMS                              97 ADDR<6>                       
 48 TCK                              98 VCC                           
 49 RW                               99 KPR                           
 50 IDE_ROMEN                       100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-10-TQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : ON
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
