
*** Running vivado
    with args -log srio_gen2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source srio_gen2_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source srio_gen2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 382.613 ; gain = 172.703
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_support' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v:52]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_block' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v:53]
INFO: [Synth 8-638] synthesizing module 'srio_gt_wrapper_srio_gen2_0_k7_1x' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_1x.v:51]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_init' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_multi_gt' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_GT' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v:118]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (79#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-638] synthesizing module 'FD' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (80#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_GT' (81#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v:118]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_multi_gt' (82#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_TX_STARTUP_FSM' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v:74]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_sync_block' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_sync_block' (83#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_TX_STARTUP_FSM' (84#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v:74]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_RX_STARTUP_FSM' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v:74]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_RX_STARTUP_FSM' (85#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v:74]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_init' (86#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v:72]
INFO: [Synth 8-256] done synthesizing module 'srio_gt_wrapper_srio_gen2_0_k7_1x' (87#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_1x.v:51]
INFO: [Synth 8-638] synthesizing module 'cfg_fabric_srio_gen2_0' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v:61]
INFO: [Synth 8-256] done synthesizing module 'cfg_fabric_srio_gen2_0' (88#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v:61]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_block' (89#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v:53]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_srio_clk' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v:4]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (90#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (91#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (92#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_srio_clk' (93#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v:4]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_srio_rst' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v:50]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_srio_rst' (94#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v:50]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_k7_v7_gtxe2_common' [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v:57]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (95#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_k7_v7_gtxe2_common' (96#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v:57]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_support' (97#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v:52]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0' (98#1) [d:/project/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 630.559 ; gain = 420.648
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 630.559 ; gain = 420.648
INFO: [Device 21-403] Loading part xc7k325tffg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 882.520 ; gain = 1.973
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 882.520 ; gain = 672.609
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 882.520 ; gain = 672.609
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 882.520 ; gain = 672.609
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 882.520 ; gain = 672.609
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 888.730 ; gain = 678.820
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 962.227 ; gain = 752.316
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 985.082 ; gain = 775.172
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 1045.156 ; gain = 835.246
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 1045.156 ; gain = 835.246

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     6|
|2     |CARRY4        |    90|
|3     |GTXE2_CHANNEL |     1|
|4     |GTXE2_COMMON  |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |   268|
|7     |LUT2          |   556|
|8     |LUT3          |   761|
|9     |LUT4          |  1088|
|10    |LUT5          |  1426|
|11    |LUT6          |  2773|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |    14|
|14    |RAM32M        |    17|
|15    |RAM32X1D      |     4|
|16    |RAMB36E1      |     4|
|17    |RAMB36E1_1    |     4|
|18    |SRL16E        |     1|
|19    |SRLC32E       |     7|
|20    |FD            |    90|
|21    |FDCE          |   290|
|22    |FDPE          |   127|
|23    |FDRE          |  6353|
|24    |FDSE          |   288|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 1045.156 ; gain = 835.246
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1045.156 ; gain = 711.629
