# Reading pref.tcl
# do SistemaDeIrrigacao_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Dev/Verilog/SistemadeIrrigacao {D:/Dev/Verilog/SistemadeIrrigacao/d_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Jun 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dev/Verilog/SistemadeIrrigacao" D:/Dev/Verilog/SistemadeIrrigacao/d_flip_flop.v 
# -- Compiling module d_flip_flop
# 
# Top level modules:
# 	d_flip_flop
# End time: 19:42:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Dev/Verilog/SistemadeIrrigacao {D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:46 on Jun 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Dev/Verilog/SistemadeIrrigacao" D:/Dev/Verilog/SistemadeIrrigacao/reversible_master_slave_d_flip_flop.v 
# -- Compiling module reversible_master_slave_d_flip_flop
# 
# Top level modules:
# 	reversible_master_slave_d_flip_flop
# End time: 19:42:46 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
