(pcb E:\msx\26_to_26_pin_adapter_combined\26_to_26_pin_adapter.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  131000 -61023.5  128843 -61023.5  128843 -66000  95193 -66000
            95193 -52000  131000 -52000  131000 -61023.5)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_1500:800_um" "Via[0-1]_1000:500_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector:26pin_ffc_1mm
      (place J2 124142 -52895.5 front 180 (PN Conn_01x26_Female))
    )
    (component Connector:fdd_26_pin_insert_both_sides
      (place J1 96393 -64389 front 0 (PN Conn_01x26_Female))
    )
  )
  (library
    (image Connector:26pin_ffc_1mm
      (outline (path signal 120  -38.1 1470.66  -38.1 200.66))
      (outline (path signal 120  995.68 1447.8  995.68 177.8))
      (outline (path signal 120  2075.18 1457.96  2075.18 187.96))
      (outline (path signal 120  4218.94 1442.72  2948.94 1442.72))
      (outline (path signal 120  3037.84 187.96  3037.84 1457.96))
      (outline (path signal 120  5488.94 172.72  4218.94 172.72))
      (outline (path signal 120  4013.2 1470.66  4013.2 200.66))
      (outline (path signal 120  6758.94 1442.72  5488.94 1442.72))
      (outline (path signal 120  5021.58 175.26  5021.58 1445.26))
      (outline (path signal 120  8028.94 172.72  6758.94 172.72))
      (outline (path signal 120  6019.8 1445.26  6019.8 175.26))
      (outline (path signal 120  9298.94 1442.72  8028.94 1442.72))
      (outline (path signal 120  7028.18 175.26  7028.18 1445.26))
      (outline (path signal 120  10568.9 172.72  9298.94 172.72))
      (outline (path signal 120  8018.78 1445.26  8018.78 175.26))
      (outline (path signal 120  11838.9 1442.72  10568.9 1442.72))
      (outline (path signal 120  8968.74 187.96  8968.74 1457.96))
      (outline (path signal 120  13108.9 172.72  11838.9 172.72))
      (outline (path signal 120  10010.1 1435.1  10010.1 165.1))
      (outline (path signal 120  14378.9 1442.72  13108.9 1442.72))
      (outline (path signal 120  11041.4 175.26  11041.4 1445.26))
      (outline (path signal 120  15648.9 172.72  14378.9 172.72))
      (outline (path signal 120  12004 1445.26  12004 175.26))
      (outline (path signal 120  16918.9 1442.72  15648.9 1442.72))
      (outline (path signal 120  13027.7 170.18  13027.7 1440.18))
      (outline (path signal 120  18188.9 172.72  16918.9 172.72))
      (outline (path signal 120  14013.2 1445.26  14013.2 175.26))
      (outline (path signal 120  19458.9 1442.72  18188.9 1442.72))
      (outline (path signal 120  15013.9 180.34  15013.9 1450.34))
      (outline (path signal 120  20728.9 172.72  19458.9 172.72))
      (outline (path signal 120  15996.9 1445.26  15996.9 175.26))
      (outline (path signal 120  21998.9 1442.72  20728.9 1442.72))
      (outline (path signal 120  17045.9 170.18  17045.9 1440.18))
      (outline (path signal 120  23268.9 172.72  21998.9 172.72))
      (outline (path signal 120  17990.8 1445.26  17990.8 175.26))
      (outline (path signal 120  24538.9 1442.72  23268.9 1442.72))
      (outline (path signal 120  18981.4 175.26  18981.4 1445.26))
      (outline (path signal 120  25808.9 172.72  24538.9 172.72))
      (outline (path signal 120  19954.2 1450.34  19954.2 180.34))
      (outline (path signal 120  21003.3 180.34  21003.3 1450.34))
      (outline (path signal 120  21998.9 1442.72  21998.9 172.72))
      (outline (path signal 120  23014.9 172.72  23014.9 1442.72))
      (outline (path signal 120  24081.7 1442.72  24081.7 172.72))
      (outline (path signal 120  25064.7 162.56  25064.7 1432.56))
      (outline (path signal 120  -2000 1442.72  26000 1442.72))
      (outline (path signal 120  26000 6562.72  26000 172.72))
      (outline (path signal 120  -2000 6562.72  -2000 172.72))
      (outline (path signal 120  26000 172.72  -2000 172.72))
      (outline (path signal 120  -2000 6562.72  26000 6562.72))
      (pin Round[A]Pad_1300_um 25 1000 4713)
      (pin Round[A]Pad_1300_um 26 0 2712.72)
      (pin Round[A]Pad_1300_um 24 2000 2712.72)
      (pin Round[A]Pad_1300_um 1 25000 4713)
      (pin Round[A]Pad_1300_um 2 24000 2712.72)
      (pin Round[A]Pad_1300_um 3 23000 4713)
      (pin Round[A]Pad_1300_um 4 22000 2712.72)
      (pin Round[A]Pad_1300_um 5 21000 4713)
      (pin Round[A]Pad_1300_um 6 20000 2712.72)
      (pin Round[A]Pad_1300_um 7 19000 4713)
      (pin Round[A]Pad_1300_um 8 18000 2712.72)
      (pin Round[A]Pad_1300_um 9 17000 4713)
      (pin Round[A]Pad_1300_um 10 16000 2712.72)
      (pin Round[A]Pad_1300_um 11 15000 4713)
      (pin Round[A]Pad_1300_um 12 14000 2712.72)
      (pin Round[A]Pad_1300_um 13 13000 4713)
      (pin Round[A]Pad_1300_um 14 12000 2712.72)
      (pin Round[A]Pad_1300_um 15 11000 4713)
      (pin Round[A]Pad_1300_um 16 10000 2712.72)
      (pin Round[A]Pad_1300_um 17 9000 4713)
      (pin Round[A]Pad_1300_um 18 8000 2712.72)
      (pin Round[A]Pad_1300_um 19 7000 4713)
      (pin Round[A]Pad_1300_um 20 6000 2712.72)
      (pin Round[A]Pad_1300_um 21 5000 4713)
      (pin Round[A]Pad_1300_um 22 4000 2712.72)
      (pin Round[A]Pad_1300_um 23 3000 4713)
    )
    (image Connector:fdd_26_pin_insert_both_sides
      (pin Round[A]Pad_900_um 26 31250 1250)
      (pin Round[A]Pad_900_um 25 30000 1250)
      (pin Round[A]Pad_900_um 24 28750 1250)
      (pin Round[A]Pad_900_um 23 27500 1250)
      (pin Round[A]Pad_900_um 22 26250 1250)
      (pin Round[A]Pad_900_um 21 25000 1250)
      (pin Round[A]Pad_900_um 20 23750 1250)
      (pin Round[A]Pad_900_um 19 22500 1250)
      (pin Round[A]Pad_900_um 18 21250 1250)
      (pin Round[A]Pad_900_um 17 20000 1250)
      (pin Round[A]Pad_900_um 16 18750 1250)
      (pin Round[A]Pad_900_um (rotate 90) 15 17500 1250)
      (pin Round[A]Pad_900_um 14 16250 1250)
      (pin Round[A]Pad_900_um 13 15000 1250)
      (pin Round[A]Pad_900_um 12 13750 1250)
      (pin Round[A]Pad_900_um 11 12500 1250)
      (pin Round[A]Pad_900_um 10 11254.7 1250)
      (pin Round[A]Pad_900_um 9 10000 1250)
      (pin Round[A]Pad_900_um 8 8750 1254.76)
      (pin Round[A]Pad_900_um 7 7500 1250)
      (pin Round[A]Pad_900_um 6 6250 1250)
      (pin Round[A]Pad_900_um 5 5000 1250)
      (pin Round[A]Pad_900_um 4 3750 1250)
      (pin Round[A]Pad_900_um 3 2500 1250)
      (pin Round[A]Pad_900_um (rotate 90) 2 1250 1250)
      (pin Round[A]Pad_900_um 1 0 1250)
      (pin Rect[T]Pad_750x3000_um 26@1 31250 127)
      (pin Rect[T]Pad_750x3000_um 25@1 30000 127)
      (pin Rect[T]Pad_750x3000_um 24@1 28750 127)
      (pin Rect[T]Pad_750x3000_um 23@1 27500 127)
      (pin Rect[T]Pad_750x3000_um 22@1 26250 127)
      (pin Rect[T]Pad_750x3000_um 21@1 25000 127)
      (pin Rect[T]Pad_750x3000_um 20@1 23750 127)
      (pin Rect[T]Pad_750x3000_um 19@1 22500 127)
      (pin Rect[T]Pad_750x3000_um 18@1 21250 127)
      (pin Rect[T]Pad_750x3000_um 17@1 20000 127)
      (pin Rect[T]Pad_750x3000_um 16@1 18750 127)
      (pin Rect[T]Pad_750x3000_um 15@1 17500 127)
      (pin Rect[T]Pad_750x3000_um 14@1 16250 127)
      (pin Rect[T]Pad_750x3000_um 13@1 15000 127)
      (pin Rect[T]Pad_750x3000_um 12@1 13750 127)
      (pin Rect[T]Pad_750x3000_um 11@1 12500 127)
      (pin Rect[T]Pad_750x3000_um 10@1 11250 127)
      (pin Rect[T]Pad_750x3000_um 9@1 10000 127)
      (pin Rect[T]Pad_750x3000_um 8@1 8750 127)
      (pin Rect[T]Pad_750x3000_um 7@1 7500 127)
      (pin Rect[T]Pad_750x3000_um 6@1 6250 127)
      (pin Rect[T]Pad_750x3000_um 5@1 5000 127)
      (pin Rect[T]Pad_750x3000_um 4@1 3750 127)
      (pin Rect[T]Pad_750x3000_um 3@1 2500 127)
      (pin Rect[T]Pad_750x3000_um 2@1 1250 127)
      (pin Rect[T]Pad_750x3000_um 1@1 0 127)
      (pin Rect[B]Pad_750x3000_um 1@2 0 127)
      (pin Rect[B]Pad_750x3000_um 2@2 1250 127)
      (pin Rect[B]Pad_750x3000_um 3@2 2500 127)
      (pin Rect[B]Pad_750x3000_um 4@2 3750 127)
      (pin Rect[B]Pad_750x3000_um 5@2 5000 127)
      (pin Rect[B]Pad_750x3000_um 6@2 6250 127)
      (pin Rect[B]Pad_750x3000_um 7@2 7500 127)
      (pin Rect[B]Pad_750x3000_um 8@2 8750 127)
      (pin Rect[B]Pad_750x3000_um 9@2 10000 127)
      (pin Rect[B]Pad_750x3000_um 10@2 11250 127)
      (pin Rect[B]Pad_750x3000_um 11@2 12500 127)
      (pin Rect[B]Pad_750x3000_um 12@2 13750 127)
      (pin Rect[B]Pad_750x3000_um 13@2 15000 127)
      (pin Rect[B]Pad_750x3000_um 14@2 16250 127)
      (pin Rect[B]Pad_750x3000_um 15@2 17500 127)
      (pin Rect[B]Pad_750x3000_um 16@2 18750 127)
      (pin Rect[B]Pad_750x3000_um 17@2 20000 127)
      (pin Rect[B]Pad_750x3000_um 18@2 21250 127)
      (pin Rect[B]Pad_750x3000_um 19@2 22500 127)
      (pin Rect[B]Pad_750x3000_um 20@2 23750 127)
      (pin Rect[B]Pad_750x3000_um 21@2 25000 127)
      (pin Rect[B]Pad_750x3000_um 22@2 26250 127)
      (pin Rect[B]Pad_750x3000_um 23@2 27500 127)
      (pin Rect[B]Pad_750x3000_um 24@2 28750 127)
      (pin Rect[B]Pad_750x3000_um 25@2 30000 127)
      (pin Rect[B]Pad_750x3000_um 26@2 31250 127)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_900_um
      (shape (circle F.Cu 900))
      (shape (circle B.Cu 900))
      (attach off)
    )
    (padstack Rect[B]Pad_750x3000_um
      (shape (rect B.Cu -375 -1500 375 1500))
      (attach off)
    )
    (padstack Rect[T]Pad_750x3000_um
      (shape (rect F.Cu -375 -1500 375 1500))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1500:800_um"
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack "Via[0-1]_1000:500_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad26)"
      (pins J2-26 J1-26 J1-26@1 J1-26@2)
    )
    (net "Net-(J1-Pad24)"
      (pins J2-24 J1-24 J1-24@1 J1-24@2)
    )
    (net "Net-(J1-Pad2)"
      (pins J2-2 J1-2 J1-2@1 J1-2@2)
    )
    (net "Net-(J1-Pad4)"
      (pins J2-4 J1-4 J1-4@1 J1-4@2)
    )
    (net "Net-(J1-Pad6)"
      (pins J2-6 J1-6 J1-6@1 J1-6@2)
    )
    (net "Net-(J1-Pad7)"
      (pins J2-7 J1-7 J1-7@1 J1-7@2)
    )
    (net "Net-(J1-Pad8)"
      (pins J2-8 J1-8 J1-8@1 J1-8@2)
    )
    (net "Net-(J1-Pad9)"
      (pins J2-9 J1-9 J1-9@1 J1-9@2)
    )
    (net "Net-(J1-Pad10)"
      (pins J2-10 J1-10 J1-10@1 J1-10@2)
    )
    (net "Net-(J1-Pad11)"
      (pins J2-11 J1-11 J1-11@1 J1-11@2)
    )
    (net "Net-(J1-Pad12)"
      (pins J2-12 J1-12 J1-12@1 J1-12@2)
    )
    (net "Net-(J1-Pad13)"
      (pins J2-13 J1-13 J1-13@1 J1-13@2)
    )
    (net "Net-(J1-Pad14)"
      (pins J2-14 J1-14 J1-14@1 J1-14@2)
    )
    (net "Net-(J1-Pad16)"
      (pins J2-16 J1-16 J1-16@1 J1-16@2)
    )
    (net "Net-(J1-Pad18)"
      (pins J2-18 J1-18 J1-18@1 J1-18@2)
    )
    (net "Net-(J1-Pad20)"
      (pins J2-20 J1-20 J1-20@1 J1-20@2)
    )
    (net "Net-(J1-Pad22)"
      (pins J2-22 J1-22 J1-22@1 J1-22@2)
    )
    (net GND
      (pins J2-25 J2-15 J2-17 J2-19 J2-21 J2-23 J1-25 J1-23 J1-21 J1-19 J1-17 J1-15
        J1-25@1 J1-23@1 J1-21@1 J1-19@1 J1-17@1 J1-15@1 J1-15@2 J1-17@2 J1-19@2 J1-21@2
        J1-23@2 J1-25@2)
    )
    (net VCC
      (pins J2-1 J2-3 J2-5 J1-5 J1-3 J1-1 J1-5@1 J1-3@1 J1-1@1 J1-1@2 J1-3@2 J1-5@2)
    )
    (class kicad_default "" "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad12)"
      "Net-(J1-Pad13)" "Net-(J1-Pad14)" "Net-(J1-Pad16)" "Net-(J1-Pad18)"
      "Net-(J1-Pad2)" "Net-(J1-Pad20)" "Net-(J1-Pad22)" "Net-(J1-Pad24)" "Net-(J1-Pad26)"
      "Net-(J1-Pad4)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class power GND
      (circuit
        (use_via Via[0-1]_1500:800_um)
      )
      (rule
        (width 750)
        (clearance 300.1)
      )
    )
    (class power2 VCC
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 500)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
