
batteryV3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000560c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000efc  0800571c  0800571c  0001571c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006618  08006618  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006618  08006618  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006618  08006618  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006618  08006618  00016618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800661c  0800661c  0001661c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee8  20000010  08006630  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ef8  08006630  00020ef8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fcc  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003168  00000000  00000000  00038005  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e90  00000000  00000000  0003b170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d40  00000000  00000000  0003c000  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016904  00000000  00000000  0003cd40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d6d4  00000000  00000000  00053644  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076259  00000000  00000000  00060d18  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d6f71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a60  00000000  00000000  000d6fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08005704 	.word	0x08005704

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08005704 	.word	0x08005704

08000150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	4b08      	ldr	r3, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	4a07      	ldr	r2, [pc, #28]	; (8000178 <HAL_Init+0x28>)
 800015a:	f043 0310 	orr.w	r3, r3, #16
 800015e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000160:	2003      	movs	r0, #3
 8000162:	f000 f91f 	bl	80003a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000166:	200f      	movs	r0, #15
 8000168:	f000 f808 	bl	800017c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800016c:	f005 f89e 	bl	80052ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000170:	2300      	movs	r3, #0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40022000 	.word	0x40022000

0800017c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x54>)
 8000186:	681a      	ldr	r2, [r3, #0]
 8000188:	4b12      	ldr	r3, [pc, #72]	; (80001d4 <HAL_InitTick+0x58>)
 800018a:	781b      	ldrb	r3, [r3, #0]
 800018c:	4619      	mov	r1, r3
 800018e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000192:	fbb3 f3f1 	udiv	r3, r3, r1
 8000196:	fbb2 f3f3 	udiv	r3, r2, r3
 800019a:	4618      	mov	r0, r3
 800019c:	f000 f937 	bl	800040e <HAL_SYSTICK_Config>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d001      	beq.n	80001aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e00e      	b.n	80001c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	2b0f      	cmp	r3, #15
 80001ae:	d80a      	bhi.n	80001c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001b0:	2200      	movs	r2, #0
 80001b2:	6879      	ldr	r1, [r7, #4]
 80001b4:	f04f 30ff 	mov.w	r0, #4294967295
 80001b8:	f000 f8ff 	bl	80003ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001bc:	4a06      	ldr	r2, [pc, #24]	; (80001d8 <HAL_InitTick+0x5c>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001c2:	2300      	movs	r3, #0
 80001c4:	e000      	b.n	80001c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c6:	2301      	movs	r3, #1
}
 80001c8:	4618      	mov	r0, r3
 80001ca:	3708      	adds	r7, #8
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bd80      	pop	{r7, pc}
 80001d0:	2000000c 	.word	0x2000000c
 80001d4:	20000004 	.word	0x20000004
 80001d8:	20000000 	.word	0x20000000

080001dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x1c>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	461a      	mov	r2, r3
 80001e6:	4b05      	ldr	r3, [pc, #20]	; (80001fc <HAL_IncTick+0x20>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4413      	add	r3, r2
 80001ec:	4a03      	ldr	r2, [pc, #12]	; (80001fc <HAL_IncTick+0x20>)
 80001ee:	6013      	str	r3, [r2, #0]
}
 80001f0:	bf00      	nop
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	20000004 	.word	0x20000004
 80001fc:	20000d78 	.word	0x20000d78

08000200 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
  return uwTick;
 8000204:	4b02      	ldr	r3, [pc, #8]	; (8000210 <HAL_GetTick+0x10>)
 8000206:	681b      	ldr	r3, [r3, #0]
}
 8000208:	4618      	mov	r0, r3
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr
 8000210:	20000d78 	.word	0x20000d78

08000214 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000214:	b480      	push	{r7}
 8000216:	b085      	sub	sp, #20
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f003 0307 	and.w	r3, r3, #7
 8000222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <NVIC_SetPriorityGrouping+0x44>)
 8000226:	68db      	ldr	r3, [r3, #12]
 8000228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800022a:	68ba      	ldr	r2, [r7, #8]
 800022c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000230:	4013      	ands	r3, r2
 8000232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800023c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000246:	4a04      	ldr	r2, [pc, #16]	; (8000258 <NVIC_SetPriorityGrouping+0x44>)
 8000248:	68bb      	ldr	r3, [r7, #8]
 800024a:	60d3      	str	r3, [r2, #12]
}
 800024c:	bf00      	nop
 800024e:	3714      	adds	r7, #20
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	e000ed00 	.word	0xe000ed00

0800025c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000260:	4b04      	ldr	r3, [pc, #16]	; (8000274 <NVIC_GetPriorityGrouping+0x18>)
 8000262:	68db      	ldr	r3, [r3, #12]
 8000264:	0a1b      	lsrs	r3, r3, #8
 8000266:	f003 0307 	and.w	r3, r3, #7
}
 800026a:	4618      	mov	r0, r3
 800026c:	46bd      	mov	sp, r7
 800026e:	bc80      	pop	{r7}
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	e000ed00 	.word	0xe000ed00

08000278 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	f003 021f 	and.w	r2, r3, #31
 8000288:	4906      	ldr	r1, [pc, #24]	; (80002a4 <NVIC_EnableIRQ+0x2c>)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	095b      	lsrs	r3, r3, #5
 8000290:	2001      	movs	r0, #1
 8000292:	fa00 f202 	lsl.w	r2, r0, r2
 8000296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800029a:	bf00      	nop
 800029c:	370c      	adds	r7, #12
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr
 80002a4:	e000e100 	.word	0xe000e100

080002a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	6039      	str	r1, [r7, #0]
 80002b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da0b      	bge.n	80002d4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	b2da      	uxtb	r2, r3
 80002c0:	490c      	ldr	r1, [pc, #48]	; (80002f4 <NVIC_SetPriority+0x4c>)
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	f003 030f 	and.w	r3, r3, #15
 80002c8:	3b04      	subs	r3, #4
 80002ca:	0112      	lsls	r2, r2, #4
 80002cc:	b2d2      	uxtb	r2, r2
 80002ce:	440b      	add	r3, r1
 80002d0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002d2:	e009      	b.n	80002e8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d4:	683b      	ldr	r3, [r7, #0]
 80002d6:	b2da      	uxtb	r2, r3
 80002d8:	4907      	ldr	r1, [pc, #28]	; (80002f8 <NVIC_SetPriority+0x50>)
 80002da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002de:	0112      	lsls	r2, r2, #4
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	440b      	add	r3, r1
 80002e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002e8:	bf00      	nop
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	e000ed00 	.word	0xe000ed00
 80002f8:	e000e100 	.word	0xe000e100

080002fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b089      	sub	sp, #36	; 0x24
 8000300:	af00      	add	r7, sp, #0
 8000302:	60f8      	str	r0, [r7, #12]
 8000304:	60b9      	str	r1, [r7, #8]
 8000306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	f003 0307 	and.w	r3, r3, #7
 800030e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000310:	69fb      	ldr	r3, [r7, #28]
 8000312:	f1c3 0307 	rsb	r3, r3, #7
 8000316:	2b04      	cmp	r3, #4
 8000318:	bf28      	it	cs
 800031a:	2304      	movcs	r3, #4
 800031c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800031e:	69fb      	ldr	r3, [r7, #28]
 8000320:	3304      	adds	r3, #4
 8000322:	2b06      	cmp	r3, #6
 8000324:	d902      	bls.n	800032c <NVIC_EncodePriority+0x30>
 8000326:	69fb      	ldr	r3, [r7, #28]
 8000328:	3b03      	subs	r3, #3
 800032a:	e000      	b.n	800032e <NVIC_EncodePriority+0x32>
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	f04f 32ff 	mov.w	r2, #4294967295
 8000334:	69bb      	ldr	r3, [r7, #24]
 8000336:	fa02 f303 	lsl.w	r3, r2, r3
 800033a:	43da      	mvns	r2, r3
 800033c:	68bb      	ldr	r3, [r7, #8]
 800033e:	401a      	ands	r2, r3
 8000340:	697b      	ldr	r3, [r7, #20]
 8000342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000344:	f04f 31ff 	mov.w	r1, #4294967295
 8000348:	697b      	ldr	r3, [r7, #20]
 800034a:	fa01 f303 	lsl.w	r3, r1, r3
 800034e:	43d9      	mvns	r1, r3
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000354:	4313      	orrs	r3, r2
         );
}
 8000356:	4618      	mov	r0, r3
 8000358:	3724      	adds	r7, #36	; 0x24
 800035a:	46bd      	mov	sp, r7
 800035c:	bc80      	pop	{r7}
 800035e:	4770      	bx	lr

08000360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	3b01      	subs	r3, #1
 800036c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000370:	d301      	bcc.n	8000376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000372:	2301      	movs	r3, #1
 8000374:	e00f      	b.n	8000396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000376:	4a0a      	ldr	r2, [pc, #40]	; (80003a0 <SysTick_Config+0x40>)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	3b01      	subs	r3, #1
 800037c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800037e:	210f      	movs	r1, #15
 8000380:	f04f 30ff 	mov.w	r0, #4294967295
 8000384:	f7ff ff90 	bl	80002a8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000388:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <SysTick_Config+0x40>)
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800038e:	4b04      	ldr	r3, [pc, #16]	; (80003a0 <SysTick_Config+0x40>)
 8000390:	2207      	movs	r2, #7
 8000392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000394:	2300      	movs	r3, #0
}
 8000396:	4618      	mov	r0, r3
 8000398:	3708      	adds	r7, #8
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	e000e010 	.word	0xe000e010

080003a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003ac:	6878      	ldr	r0, [r7, #4]
 80003ae:	f7ff ff31 	bl	8000214 <NVIC_SetPriorityGrouping>
}
 80003b2:	bf00      	nop
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b086      	sub	sp, #24
 80003be:	af00      	add	r7, sp, #0
 80003c0:	4603      	mov	r3, r0
 80003c2:	60b9      	str	r1, [r7, #8]
 80003c4:	607a      	str	r2, [r7, #4]
 80003c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003c8:	2300      	movs	r3, #0
 80003ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003cc:	f7ff ff46 	bl	800025c <NVIC_GetPriorityGrouping>
 80003d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003d2:	687a      	ldr	r2, [r7, #4]
 80003d4:	68b9      	ldr	r1, [r7, #8]
 80003d6:	6978      	ldr	r0, [r7, #20]
 80003d8:	f7ff ff90 	bl	80002fc <NVIC_EncodePriority>
 80003dc:	4602      	mov	r2, r0
 80003de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003e2:	4611      	mov	r1, r2
 80003e4:	4618      	mov	r0, r3
 80003e6:	f7ff ff5f 	bl	80002a8 <NVIC_SetPriority>
}
 80003ea:	bf00      	nop
 80003ec:	3718      	adds	r7, #24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	b082      	sub	sp, #8
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	4603      	mov	r3, r0
 80003fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000400:	4618      	mov	r0, r3
 8000402:	f7ff ff39 	bl	8000278 <NVIC_EnableIRQ>
}
 8000406:	bf00      	nop
 8000408:	3708      	adds	r7, #8
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}

0800040e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	b082      	sub	sp, #8
 8000412:	af00      	add	r7, sp, #0
 8000414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f7ff ffa2 	bl	8000360 <SysTick_Config>
 800041c:	4603      	mov	r3, r0
}
 800041e:	4618      	mov	r0, r3
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000428:	b480      	push	{r7}
 800042a:	b085      	sub	sp, #20
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000430:	2300      	movs	r3, #0
 8000432:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d101      	bne.n	800043e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800043a:	2301      	movs	r3, #1
 800043c:	e043      	b.n	80004c6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	461a      	mov	r2, r3
 8000444:	4b22      	ldr	r3, [pc, #136]	; (80004d0 <HAL_DMA_Init+0xa8>)
 8000446:	4413      	add	r3, r2
 8000448:	4a22      	ldr	r2, [pc, #136]	; (80004d4 <HAL_DMA_Init+0xac>)
 800044a:	fba2 2303 	umull	r2, r3, r2, r3
 800044e:	091b      	lsrs	r3, r3, #4
 8000450:	009a      	lsls	r2, r3, #2
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a1f      	ldr	r2, [pc, #124]	; (80004d8 <HAL_DMA_Init+0xb0>)
 800045a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2202      	movs	r2, #2
 8000460:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000472:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000476:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	68db      	ldr	r3, [r3, #12]
 8000486:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800048c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	69db      	ldr	r3, [r3, #28]
 800049e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80004a0:	68fa      	ldr	r2, [r7, #12]
 80004a2:	4313      	orrs	r3, r2
 80004a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	68fa      	ldr	r2, [r7, #12]
 80004ac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2200      	movs	r2, #0
 80004b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	2201      	movs	r2, #1
 80004b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	2200      	movs	r2, #0
 80004c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80004c4:	2300      	movs	r3, #0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3714      	adds	r7, #20
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr
 80004d0:	bffdfff8 	.word	0xbffdfff8
 80004d4:	cccccccd 	.word	0xcccccccd
 80004d8:	40020000 	.word	0x40020000

080004dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80004ee:	2b02      	cmp	r3, #2
 80004f0:	d005      	beq.n	80004fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2204      	movs	r2, #4
 80004f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80004f8:	2301      	movs	r3, #1
 80004fa:	73fb      	strb	r3, [r7, #15]
 80004fc:	e051      	b.n	80005a2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f022 020e 	bic.w	r2, r2, #14
 800050c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	681a      	ldr	r2, [r3, #0]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f022 0201 	bic.w	r2, r2, #1
 800051c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a22      	ldr	r2, [pc, #136]	; (80005ac <HAL_DMA_Abort_IT+0xd0>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d029      	beq.n	800057c <HAL_DMA_Abort_IT+0xa0>
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a20      	ldr	r2, [pc, #128]	; (80005b0 <HAL_DMA_Abort_IT+0xd4>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d022      	beq.n	8000578 <HAL_DMA_Abort_IT+0x9c>
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a1f      	ldr	r2, [pc, #124]	; (80005b4 <HAL_DMA_Abort_IT+0xd8>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d01a      	beq.n	8000572 <HAL_DMA_Abort_IT+0x96>
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a1d      	ldr	r2, [pc, #116]	; (80005b8 <HAL_DMA_Abort_IT+0xdc>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d012      	beq.n	800056c <HAL_DMA_Abort_IT+0x90>
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a1c      	ldr	r2, [pc, #112]	; (80005bc <HAL_DMA_Abort_IT+0xe0>)
 800054c:	4293      	cmp	r3, r2
 800054e:	d00a      	beq.n	8000566 <HAL_DMA_Abort_IT+0x8a>
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a1a      	ldr	r2, [pc, #104]	; (80005c0 <HAL_DMA_Abort_IT+0xe4>)
 8000556:	4293      	cmp	r3, r2
 8000558:	d102      	bne.n	8000560 <HAL_DMA_Abort_IT+0x84>
 800055a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800055e:	e00e      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 8000560:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000564:	e00b      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 8000566:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800056a:	e008      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 800056c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000570:	e005      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 8000572:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000576:	e002      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 8000578:	2310      	movs	r3, #16
 800057a:	e000      	b.n	800057e <HAL_DMA_Abort_IT+0xa2>
 800057c:	2301      	movs	r3, #1
 800057e:	4a11      	ldr	r2, [pc, #68]	; (80005c4 <HAL_DMA_Abort_IT+0xe8>)
 8000580:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2201      	movs	r2, #1
 8000586:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2200      	movs	r2, #0
 800058e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000596:	2b00      	cmp	r3, #0
 8000598:	d003      	beq.n	80005a2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800059e:	6878      	ldr	r0, [r7, #4]
 80005a0:	4798      	blx	r3
    } 
  }
  return status;
 80005a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	3710      	adds	r7, #16
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40020008 	.word	0x40020008
 80005b0:	4002001c 	.word	0x4002001c
 80005b4:	40020030 	.word	0x40020030
 80005b8:	40020044 	.word	0x40020044
 80005bc:	40020058 	.word	0x40020058
 80005c0:	4002006c 	.word	0x4002006c
 80005c4:	40020000 	.word	0x40020000

080005c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	2204      	movs	r2, #4
 80005e6:	409a      	lsls	r2, r3
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4013      	ands	r3, r2
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d04f      	beq.n	8000690 <HAL_DMA_IRQHandler+0xc8>
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	f003 0304 	and.w	r3, r3, #4
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d04a      	beq.n	8000690 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 0320 	and.w	r3, r3, #32
 8000604:	2b00      	cmp	r3, #0
 8000606:	d107      	bne.n	8000618 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f022 0204 	bic.w	r2, r2, #4
 8000616:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a66      	ldr	r2, [pc, #408]	; (80007b8 <HAL_DMA_IRQHandler+0x1f0>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d029      	beq.n	8000676 <HAL_DMA_IRQHandler+0xae>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a65      	ldr	r2, [pc, #404]	; (80007bc <HAL_DMA_IRQHandler+0x1f4>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d022      	beq.n	8000672 <HAL_DMA_IRQHandler+0xaa>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a63      	ldr	r2, [pc, #396]	; (80007c0 <HAL_DMA_IRQHandler+0x1f8>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d01a      	beq.n	800066c <HAL_DMA_IRQHandler+0xa4>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a62      	ldr	r2, [pc, #392]	; (80007c4 <HAL_DMA_IRQHandler+0x1fc>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d012      	beq.n	8000666 <HAL_DMA_IRQHandler+0x9e>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a60      	ldr	r2, [pc, #384]	; (80007c8 <HAL_DMA_IRQHandler+0x200>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d00a      	beq.n	8000660 <HAL_DMA_IRQHandler+0x98>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a5f      	ldr	r2, [pc, #380]	; (80007cc <HAL_DMA_IRQHandler+0x204>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d102      	bne.n	800065a <HAL_DMA_IRQHandler+0x92>
 8000654:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000658:	e00e      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 800065a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800065e:	e00b      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 8000660:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000664:	e008      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 8000666:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800066a:	e005      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 800066c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000670:	e002      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 8000672:	2340      	movs	r3, #64	; 0x40
 8000674:	e000      	b.n	8000678 <HAL_DMA_IRQHandler+0xb0>
 8000676:	2304      	movs	r3, #4
 8000678:	4a55      	ldr	r2, [pc, #340]	; (80007d0 <HAL_DMA_IRQHandler+0x208>)
 800067a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000680:	2b00      	cmp	r3, #0
 8000682:	f000 8094 	beq.w	80007ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800068e:	e08e      	b.n	80007ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	2202      	movs	r2, #2
 8000696:	409a      	lsls	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	4013      	ands	r3, r2
 800069c:	2b00      	cmp	r3, #0
 800069e:	d056      	beq.n	800074e <HAL_DMA_IRQHandler+0x186>
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	f003 0302 	and.w	r3, r3, #2
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d051      	beq.n	800074e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f003 0320 	and.w	r3, r3, #32
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d10b      	bne.n	80006d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	681a      	ldr	r2, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f022 020a 	bic.w	r2, r2, #10
 80006c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2201      	movs	r2, #1
 80006cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a38      	ldr	r2, [pc, #224]	; (80007b8 <HAL_DMA_IRQHandler+0x1f0>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d029      	beq.n	800072e <HAL_DMA_IRQHandler+0x166>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a37      	ldr	r2, [pc, #220]	; (80007bc <HAL_DMA_IRQHandler+0x1f4>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d022      	beq.n	800072a <HAL_DMA_IRQHandler+0x162>
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a35      	ldr	r2, [pc, #212]	; (80007c0 <HAL_DMA_IRQHandler+0x1f8>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d01a      	beq.n	8000724 <HAL_DMA_IRQHandler+0x15c>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a34      	ldr	r2, [pc, #208]	; (80007c4 <HAL_DMA_IRQHandler+0x1fc>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d012      	beq.n	800071e <HAL_DMA_IRQHandler+0x156>
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a32      	ldr	r2, [pc, #200]	; (80007c8 <HAL_DMA_IRQHandler+0x200>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d00a      	beq.n	8000718 <HAL_DMA_IRQHandler+0x150>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4a31      	ldr	r2, [pc, #196]	; (80007cc <HAL_DMA_IRQHandler+0x204>)
 8000708:	4293      	cmp	r3, r2
 800070a:	d102      	bne.n	8000712 <HAL_DMA_IRQHandler+0x14a>
 800070c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000710:	e00e      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 8000712:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000716:	e00b      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 8000718:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800071c:	e008      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 800071e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000722:	e005      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 8000724:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000728:	e002      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 800072a:	2320      	movs	r3, #32
 800072c:	e000      	b.n	8000730 <HAL_DMA_IRQHandler+0x168>
 800072e:	2302      	movs	r3, #2
 8000730:	4a27      	ldr	r2, [pc, #156]	; (80007d0 <HAL_DMA_IRQHandler+0x208>)
 8000732:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2200      	movs	r2, #0
 8000738:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000740:	2b00      	cmp	r3, #0
 8000742:	d034      	beq.n	80007ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800074c:	e02f      	b.n	80007ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000752:	2208      	movs	r2, #8
 8000754:	409a      	lsls	r2, r3
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4013      	ands	r3, r2
 800075a:	2b00      	cmp	r3, #0
 800075c:	d028      	beq.n	80007b0 <HAL_DMA_IRQHandler+0x1e8>
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	f003 0308 	and.w	r3, r3, #8
 8000764:	2b00      	cmp	r3, #0
 8000766:	d023      	beq.n	80007b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f022 020e 	bic.w	r2, r2, #14
 8000776:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000780:	2101      	movs	r1, #1
 8000782:	fa01 f202 	lsl.w	r2, r1, r2
 8000786:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2201      	movs	r2, #1
 800078c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2200      	movs	r2, #0
 800079a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d004      	beq.n	80007b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	4798      	blx	r3
    }
  }
  return;
 80007ae:	bf00      	nop
 80007b0:	bf00      	nop
}
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40020008 	.word	0x40020008
 80007bc:	4002001c 	.word	0x4002001c
 80007c0:	40020030 	.word	0x40020030
 80007c4:	40020044 	.word	0x40020044
 80007c8:	40020058 	.word	0x40020058
 80007cc:	4002006c 	.word	0x4002006c
 80007d0:	40020000 	.word	0x40020000

080007d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b08b      	sub	sp, #44	; 0x2c
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80007de:	2300      	movs	r3, #0
 80007e0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80007ee:	2300      	movs	r3, #0
 80007f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80007f2:	2300      	movs	r3, #0
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
 80007f6:	e127      	b.n	8000a48 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80007f8:	2201      	movs	r2, #1
 80007fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	69fa      	ldr	r2, [r7, #28]
 8000808:	4013      	ands	r3, r2
 800080a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800080c:	69ba      	ldr	r2, [r7, #24]
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	429a      	cmp	r2, r3
 8000812:	f040 8116 	bne.w	8000a42 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	2b12      	cmp	r3, #18
 800081c:	d034      	beq.n	8000888 <HAL_GPIO_Init+0xb4>
 800081e:	2b12      	cmp	r3, #18
 8000820:	d80d      	bhi.n	800083e <HAL_GPIO_Init+0x6a>
 8000822:	2b02      	cmp	r3, #2
 8000824:	d02b      	beq.n	800087e <HAL_GPIO_Init+0xaa>
 8000826:	2b02      	cmp	r3, #2
 8000828:	d804      	bhi.n	8000834 <HAL_GPIO_Init+0x60>
 800082a:	2b00      	cmp	r3, #0
 800082c:	d031      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
 800082e:	2b01      	cmp	r3, #1
 8000830:	d01c      	beq.n	800086c <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000832:	e048      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000834:	2b03      	cmp	r3, #3
 8000836:	d043      	beq.n	80008c0 <HAL_GPIO_Init+0xec>
 8000838:	2b11      	cmp	r3, #17
 800083a:	d01b      	beq.n	8000874 <HAL_GPIO_Init+0xa0>
          break;
 800083c:	e043      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800083e:	4a87      	ldr	r2, [pc, #540]	; (8000a5c <HAL_GPIO_Init+0x288>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d026      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
 8000844:	4a85      	ldr	r2, [pc, #532]	; (8000a5c <HAL_GPIO_Init+0x288>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d806      	bhi.n	8000858 <HAL_GPIO_Init+0x84>
 800084a:	4a85      	ldr	r2, [pc, #532]	; (8000a60 <HAL_GPIO_Init+0x28c>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d020      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
 8000850:	4a84      	ldr	r2, [pc, #528]	; (8000a64 <HAL_GPIO_Init+0x290>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d01d      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
          break;
 8000856:	e036      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000858:	4a83      	ldr	r2, [pc, #524]	; (8000a68 <HAL_GPIO_Init+0x294>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d019      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
 800085e:	4a83      	ldr	r2, [pc, #524]	; (8000a6c <HAL_GPIO_Init+0x298>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d016      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
 8000864:	4a82      	ldr	r2, [pc, #520]	; (8000a70 <HAL_GPIO_Init+0x29c>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d013      	beq.n	8000892 <HAL_GPIO_Init+0xbe>
          break;
 800086a:	e02c      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	623b      	str	r3, [r7, #32]
          break;
 8000872:	e028      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	3304      	adds	r3, #4
 800087a:	623b      	str	r3, [r7, #32]
          break;
 800087c:	e023      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	3308      	adds	r3, #8
 8000884:	623b      	str	r3, [r7, #32]
          break;
 8000886:	e01e      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	330c      	adds	r3, #12
 800088e:	623b      	str	r3, [r7, #32]
          break;
 8000890:	e019      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800089a:	2304      	movs	r3, #4
 800089c:	623b      	str	r3, [r7, #32]
          break;
 800089e:	e012      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d105      	bne.n	80008b4 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008a8:	2308      	movs	r3, #8
 80008aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	69fa      	ldr	r2, [r7, #28]
 80008b0:	611a      	str	r2, [r3, #16]
          break;
 80008b2:	e008      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b4:	2308      	movs	r3, #8
 80008b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	69fa      	ldr	r2, [r7, #28]
 80008bc:	615a      	str	r2, [r3, #20]
          break;
 80008be:	e002      	b.n	80008c6 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008c0:	2300      	movs	r3, #0
 80008c2:	623b      	str	r3, [r7, #32]
          break;
 80008c4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	2bff      	cmp	r3, #255	; 0xff
 80008ca:	d801      	bhi.n	80008d0 <HAL_GPIO_Init+0xfc>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	e001      	b.n	80008d4 <HAL_GPIO_Init+0x100>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3304      	adds	r3, #4
 80008d4:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2bff      	cmp	r3, #255	; 0xff
 80008da:	d802      	bhi.n	80008e2 <HAL_GPIO_Init+0x10e>
 80008dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	e002      	b.n	80008e8 <HAL_GPIO_Init+0x114>
 80008e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e4:	3b08      	subs	r3, #8
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	210f      	movs	r1, #15
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	fa01 f303 	lsl.w	r3, r1, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	401a      	ands	r2, r3
 80008fa:	6a39      	ldr	r1, [r7, #32]
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000902:	431a      	orrs	r2, r3
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000910:	2b00      	cmp	r3, #0
 8000912:	f000 8096 	beq.w	8000a42 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000916:	4b57      	ldr	r3, [pc, #348]	; (8000a74 <HAL_GPIO_Init+0x2a0>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	4a56      	ldr	r2, [pc, #344]	; (8000a74 <HAL_GPIO_Init+0x2a0>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6193      	str	r3, [r2, #24]
 8000922:	4b54      	ldr	r3, [pc, #336]	; (8000a74 <HAL_GPIO_Init+0x2a0>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800092e:	4a52      	ldr	r2, [pc, #328]	; (8000a78 <HAL_GPIO_Init+0x2a4>)
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	3302      	adds	r3, #2
 8000936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800093a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093e:	f003 0303 	and.w	r3, r3, #3
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	220f      	movs	r2, #15
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	4013      	ands	r3, r2
 8000950:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a49      	ldr	r2, [pc, #292]	; (8000a7c <HAL_GPIO_Init+0x2a8>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d013      	beq.n	8000982 <HAL_GPIO_Init+0x1ae>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a48      	ldr	r2, [pc, #288]	; (8000a80 <HAL_GPIO_Init+0x2ac>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d00d      	beq.n	800097e <HAL_GPIO_Init+0x1aa>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a47      	ldr	r2, [pc, #284]	; (8000a84 <HAL_GPIO_Init+0x2b0>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d007      	beq.n	800097a <HAL_GPIO_Init+0x1a6>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a46      	ldr	r2, [pc, #280]	; (8000a88 <HAL_GPIO_Init+0x2b4>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d101      	bne.n	8000976 <HAL_GPIO_Init+0x1a2>
 8000972:	2303      	movs	r3, #3
 8000974:	e006      	b.n	8000984 <HAL_GPIO_Init+0x1b0>
 8000976:	2304      	movs	r3, #4
 8000978:	e004      	b.n	8000984 <HAL_GPIO_Init+0x1b0>
 800097a:	2302      	movs	r3, #2
 800097c:	e002      	b.n	8000984 <HAL_GPIO_Init+0x1b0>
 800097e:	2301      	movs	r3, #1
 8000980:	e000      	b.n	8000984 <HAL_GPIO_Init+0x1b0>
 8000982:	2300      	movs	r3, #0
 8000984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000986:	f002 0203 	and.w	r2, r2, #3
 800098a:	0092      	lsls	r2, r2, #2
 800098c:	4093      	lsls	r3, r2
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	4313      	orrs	r3, r2
 8000992:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000994:	4938      	ldr	r1, [pc, #224]	; (8000a78 <HAL_GPIO_Init+0x2a4>)
 8000996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000998:	089b      	lsrs	r3, r3, #2
 800099a:	3302      	adds	r3, #2
 800099c:	697a      	ldr	r2, [r7, #20]
 800099e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d006      	beq.n	80009bc <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ae:	4b37      	ldr	r3, [pc, #220]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	4936      	ldr	r1, [pc, #216]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	600b      	str	r3, [r1, #0]
 80009ba:	e006      	b.n	80009ca <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009bc:	4b33      	ldr	r3, [pc, #204]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	43db      	mvns	r3, r3
 80009c4:	4931      	ldr	r1, [pc, #196]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009c6:	4013      	ands	r3, r2
 80009c8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d006      	beq.n	80009e4 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009d6:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009d8:	685a      	ldr	r2, [r3, #4]
 80009da:	492c      	ldr	r1, [pc, #176]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	4313      	orrs	r3, r2
 80009e0:	604b      	str	r3, [r1, #4]
 80009e2:	e006      	b.n	80009f2 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009e4:	4b29      	ldr	r3, [pc, #164]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009e6:	685a      	ldr	r2, [r3, #4]
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	4927      	ldr	r1, [pc, #156]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 80009ee:	4013      	ands	r3, r2
 80009f0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d006      	beq.n	8000a0c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009fe:	4b23      	ldr	r3, [pc, #140]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	4922      	ldr	r1, [pc, #136]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a04:	69bb      	ldr	r3, [r7, #24]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	608b      	str	r3, [r1, #8]
 8000a0a:	e006      	b.n	8000a1a <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a0e:	689a      	ldr	r2, [r3, #8]
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	491d      	ldr	r1, [pc, #116]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a16:	4013      	ands	r3, r2
 8000a18:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d006      	beq.n	8000a34 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a26:	4b19      	ldr	r3, [pc, #100]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a28:	68da      	ldr	r2, [r3, #12]
 8000a2a:	4918      	ldr	r1, [pc, #96]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	60cb      	str	r3, [r1, #12]
 8000a32:	e006      	b.n	8000a42 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a36:	68da      	ldr	r2, [r3, #12]
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	4913      	ldr	r1, [pc, #76]	; (8000a8c <HAL_GPIO_Init+0x2b8>)
 8000a3e:	4013      	ands	r3, r2
 8000a40:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a44:	3301      	adds	r3, #1
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
 8000a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4a:	2b0f      	cmp	r3, #15
 8000a4c:	f67f aed4 	bls.w	80007f8 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000a50:	bf00      	nop
 8000a52:	372c      	adds	r7, #44	; 0x2c
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	10210000 	.word	0x10210000
 8000a60:	10110000 	.word	0x10110000
 8000a64:	10120000 	.word	0x10120000
 8000a68:	10310000 	.word	0x10310000
 8000a6c:	10320000 	.word	0x10320000
 8000a70:	10220000 	.word	0x10220000
 8000a74:	40021000 	.word	0x40021000
 8000a78:	40010000 	.word	0x40010000
 8000a7c:	40010800 	.word	0x40010800
 8000a80:	40010c00 	.word	0x40010c00
 8000a84:	40011000 	.word	0x40011000
 8000a88:	40011400 	.word	0x40011400
 8000a8c:	40010400 	.word	0x40010400

08000a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	460b      	mov	r3, r1
 8000a9a:	807b      	strh	r3, [r7, #2]
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000aa0:	787b      	ldrb	r3, [r7, #1]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d003      	beq.n	8000aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000aa6:	887a      	ldrh	r2, [r7, #2]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000aac:	e003      	b.n	8000ab6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000aae:	887b      	ldrh	r3, [r7, #2]
 8000ab0:	041a      	lsls	r2, r3, #16
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	611a      	str	r2, [r3, #16]
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr

08000ac0 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e0e7      	b.n	8000caa <HAL_I2C_Init+0x1ea>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d106      	bne.n	8000af4 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f004 fc14 	bl	800531c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2224      	movs	r2, #36	; 0x24
 8000af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f022 0201 	bic.w	r2, r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b0c:	f002 fafc 	bl	8003108 <HAL_RCC_GetPCLK1Freq>
 8000b10:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	4a67      	ldr	r2, [pc, #412]	; (8000cb4 <HAL_I2C_Init+0x1f4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d807      	bhi.n	8000b2c <HAL_I2C_Init+0x6c>
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	4a66      	ldr	r2, [pc, #408]	; (8000cb8 <HAL_I2C_Init+0x1f8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	bf94      	ite	ls
 8000b24:	2301      	movls	r3, #1
 8000b26:	2300      	movhi	r3, #0
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	e006      	b.n	8000b3a <HAL_I2C_Init+0x7a>
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	4a63      	ldr	r2, [pc, #396]	; (8000cbc <HAL_I2C_Init+0x1fc>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	bf94      	ite	ls
 8000b34:	2301      	movls	r3, #1
 8000b36:	2300      	movhi	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e0b3      	b.n	8000caa <HAL_I2C_Init+0x1ea>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	4a5e      	ldr	r2, [pc, #376]	; (8000cc0 <HAL_I2C_Init+0x200>)
 8000b46:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4a:	0c9b      	lsrs	r3, r3, #18
 8000b4c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	4a56      	ldr	r2, [pc, #344]	; (8000cb4 <HAL_I2C_Init+0x1f4>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d802      	bhi.n	8000b66 <HAL_I2C_Init+0xa6>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3301      	adds	r3, #1
 8000b64:	e009      	b.n	8000b7a <HAL_I2C_Init+0xba>
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000b6c:	fb02 f303 	mul.w	r3, r2, r3
 8000b70:	4a54      	ldr	r2, [pc, #336]	; (8000cc4 <HAL_I2C_Init+0x204>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	099b      	lsrs	r3, r3, #6
 8000b78:	3301      	adds	r3, #1
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	6812      	ldr	r2, [r2, #0]
 8000b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	4a4b      	ldr	r2, [pc, #300]	; (8000cb4 <HAL_I2C_Init+0x1f4>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d80d      	bhi.n	8000ba6 <HAL_I2C_Init+0xe6>
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	1e5a      	subs	r2, r3, #1
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b98:	3301      	adds	r3, #1
 8000b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	bf38      	it	cc
 8000ba2:	2304      	movcc	r3, #4
 8000ba4:	e04f      	b.n	8000c46 <HAL_I2C_Init+0x186>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d111      	bne.n	8000bd2 <HAL_I2C_Init+0x112>
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	1e59      	subs	r1, r3, #1
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685a      	ldr	r2, [r3, #4]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	4413      	add	r3, r2
 8000bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	bf0c      	ite	eq
 8000bca:	2301      	moveq	r3, #1
 8000bcc:	2300      	movne	r3, #0
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	e012      	b.n	8000bf8 <HAL_I2C_Init+0x138>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	1e59      	subs	r1, r3, #1
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	685a      	ldr	r2, [r3, #4]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	009a      	lsls	r2, r3, #2
 8000be2:	4413      	add	r3, r2
 8000be4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000be8:	3301      	adds	r3, #1
 8000bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2301      	moveq	r3, #1
 8000bf4:	2300      	movne	r3, #0
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <HAL_I2C_Init+0x140>
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	e022      	b.n	8000c46 <HAL_I2C_Init+0x186>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d10e      	bne.n	8000c26 <HAL_I2C_Init+0x166>
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	1e59      	subs	r1, r3, #1
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685a      	ldr	r2, [r3, #4]
 8000c10:	4613      	mov	r3, r2
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	4413      	add	r3, r2
 8000c16:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c24:	e00f      	b.n	8000c46 <HAL_I2C_Init+0x186>
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	1e59      	subs	r1, r3, #1
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	4613      	mov	r3, r2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	4413      	add	r3, r2
 8000c34:	009a      	lsls	r2, r3, #2
 8000c36:	4413      	add	r3, r2
 8000c38:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c42:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	6812      	ldr	r2, [r2, #0]
 8000c4a:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	69d9      	ldr	r1, [r3, #28]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6a1a      	ldr	r2, [r3, #32]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6919      	ldr	r1, [r3, #16]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	68da      	ldr	r2, [r3, #12]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6959      	ldr	r1, [r3, #20]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	699a      	ldr	r2, [r3, #24]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f042 0201 	orr.w	r2, r2, #1
 8000c8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2220      	movs	r2, #32
 8000c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	000186a0 	.word	0x000186a0
 8000cb8:	001e847f 	.word	0x001e847f
 8000cbc:	003d08ff 	.word	0x003d08ff
 8000cc0:	431bde83 	.word	0x431bde83
 8000cc4:	10624dd3 	.word	0x10624dd3

08000cc8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08c      	sub	sp, #48	; 0x30
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	607a      	str	r2, [r7, #4]
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	817b      	strh	r3, [r7, #10]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000ce0:	f7ff fa8e 	bl	8000200 <HAL_GetTick>
 8000ce4:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b20      	cmp	r3, #32
 8000cf0:	f040 821d 	bne.w	800112e <HAL_I2C_Master_Receive+0x466>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2319      	movs	r3, #25
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4987      	ldr	r1, [pc, #540]	; (8000f1c <HAL_I2C_Master_Receive+0x254>)
 8000cfe:	68f8      	ldr	r0, [r7, #12]
 8000d00:	f001 fd1c 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	e210      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d101      	bne.n	8000d1c <HAL_I2C_Master_Receive+0x54>
 8000d18:	2302      	movs	r3, #2
 8000d1a:	e209      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2201      	movs	r2, #1
 8000d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d007      	beq.n	8000d42 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f042 0201 	orr.w	r2, r2, #1
 8000d40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	2222      	movs	r2, #34	; 0x22
 8000d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	2210      	movs	r2, #16
 8000d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2200      	movs	r2, #0
 8000d66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	893a      	ldrh	r2, [r7, #8]
 8000d72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4a6a      	ldr	r2, [pc, #424]	; (8000f20 <HAL_I2C_Master_Receive+0x258>)
 8000d78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000d84:	8979      	ldrh	r1, [r7, #10]
 8000d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f001 fbc0 	bl	8002510 <I2C_MasterRequestRead>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d00f      	beq.n	8000db6 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	d105      	bne.n	8000daa <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2200      	movs	r2, #0
 8000da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e1c2      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e1bc      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
      }
    }

    if(hi2c->XferSize == 0U)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d113      	bne.n	8000de6 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	623b      	str	r3, [r7, #32]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	623b      	str	r3, [r7, #32]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	623b      	str	r3, [r7, #32]
 8000dd2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	e190      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
    }
    else if(hi2c->XferSize == 1U)
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d11d      	bne.n	8000e2a <HAL_I2C_Master_Receive+0x162>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dfc:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfe:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	61fb      	str	r3, [r7, #28]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	61fb      	str	r3, [r7, #28]
 8000e14:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e26:	b662      	cpsie	i
 8000e28:	e16e      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d11d      	bne.n	8000e6e <HAL_I2C_Master_Receive+0x1a6>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000e40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e42:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e44:	2300      	movs	r3, #0
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	61bb      	str	r3, [r7, #24]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	61bb      	str	r3, [r7, #24]
 8000e58:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e6a:	b662      	cpsie	i
 8000e6c:	e14c      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	695b      	ldr	r3, [r3, #20]
 8000e88:	617b      	str	r3, [r7, #20]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	617b      	str	r3, [r7, #20]
 8000e92:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8000e94:	e138      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
    {
      if(hi2c->XferSize <= 3U)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	f200 80ef 	bhi.w	800107e <HAL_I2C_Master_Receive+0x3b6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d127      	bne.n	8000ef8 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8000ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000eaa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f001 fd04 	bl	80028ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d007      	beq.n	8000ec8 <HAL_I2C_Master_Receive+0x200>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ebc:	2b20      	cmp	r3, #32
 8000ebe:	d101      	bne.n	8000ec4 <HAL_I2C_Master_Receive+0x1fc>
            {
              return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e135      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
            }
            else
            {
              return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e133      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6918      	ldr	r0, [r3, #16]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed2:	1c59      	adds	r1, r3, #1
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	6251      	str	r1, [r2, #36]	; 0x24
 8000ed8:	b2c2      	uxtb	r2, r0
 8000eda:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000ef6:	e107      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d14c      	bne.n	8000f9a <HAL_I2C_Master_Receive+0x2d2>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f06:	2200      	movs	r2, #0
 8000f08:	4906      	ldr	r1, [pc, #24]	; (8000f24 <HAL_I2C_Master_Receive+0x25c>)
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	f001 fc16 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d008      	beq.n	8000f28 <HAL_I2C_Master_Receive+0x260>
          {
            return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e10a      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
 8000f1a:	bf00      	nop
 8000f1c:	00100002 	.word	0x00100002
 8000f20:	ffff0000 	.word	0xffff0000
 8000f24:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8000f28:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f38:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	6918      	ldr	r0, [r3, #16]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f44:	1c59      	adds	r1, r3, #1
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	6251      	str	r1, [r2, #36]	; 0x24
 8000f4a:	b2c2      	uxtb	r2, r0
 8000f4c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f52:	3b01      	subs	r3, #1
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	3b01      	subs	r3, #1
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8000f68:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6918      	ldr	r0, [r3, #16]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f74:	1c59      	adds	r1, r3, #1
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	6251      	str	r1, [r2, #36]	; 0x24
 8000f7a:	b2c2      	uxtb	r2, r0
 8000f7c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f82:	3b01      	subs	r3, #1
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	3b01      	subs	r3, #1
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000f98:	e0b6      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4965      	ldr	r1, [pc, #404]	; (8001138 <HAL_I2C_Master_Receive+0x470>)
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f001 fbc9 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <HAL_I2C_Master_Receive+0x2ec>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e0bd      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	6918      	ldr	r0, [r3, #16]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd0:	1c59      	adds	r1, r3, #1
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	6251      	str	r1, [r2, #36]	; 0x24
 8000fd6:	b2c2      	uxtb	r2, r0
 8000fd8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	3b01      	subs	r3, #1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	494e      	ldr	r1, [pc, #312]	; (8001138 <HAL_I2C_Master_Receive+0x470>)
 8000ffe:	68f8      	ldr	r0, [r7, #12]
 8001000:	f001 fb9c 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_I2C_Master_Receive+0x346>
          {
            return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e090      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800101c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6918      	ldr	r0, [r3, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	1c59      	adds	r1, r3, #1
 800102a:	68fa      	ldr	r2, [r7, #12]
 800102c:	6251      	str	r1, [r2, #36]	; 0x24
 800102e:	b2c2      	uxtb	r2, r0
 8001030:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001036:	3b01      	subs	r3, #1
 8001038:	b29a      	uxth	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001042:	b29b      	uxth	r3, r3
 8001044:	3b01      	subs	r3, #1
 8001046:	b29a      	uxth	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800104c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6918      	ldr	r0, [r3, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001058:	1c59      	adds	r1, r3, #1
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	6251      	str	r1, [r2, #36]	; 0x24
 800105e:	b2c2      	uxtb	r2, r0
 8001060:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001066:	3b01      	subs	r3, #1
 8001068:	b29a      	uxth	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001072:	b29b      	uxth	r3, r3
 8001074:	3b01      	subs	r3, #1
 8001076:	b29a      	uxth	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800107c:	e044      	b.n	8001108 <HAL_I2C_Master_Receive+0x440>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800107e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001080:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f001 fc19 	bl	80028ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d007      	beq.n	800109e <HAL_I2C_Master_Receive+0x3d6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	2b20      	cmp	r3, #32
 8001094:	d101      	bne.n	800109a <HAL_I2C_Master_Receive+0x3d2>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e04a      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
          }
          else
          {
            return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e048      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	6918      	ldr	r0, [r3, #16]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	1c59      	adds	r1, r3, #1
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	6251      	str	r1, [r2, #36]	; 0x24
 80010ae:	b2c2      	uxtb	r2, r0
 80010b0:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010b6:	3b01      	subs	r3, #1
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	3b01      	subs	r3, #1
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d116      	bne.n	8001108 <HAL_I2C_Master_Receive+0x440>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	6918      	ldr	r0, [r3, #16]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e4:	1c59      	adds	r1, r3, #1
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	6251      	str	r1, [r2, #36]	; 0x24
 80010ea:	b2c2      	uxtb	r2, r0
 80010ec:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010f2:	3b01      	subs	r3, #1
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010fe:	b29b      	uxth	r3, r3
 8001100:	3b01      	subs	r3, #1
 8001102:	b29a      	uxth	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800110c:	2b00      	cmp	r3, #0
 800110e:	f47f aec2 	bne.w	8000e96 <HAL_I2C_Master_Receive+0x1ce>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	2220      	movs	r2, #32
 8001116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2200      	movs	r2, #0
 800111e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2200      	movs	r2, #0
 8001126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800112a:	2300      	movs	r3, #0
 800112c:	e000      	b.n	8001130 <HAL_I2C_Master_Receive+0x468>
  }
  else
  {
    return HAL_BUSY;
 800112e:	2302      	movs	r3, #2
  }
}
 8001130:	4618      	mov	r0, r3
 8001132:	3728      	adds	r7, #40	; 0x28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	00010004 	.word	0x00010004

0800113c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001162:	b2db      	uxtb	r3, r3
 8001164:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	2b10      	cmp	r3, #16
 800116a:	d002      	beq.n	8001172 <HAL_I2C_EV_IRQHandler+0x36>
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b40      	cmp	r3, #64	; 0x40
 8001170:	d172      	bne.n	8001258 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8001178:	2b00      	cmp	r3, #0
 800117a:	d008      	beq.n	800118e <HAL_I2C_EV_IRQHandler+0x52>
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f000 fcb8 	bl	8001afc <I2C_Master_SB>
 800118c:	e01a      	b.n	80011c4 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	4b65      	ldr	r3, [pc, #404]	; (8001328 <HAL_I2C_EV_IRQHandler+0x1ec>)
 8001192:	4013      	ands	r3, r2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_I2C_EV_IRQHandler+0x6e>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 fd16 	bl	8001bd4 <I2C_Master_ADD10>
 80011a8:	e00c      	b.n	80011c4 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	4b5f      	ldr	r3, [pc, #380]	; (800132c <HAL_I2C_EV_IRQHandler+0x1f0>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d007      	beq.n	80011c4 <HAL_I2C_EV_IRQHandler+0x88>
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d002      	beq.n	80011c4 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f000 fd18 	bl	8001bf4 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80011c4:	697a      	ldr	r2, [r7, #20]
 80011c6:	4b5a      	ldr	r3, [pc, #360]	; (8001330 <HAL_I2C_EV_IRQHandler+0x1f4>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d022      	beq.n	8001214 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4b58      	ldr	r3, [pc, #352]	; (8001334 <HAL_I2C_EV_IRQHandler+0x1f8>)
 80011d2:	4013      	ands	r3, r2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d00d      	beq.n	80011f4 <HAL_I2C_EV_IRQHandler+0xb8>
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d008      	beq.n	80011f4 <HAL_I2C_EV_IRQHandler+0xb8>
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4b54      	ldr	r3, [pc, #336]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80011e6:	4013      	ands	r3, r2
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d103      	bne.n	80011f4 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f000 f9b9 	bl	8001564 <I2C_MasterTransmit_TXE>
 80011f2:	e030      	b.n	8001256 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4b50      	ldr	r3, [pc, #320]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80011f8:	4013      	ands	r3, r2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 808f 	beq.w	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001206:	2b00      	cmp	r3, #0
 8001208:	f000 8089 	beq.w	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f000 fa9e 	bl	800174e <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001212:	e084      	b.n	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4b49      	ldr	r3, [pc, #292]	; (800133c <HAL_I2C_EV_IRQHandler+0x200>)
 8001218:	4013      	ands	r3, r2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00d      	beq.n	800123a <HAL_I2C_EV_IRQHandler+0xfe>
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001224:	2b00      	cmp	r3, #0
 8001226:	d008      	beq.n	800123a <HAL_I2C_EV_IRQHandler+0xfe>
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4b43      	ldr	r3, [pc, #268]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 800122c:	4013      	ands	r3, r2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d103      	bne.n	800123a <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f000 fb00 	bl	8001838 <I2C_MasterReceive_RXNE>
 8001238:	e00d      	b.n	8001256 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	4b3e      	ldr	r3, [pc, #248]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 800123e:	4013      	ands	r3, r2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d06c      	beq.n	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800124a:	2b00      	cmp	r3, #0
 800124c:	d067      	beq.n	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 fb93 	bl	800197a <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001254:	e063      	b.n	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
 8001256:	e062      	b.n	800131e <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4b34      	ldr	r3, [pc, #208]	; (800132c <HAL_I2C_EV_IRQHandler+0x1f0>)
 800125c:	4013      	ands	r3, r2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d008      	beq.n	8001274 <HAL_I2C_EV_IRQHandler+0x138>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001268:	2b00      	cmp	r3, #0
 800126a:	d003      	beq.n	8001274 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f000 fee8 	bl	8002042 <I2C_Slave_ADDR>
 8001272:	e055      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	4b32      	ldr	r3, [pc, #200]	; (8001340 <HAL_I2C_EV_IRQHandler+0x204>)
 8001278:	4013      	ands	r3, r2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d008      	beq.n	8001290 <HAL_I2C_EV_IRQHandler+0x154>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 ff05 	bl	8002098 <I2C_Slave_STOPF>
 800128e:	e047      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	4b27      	ldr	r3, [pc, #156]	; (8001330 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8001294:	4013      	ands	r3, r2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d020      	beq.n	80012dc <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4b25      	ldr	r3, [pc, #148]	; (8001334 <HAL_I2C_EV_IRQHandler+0x1f8>)
 800129e:	4013      	ands	r3, r2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00d      	beq.n	80012c0 <HAL_I2C_EV_IRQHandler+0x184>
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d008      	beq.n	80012c0 <HAL_I2C_EV_IRQHandler+0x184>
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4b21      	ldr	r3, [pc, #132]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80012b2:	4013      	ands	r3, r2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d103      	bne.n	80012c0 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f000 fe08 	bl	8001ece <I2C_SlaveTransmit_TXE>
 80012be:	e02f      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4b1d      	ldr	r3, [pc, #116]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d02a      	beq.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d025      	beq.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f000 fe37 	bl	8001f48 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 80012da:	e021      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4b17      	ldr	r3, [pc, #92]	; (800133c <HAL_I2C_EV_IRQHandler+0x200>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00d      	beq.n	8001302 <HAL_I2C_EV_IRQHandler+0x1c6>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d008      	beq.n	8001302 <HAL_I2C_EV_IRQHandler+0x1c6>
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d103      	bne.n	8001302 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 fe43 	bl	8001f86 <I2C_SlaveReceive_RXNE>
 8001300:	e00e      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d009      	beq.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001312:	2b00      	cmp	r3, #0
 8001314:	d004      	beq.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f000 fe73 	bl	8002002 <I2C_SlaveReceive_BTF>
}
 800131c:	e000      	b.n	8001320 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800131e:	bf00      	nop
}
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	00010008 	.word	0x00010008
 800132c:	00010002 	.word	0x00010002
 8001330:	00100004 	.word	0x00100004
 8001334:	00010080 	.word	0x00010080
 8001338:	00010004 	.word	0x00010004
 800133c:	00010040 	.word	0x00010040
 8001340:	00010010 	.word	0x00010010

08001344 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b088      	sub	sp, #32
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	2300      	movs	r3, #0
 8001352:	61bb      	str	r3, [r7, #24]
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800136c:	68fa      	ldr	r2, [r7, #12]
 800136e:	4b4d      	ldr	r3, [pc, #308]	; (80014a4 <HAL_I2C_ER_IRQHandler+0x160>)
 8001370:	4013      	ands	r3, r2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d017      	beq.n	80013a6 <HAL_I2C_ER_IRQHandler+0x62>
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137c:	2b00      	cmp	r3, #0
 800137e:	d012      	beq.n	80013a6 <HAL_I2C_ER_IRQHandler+0x62>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	f043 0201 	orr.w	r2, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001394:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013a4:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d00f      	beq.n	80013d0 <HAL_I2C_ER_IRQHandler+0x8c>
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00a      	beq.n	80013d0 <HAL_I2C_ER_IRQHandler+0x8c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f043 0202 	orr.w	r2, r3, #2
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80013ce:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d044      	beq.n	8001464 <HAL_I2C_ER_IRQHandler+0x120>
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d03f      	beq.n	8001464 <HAL_I2C_ER_IRQHandler+0x120>
  {
    tmp1 = hi2c->Mode;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	2b20      	cmp	r3, #32
 800140a:	d112      	bne.n	8001432 <HAL_I2C_ER_IRQHandler+0xee>
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10f      	bne.n	8001432 <HAL_I2C_ER_IRQHandler+0xee>
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2b21      	cmp	r3, #33	; 0x21
 8001416:	d008      	beq.n	800142a <HAL_I2C_ER_IRQHandler+0xe6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	2b29      	cmp	r3, #41	; 0x29
 800141c:	d005      	beq.n	800142a <HAL_I2C_ER_IRQHandler+0xe6>
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	2b28      	cmp	r3, #40	; 0x28
 8001422:	d106      	bne.n	8001432 <HAL_I2C_ER_IRQHandler+0xee>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	2b21      	cmp	r3, #33	; 0x21
 8001428:	d103      	bne.n	8001432 <HAL_I2C_ER_IRQHandler+0xee>
    {
      I2C_Slave_AF(hi2c);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 fefa 	bl	8002224 <I2C_Slave_AF>
 8001430:	e018      	b.n	8001464 <HAL_I2C_ER_IRQHandler+0x120>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	f043 0204 	orr.w	r2, r3, #4
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b10      	cmp	r3, #16
 8001448:	d107      	bne.n	800145a <HAL_I2C_ER_IRQHandler+0x116>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001458:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001462:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 800146a:	2b00      	cmp	r3, #0
 800146c:	d00f      	beq.n	800148e <HAL_I2C_ER_IRQHandler+0x14a>
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00a      	beq.n	800148e <HAL_I2C_ER_IRQHandler+0x14a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	f043 0208 	orr.w	r2, r3, #8
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800148c:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	2b00      	cmp	r3, #0
 8001494:	d002      	beq.n	800149c <HAL_I2C_ER_IRQHandler+0x158>
  {
    I2C_ITError(hi2c);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 ff36 	bl	8002308 <I2C_ITError>
  }
}
 800149c:	bf00      	nop
 800149e:	3720      	adds	r7, #32
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	00010100 	.word	0x00010100

080014a8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr

080014ba <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 80014c2:	bf00      	nop
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	460b      	mov	r3, r1
 80014fa:	70fb      	strb	r3, [r7, #3]
 80014fc:	4613      	mov	r3, r2
 80014fe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr

0800151c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr

0800152e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001572:	b2db      	uxtb	r3, r3
 8001574:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800157c:	b2db      	uxtb	r3, r3
 800157e:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001584:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800158a:	2b00      	cmp	r3, #0
 800158c:	d150      	bne.n	8001630 <I2C_MasterTransmit_TXE+0xcc>
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2b21      	cmp	r3, #33	; 0x21
 8001592:	d14d      	bne.n	8001630 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2b04      	cmp	r3, #4
 8001598:	d01d      	beq.n	80015d6 <I2C_MasterTransmit_TXE+0x72>
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2b08      	cmp	r3, #8
 800159e:	d01a      	beq.n	80015d6 <I2C_MasterTransmit_TXE+0x72>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80015a6:	d016      	beq.n	80015d6 <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80015b6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2211      	movs	r2, #17
 80015bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2220      	movs	r2, #32
 80015ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ff6a 	bl	80014a8 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80015d4:	e0b6      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80015e4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015f4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2220      	movs	r2, #32
 8001600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b40      	cmp	r3, #64	; 0x40
 800160e:	d107      	bne.n	8001620 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff7f 	bl	800151c <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800161e:	e091      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff3d 	bl	80014a8 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800162e:	e089      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	2b21      	cmp	r3, #33	; 0x21
 8001634:	d006      	beq.n	8001644 <I2C_MasterTransmit_TXE+0xe0>
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b40      	cmp	r3, #64	; 0x40
 800163a:	f040 8083 	bne.w	8001744 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2b22      	cmp	r3, #34	; 0x22
 8001642:	d17f      	bne.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001648:	b29b      	uxth	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d108      	bne.n	8001660 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	e071      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001666:	b2db      	uxtb	r3, r3
 8001668:	2b40      	cmp	r3, #64	; 0x40
 800166a:	d15b      	bne.n	8001724 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11d      	bne.n	80016b0 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001678:	2b01      	cmp	r3, #1
 800167a:	d10b      	bne.n	8001694 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001680:	b2da      	uxtb	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800168c:	1c9a      	adds	r2, r3, #2
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	651a      	str	r2, [r3, #80]	; 0x50
 8001692:	e057      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001698:	b29b      	uxth	r3, r3
 800169a:	121b      	asrs	r3, r3, #8
 800169c:	b2da      	uxtb	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	651a      	str	r2, [r3, #80]	; 0x50
 80016ae:	e049      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d10b      	bne.n	80016d0 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	651a      	str	r2, [r3, #80]	; 0x50
 80016ce:	e039      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d135      	bne.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	2b22      	cmp	r3, #34	; 0x22
 80016e2:	d108      	bne.n	80016f6 <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e026      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b21      	cmp	r3, #33	; 0x21
 8001700:	d120      	bne.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001706:	1c59      	adds	r1, r3, #1
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6251      	str	r1, [r2, #36]	; 0x24
 800170c:	781a      	ldrb	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001718:	b29b      	uxth	r3, r3
 800171a:	3b01      	subs	r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001722:	e00f      	b.n	8001744 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001728:	1c59      	adds	r1, r3, #1
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6251      	str	r1, [r2, #36]	; 0x24
 800172e:	781a      	ldrb	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800173a:	b29b      	uxth	r3, r3
 800173c:	3b01      	subs	r3, #1
 800173e:	b29a      	uxth	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b084      	sub	sp, #16
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175a:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b21      	cmp	r3, #33	; 0x21
 8001766:	d162      	bne.n	800182e <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800176c:	b29b      	uxth	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d010      	beq.n	8001794 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	1c59      	adds	r1, r3, #1
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6251      	str	r1, [r2, #36]	; 0x24
 800177c:	781a      	ldrb	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001788:	b29b      	uxth	r3, r3
 800178a:	3b01      	subs	r3, #1
 800178c:	b29a      	uxth	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001792:	e04c      	b.n	800182e <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b04      	cmp	r3, #4
 8001798:	d01d      	beq.n	80017d6 <I2C_MasterTransmit_BTF+0x88>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2b08      	cmp	r3, #8
 800179e:	d01a      	beq.n	80017d6 <I2C_MasterTransmit_BTF+0x88>
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80017a6:	d016      	beq.n	80017d6 <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	685a      	ldr	r2, [r3, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80017b6:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2211      	movs	r2, #17
 80017bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2220      	movs	r2, #32
 80017ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff fe6a 	bl	80014a8 <HAL_I2C_MasterTxCpltCallback>
 80017d4:	e02b      	b.n	800182e <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80017e4:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017f4:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2220      	movs	r2, #32
 8001800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800180a:	b2db      	uxtb	r3, r3
 800180c:	2b40      	cmp	r3, #64	; 0x40
 800180e:	d107      	bne.n	8001820 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff fe7f 	bl	800151c <HAL_I2C_MemTxCpltCallback>
 800181e:	e006      	b.n	800182e <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff fe3d 	bl	80014a8 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b22      	cmp	r3, #34	; 0x22
 800184a:	f040 8091 	bne.w	8001970 <I2C_MasterReceive_RXNE+0x138>
  {
    uint32_t tmp = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001856:	b29b      	uxth	r3, r3
 8001858:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b03      	cmp	r3, #3
 800185e:	d911      	bls.n	8001884 <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6918      	ldr	r0, [r3, #16]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186a:	1c59      	adds	r1, r3, #1
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	6251      	str	r1, [r2, #36]	; 0x24
 8001870:	b2c2      	uxtb	r2, r0
 8001872:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001878:	b29b      	uxth	r3, r3
 800187a:	3b01      	subs	r3, #1
 800187c:	b29a      	uxth	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001882:	e075      	b.n	8001970 <I2C_MasterReceive_RXNE+0x138>
    }
    else if((tmp == 2U) || (tmp == 3U))
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2b02      	cmp	r3, #2
 8001888:	d002      	beq.n	8001890 <I2C_MasterReceive_RXNE+0x58>
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2b03      	cmp	r3, #3
 800188e:	d125      	bne.n	80018dc <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001894:	2b02      	cmp	r3, #2
 8001896:	d010      	beq.n	80018ba <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018a6:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	e007      	b.n	80018ca <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80018c8:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	e049      	b.n	8001970 <I2C_MasterReceive_RXNE+0x138>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d008      	beq.n	80018f6 <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	e007      	b.n	8001906 <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001904:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001914:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6918      	ldr	r0, [r3, #16]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001920:	1c59      	adds	r1, r3, #1
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6251      	str	r1, [r2, #36]	; 0x24
 8001926:	b2c2      	uxtb	r2, r0
 8001928:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800192e:	b29b      	uxth	r3, r3
 8001930:	3b01      	subs	r3, #1
 8001932:	b29a      	uxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2220      	movs	r2, #32
 800193c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b40      	cmp	r3, #64	; 0x40
 8001950:	d107      	bne.n	8001962 <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff fde7 	bl	800152e <HAL_I2C_MemRxCpltCallback>
 8001960:	e006      	b.n	8001970 <I2C_MasterReceive_RXNE+0x138>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff fda5 	bl	80014ba <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b084      	sub	sp, #16
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001986:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800198c:	b29b      	uxth	r3, r3
 800198e:	2b03      	cmp	r3, #3
 8001990:	d123      	bne.n	80019da <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b04      	cmp	r3, #4
 8001996:	d006      	beq.n	80019a6 <I2C_MasterReceive_BTF+0x2c>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2b08      	cmp	r3, #8
 800199c:	d003      	beq.n	80019a6 <I2C_MasterReceive_BTF+0x2c>
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80019a4:	d107      	bne.n	80019b6 <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019b4:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6918      	ldr	r0, [r3, #16]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	1c59      	adds	r1, r3, #1
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6251      	str	r1, [r2, #36]	; 0x24
 80019c6:	b2c2      	uxtb	r2, r0
 80019c8:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	3b01      	subs	r3, #1
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80019d8:	e08b      	b.n	8001af2 <I2C_MasterReceive_BTF+0x178>
  }
  else if(hi2c->XferCount == 2U)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d175      	bne.n	8001ad0 <I2C_MasterReceive_BTF+0x156>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d023      	beq.n	8001a32 <I2C_MasterReceive_BTF+0xb8>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2b08      	cmp	r3, #8
 80019ee:	d020      	beq.n	8001a32 <I2C_MasterReceive_BTF+0xb8>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80019f6:	d01c      	beq.n	8001a32 <I2C_MasterReceive_BTF+0xb8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d008      	beq.n	8001a10 <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	e007      	b.n	8001a20 <I2C_MasterReceive_BTF+0xa6>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001a1e:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	e00f      	b.n	8001a52 <I2C_MasterReceive_BTF+0xd8>
    }
    else
    {
      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a40:	605a      	str	r2, [r3, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a50:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6918      	ldr	r0, [r3, #16]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	1c59      	adds	r1, r3, #1
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6251      	str	r1, [r2, #36]	; 0x24
 8001a62:	b2c2      	uxtb	r2, r0
 8001a64:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6918      	ldr	r0, [r3, #16]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	1c59      	adds	r1, r3, #1
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6251      	str	r1, [r2, #36]	; 0x24
 8001a84:	b2c2      	uxtb	r2, r0
 8001a86:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2220      	movs	r2, #32
 8001a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	2b40      	cmp	r3, #64	; 0x40
 8001aae:	d107      	bne.n	8001ac0 <I2C_MasterReceive_BTF+0x146>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff fd38 	bl	800152e <HAL_I2C_MemRxCpltCallback>
 8001abe:	e018      	b.n	8001af2 <I2C_MasterReceive_BTF+0x178>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff fcf6 	bl	80014ba <HAL_I2C_MasterRxCpltCallback>
 8001ace:	e010      	b.n	8001af2 <I2C_MasterReceive_BTF+0x178>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6918      	ldr	r0, [r3, #16]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	1c59      	adds	r1, r3, #1
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6251      	str	r1, [r2, #36]	; 0x24
 8001ae0:	b2c2      	uxtb	r2, r0
 8001ae2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3710      	adds	r7, #16
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b40      	cmp	r3, #64	; 0x40
 8001b0e:	d117      	bne.n	8001b40 <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d109      	bne.n	8001b2c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	461a      	mov	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001b28:	611a      	str	r2, [r3, #16]
 8001b2a:	e04d      	b.n	8001bc8 <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	611a      	str	r2, [r3, #16]
 8001b3e:	e043      	b.n	8001bc8 <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b48:	d119      	bne.n	8001b7e <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b21      	cmp	r3, #33	; 0x21
 8001b54:	d109      	bne.n	8001b6a <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001b66:	611a      	str	r2, [r3, #16]
 8001b68:	e02e      	b.n	8001bc8 <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	b2da      	uxtb	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	611a      	str	r2, [r3, #16]
 8001b7c:	e024      	b.n	8001bc8 <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10e      	bne.n	8001ba4 <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	11db      	asrs	r3, r3, #7
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	f003 0306 	and.w	r3, r3, #6
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	f063 030f 	orn	r3, r3, #15
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	611a      	str	r2, [r3, #16]
 8001ba2:	e011      	b.n	8001bc8 <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d10d      	bne.n	8001bc8 <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	11db      	asrs	r3, r3, #7
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	f003 0306 	and.w	r3, r3, #6
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	f063 030e 	orn	r3, r3, #14
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b091      	sub	sp, #68	; 0x44
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c10:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b22      	cmp	r3, #34	; 0x22
 8001c1c:	f040 8146 	bne.w	8001eac <I2C_Master_ADDR+0x2b8>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10e      	bne.n	8001c46 <I2C_Master_ADDR+0x52>
 8001c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c2a:	2b40      	cmp	r3, #64	; 0x40
 8001c2c:	d10b      	bne.n	8001c46 <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c2e:	2300      	movs	r3, #0
 8001c30:	633b      	str	r3, [r7, #48]	; 0x30
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	695b      	ldr	r3, [r3, #20]
 8001c38:	633b      	str	r3, [r7, #48]	; 0x30
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	633b      	str	r3, [r7, #48]	; 0x30
 8001c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c44:	e13d      	b.n	8001ec2 <I2C_Master_ADDR+0x2ce>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d11d      	bne.n	8001c8a <I2C_Master_ADDR+0x96>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001c56:	d118      	bne.n	8001c8a <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c7c:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	651a      	str	r2, [r3, #80]	; 0x50
 8001c88:	e11b      	b.n	8001ec2 <I2C_Master_ADDR+0x2ce>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d113      	bne.n	8001cbc <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c94:	2300      	movs	r3, #0
 8001c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	e0f3      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
      }
      else if(hi2c->XferCount == 1U)   
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	f040 8082 	bne.w	8001dcc <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001cce:	d137      	bne.n	8001d40 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cde:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cee:	d113      	bne.n	8001d18 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cfe:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	e0c5      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	623b      	str	r3, [r7, #32]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	623b      	str	r3, [r7, #32]
 8001d2c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e0b1      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d026      	beq.n	8001d94 <I2C_Master_ADDR+0x1a0>
 8001d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d48:	2b08      	cmp	r3, #8
 8001d4a:	d023      	beq.n	8001d94 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8001d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d4e:	2b12      	cmp	r3, #18
 8001d50:	d020      	beq.n	8001d94 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d008      	beq.n	8001d6c <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	e007      	b.n	8001d7c <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d7a:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	695b      	ldr	r3, [r3, #20]
 8001d86:	61fb      	str	r3, [r7, #28]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	e087      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001da2:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001da4:	2300      	movs	r3, #0
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	61bb      	str	r3, [r7, #24]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	61bb      	str	r3, [r7, #24]
 8001db8:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	e06b      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
        }
      }
      else if(hi2c->XferCount == 2U)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d143      	bne.n	8001e5e <I2C_Master_ADDR+0x26a>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d01b      	beq.n	8001e16 <I2C_Master_ADDR+0x222>
        {
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dec:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	695b      	ldr	r3, [r3, #20]
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	697b      	ldr	r3, [r7, #20]
          
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	e012      	b.n	8001e3c <I2C_Master_ADDR+0x248>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e24:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	693b      	ldr	r3, [r7, #16]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e4a:	d12b      	bne.n	8001ea4 <I2C_Master_ADDR+0x2b0>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	e022      	b.n	8001ea4 <I2C_Master_ADDR+0x2b0>
        }
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e6c:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e7c:	d107      	bne.n	8001e8e <I2C_Master_ADDR+0x29a>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e8c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	695b      	ldr	r3, [r3, #20]
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	651a      	str	r2, [r3, #80]	; 0x50
 8001eaa:	e00a      	b.n	8001ec2 <I2C_Master_ADDR+0x2ce>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
  }

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3744      	adds	r7, #68	; 0x44
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d029      	beq.n	8001f3e <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eee:	1c59      	adds	r1, r3, #1
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6251      	str	r1, [r2, #36]	; 0x24
 8001ef4:	781a      	ldrb	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	3b01      	subs	r3, #1
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d114      	bne.n	8001f3e <I2C_SlaveTransmit_TXE+0x70>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b29      	cmp	r3, #41	; 0x29
 8001f18:	d111      	bne.n	8001f3e <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f28:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2221      	movs	r2, #33	; 0x21
 8001f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2228      	movs	r2, #40	; 0x28
 8001f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff fac7 	bl	80014cc <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00f      	beq.n	8001f7a <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5e:	1c59      	adds	r1, r3, #1
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6251      	str	r1, [r2, #36]	; 0x24
 8001f64:	781a      	ldrb	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3b01      	subs	r3, #1
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr

08001f86 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b084      	sub	sp, #16
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d02a      	beq.n	8001ff8 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6918      	ldr	r0, [r3, #16]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fac:	1c59      	adds	r1, r3, #1
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6251      	str	r1, [r2, #36]	; 0x24
 8001fb2:	b2c2      	uxtb	r2, r0
 8001fb4:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d114      	bne.n	8001ff8 <I2C_SlaveReceive_RXNE+0x72>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2b2a      	cmp	r3, #42	; 0x2a
 8001fd2:	d111      	bne.n	8001ff8 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fe2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2222      	movs	r2, #34	; 0x22
 8001fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2228      	movs	r2, #40	; 0x28
 8001fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff fa73 	bl	80014de <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800200e:	b29b      	uxth	r3, r3
 8002010:	2b00      	cmp	r3, #0
 8002012:	d010      	beq.n	8002036 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6918      	ldr	r0, [r3, #16]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201e:	1c59      	adds	r1, r3, #1
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6251      	str	r1, [r2, #36]	; 0x24
 8002024:	b2c2      	uxtb	r2, r0
 8002026:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800202c:	b29b      	uxth	r3, r3
 800202e:	3b01      	subs	r3, #1
 8002030:	b29a      	uxth	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr

08002042 <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800204a:	2300      	movs	r3, #0
 800204c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b04      	cmp	r3, #4
 800205e:	d001      	beq.n	8002064 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002060:	2301      	movs	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800206e:	2b80      	cmp	r3, #128	; 0x80
 8002070:	d003      	beq.n	800207a <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	81bb      	strh	r3, [r7, #12]
 8002078:	e002      	b.n	8002080 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002080:	89ba      	ldrh	r2, [r7, #12]
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	4619      	mov	r1, r3
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff fa32 	bl	80014f0 <HAL_I2C_AddrCallback>

  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
	...

08002098 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80020b8:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f042 0201 	orr.w	r2, r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020e6:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020f6:	d11a      	bne.n	800212e <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b22      	cmp	r3, #34	; 0x22
 8002102:	d005      	beq.n	8002110 <I2C_Slave_STOPF+0x78>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b2a      	cmp	r3, #42	; 0x2a
 800210e:	d107      	bne.n	8002120 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	b29a      	uxth	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800211e:	e006      	b.n	800212e <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	b29a      	uxth	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002132:	b29b      	uxth	r3, r3
 8002134:	2b00      	cmp	r3, #0
 8002136:	d035      	beq.n	80021a4 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	2b04      	cmp	r3, #4
 8002144:	d110      	bne.n	8002168 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6918      	ldr	r0, [r3, #16]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002150:	1c59      	adds	r1, r3, #1
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6251      	str	r1, [r2, #36]	; 0x24
 8002156:	b2c2      	uxtb	r2, r0
 8002158:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215e:	b29b      	uxth	r3, r3
 8002160:	3b01      	subs	r3, #1
 8002162:	b29a      	uxth	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002172:	2b40      	cmp	r3, #64	; 0x40
 8002174:	d110      	bne.n	8002198 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6918      	ldr	r0, [r3, #16]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002180:	1c59      	adds	r1, r3, #1
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6251      	str	r1, [r2, #36]	; 0x24
 8002186:	b2c2      	uxtb	r2, r0
 8002188:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218e:	b29b      	uxth	r3, r3
 8002190:	3b01      	subs	r3, #1
 8002192:	b29a      	uxth	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219c:	f043 0204 	orr.w	r2, r3, #4
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f8ab 	bl	8002308 <I2C_ITError>
 80021b2:	e02f      	b.n	8002214 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b28      	cmp	r3, #40	; 0x28
 80021b8:	d005      	beq.n	80021c6 <I2C_Slave_STOPF+0x12e>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2b2a      	cmp	r3, #42	; 0x2a
 80021be:	d002      	beq.n	80021c6 <I2C_Slave_STOPF+0x12e>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b29      	cmp	r3, #41	; 0x29
 80021c4:	d111      	bne.n	80021ea <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a15      	ldr	r2, [pc, #84]	; (8002220 <I2C_Slave_STOPF+0x188>)
 80021ca:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2220      	movs	r2, #32
 80021d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff f991 	bl	800150a <HAL_I2C_ListenCpltCallback>
 80021e8:	e014      	b.n	8002214 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	2b22      	cmp	r3, #34	; 0x22
 80021f0:	d002      	beq.n	80021f8 <I2C_Slave_STOPF+0x160>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2b22      	cmp	r3, #34	; 0x22
 80021f6:	d10d      	bne.n	8002214 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2220      	movs	r2, #32
 8002202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff f965 	bl	80014de <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	ffff0000 	.word	0xffff0000

08002224 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002232:	b2db      	uxtb	r3, r3
 8002234:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223a:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	2b04      	cmp	r3, #4
 8002240:	d002      	beq.n	8002248 <I2C_Slave_AF+0x24>
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2b08      	cmp	r3, #8
 8002246:	d129      	bne.n	800229c <I2C_Slave_AF+0x78>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2b28      	cmp	r3, #40	; 0x28
 800224c:	d126      	bne.n	800229c <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a2c      	ldr	r2, [pc, #176]	; (8002304 <I2C_Slave_AF+0xe0>)
 8002252:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002262:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800226c:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800227c:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff f938 	bl	800150a <HAL_I2C_ListenCpltCallback>
 800229a:	e02e      	b.n	80022fa <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2b21      	cmp	r3, #33	; 0x21
 80022a0:	d126      	bne.n	80022f0 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a17      	ldr	r2, [pc, #92]	; (8002304 <I2C_Slave_AF+0xe0>)
 80022a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2221      	movs	r2, #33	; 0x21
 80022ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2220      	movs	r2, #32
 80022b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80022cc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80022d6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022e6:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7ff f8ef 	bl	80014cc <HAL_I2C_SlaveTxCpltCallback>
 80022ee:	e004      	b.n	80022fa <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80022f8:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	ffff0000 	.word	0xffff0000

08002308 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002316:	b2db      	uxtb	r3, r3
 8002318:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2b29      	cmp	r3, #41	; 0x29
 800231e:	d002      	beq.n	8002326 <I2C_ITError+0x1e>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b2a      	cmp	r3, #42	; 0x2a
 8002324:	d107      	bne.n	8002336 <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2228      	movs	r2, #40	; 0x28
 8002330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002334:	e018      	b.n	8002368 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b60      	cmp	r3, #96	; 0x60
 8002340:	d00b      	beq.n	800235a <I2C_ITError+0x52>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800234c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002350:	d003      	beq.n	800235a <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2220      	movs	r2, #32
 8002356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002376:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002382:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002386:	d15f      	bne.n	8002448 <I2C_ITError+0x140>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002396:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d020      	beq.n	80023e6 <I2C_ITError+0xde>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a8:	4a57      	ldr	r2, [pc, #348]	; (8002508 <I2C_ITError+0x200>)
 80023aa:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f893 	bl	80004dc <HAL_DMA_Abort_IT>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f000 8083 	beq.w	80024c4 <I2C_ITError+0x1bc>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2220      	movs	r2, #32
 80023d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023e0:	4610      	mov	r0, r2
 80023e2:	4798      	blx	r3
 80023e4:	e06e      	b.n	80024c4 <I2C_ITError+0x1bc>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ea:	4a47      	ldr	r2, [pc, #284]	; (8002508 <I2C_ITError+0x200>)
 80023ec:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f872 	bl	80004dc <HAL_DMA_Abort_IT>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d062      	beq.n	80024c4 <I2C_ITError+0x1bc>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002408:	2b40      	cmp	r3, #64	; 0x40
 800240a:	d109      	bne.n	8002420 <I2C_ITError+0x118>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6918      	ldr	r0, [r3, #16]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	1c59      	adds	r1, r3, #1
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6251      	str	r1, [r2, #36]	; 0x24
 800241c:	b2c2      	uxtb	r2, r0
 800241e:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0201 	bic.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002442:	4610      	mov	r0, r2
 8002444:	4798      	blx	r3
 8002446:	e03d      	b.n	80024c4 <I2C_ITError+0x1bc>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b60      	cmp	r3, #96	; 0x60
 8002452:	d123      	bne.n	800249c <I2C_ITError+0x194>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2220      	movs	r2, #32
 8002458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	695b      	ldr	r3, [r3, #20]
 8002468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800246c:	2b40      	cmp	r3, #64	; 0x40
 800246e:	d109      	bne.n	8002484 <I2C_ITError+0x17c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6918      	ldr	r0, [r3, #16]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247a:	1c59      	adds	r1, r3, #1
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6251      	str	r1, [r2, #36]	; 0x24
 8002480:	b2c2      	uxtb	r2, r0
 8002482:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0201 	bic.w	r2, r2, #1
 8002492:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff f85c 	bl	8001552 <HAL_I2C_AbortCpltCallback>
 800249a:	e013      	b.n	80024c4 <I2C_ITError+0x1bc>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a6:	2b40      	cmp	r3, #64	; 0x40
 80024a8:	d109      	bne.n	80024be <I2C_ITError+0x1b6>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6918      	ldr	r0, [r3, #16]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b4:	1c59      	adds	r1, r3, #1
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6251      	str	r1, [r2, #36]	; 0x24
 80024ba:	b2c2      	uxtb	r2, r0
 80024bc:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7ff f83e 	bl	8001540 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b28      	cmp	r3, #40	; 0x28
 80024ce:	d116      	bne.n	80024fe <I2C_ITError+0x1f6>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d110      	bne.n	80024fe <I2C_ITError+0x1f6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a0b      	ldr	r2, [pc, #44]	; (800250c <I2C_ITError+0x204>)
 80024e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff f806 	bl	800150a <HAL_I2C_ListenCpltCallback>
  }
}
 80024fe:	bf00      	nop
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	080026a1 	.word	0x080026a1
 800250c:	ffff0000 	.word	0xffff0000

08002510 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b088      	sub	sp, #32
 8002514:	af02      	add	r7, sp, #8
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	607a      	str	r2, [r7, #4]
 800251a:	603b      	str	r3, [r7, #0]
 800251c:	460b      	mov	r3, r1
 800251e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002524:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002534:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	2b04      	cmp	r3, #4
 800253a:	d006      	beq.n	800254a <I2C_MasterRequestRead+0x3a>
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d003      	beq.n	800254a <I2C_MasterRequestRead+0x3a>
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002548:	d108      	bne.n	800255c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	e00b      	b.n	8002574 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002560:	2b11      	cmp	r3, #17
 8002562:	d107      	bne.n	8002574 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002572:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f8db 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e07f      	b.n	8002690 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002598:	d108      	bne.n	80025ac <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800259a:	897b      	ldrh	r3, [r7, #10]
 800259c:	b2db      	uxtb	r3, r3
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	611a      	str	r2, [r3, #16]
 80025aa:	e05f      	b.n	800266c <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025ac:	897b      	ldrh	r3, [r7, #10]
 80025ae:	11db      	asrs	r3, r3, #7
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	f003 0306 	and.w	r3, r3, #6
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	f063 030f 	orn	r3, r3, #15
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4933      	ldr	r1, [pc, #204]	; (8002698 <I2C_MasterRequestRead+0x188>)
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f907 	bl	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d101      	bne.n	80025e2 <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e056      	b.n	8002690 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e054      	b.n	8002690 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025e6:	897b      	ldrh	r3, [r7, #10]
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	4929      	ldr	r1, [pc, #164]	; (800269c <I2C_MasterRequestRead+0x18c>)
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f000 f8f1 	bl	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	2b04      	cmp	r3, #4
 8002608:	d101      	bne.n	800260e <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e040      	b.n	8002690 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e03e      	b.n	8002690 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002612:	2300      	movs	r3, #0
 8002614:	613b      	str	r3, [r7, #16]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002636:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002644:	68f8      	ldr	r0, [r7, #12]
 8002646:	f000 f879 	bl	800273c <I2C_WaitOnFlagUntilTimeout>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e01d      	b.n	8002690 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002654:	897b      	ldrh	r3, [r7, #10]
 8002656:	11db      	asrs	r3, r3, #7
 8002658:	b2db      	uxtb	r3, r3
 800265a:	f003 0306 	and.w	r3, r3, #6
 800265e:	b2db      	uxtb	r3, r3
 8002660:	f063 030e 	orn	r3, r3, #14
 8002664:	b2da      	uxtb	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	490a      	ldr	r1, [pc, #40]	; (800269c <I2C_MasterRequestRead+0x18c>)
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 f8b3 	bl	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d007      	beq.n	800268e <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	2b04      	cmp	r3, #4
 8002684:	d101      	bne.n	800268a <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e002      	b.n	8002690 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e000      	b.n	8002690 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	00010008 	.word	0x00010008
 800269c:	00010002 	.word	0x00010002

080026a0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026bc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c8:	2200      	movs	r2, #0
 80026ca:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d0:	2200      	movs	r2, #0
 80026d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b60      	cmp	r3, #96	; 0x60
 80026de:	d116      	bne.n	800270e <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2220      	movs	r2, #32
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0201 	bic.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	f7fe ff23 	bl	8001552 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 800270c:	e012      	b.n	8002734 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2220      	movs	r2, #32
 8002712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0201 	bic.w	r2, r2, #1
 800272c:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f7fe ff06 	bl	8001540 <HAL_I2C_ErrorCallback>
}
 8002734:	bf00      	nop
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	4613      	mov	r3, r2
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800274c:	e01f      	b.n	800278e <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002754:	d01b      	beq.n	800278e <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <I2C_WaitOnFlagUntilTimeout+0x30>
 800275c:	f7fd fd50 	bl	8000200 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d210      	bcs.n	800278e <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e023      	b.n	80027d6 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	0c1b      	lsrs	r3, r3, #16
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b01      	cmp	r3, #1
 8002796:	d10d      	bne.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0x78>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	43da      	mvns	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	4013      	ands	r3, r2
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	bf0c      	ite	eq
 80027aa:	2301      	moveq	r3, #1
 80027ac:	2300      	movne	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	461a      	mov	r2, r3
 80027b2:	e00c      	b.n	80027ce <I2C_WaitOnFlagUntilTimeout+0x92>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	43da      	mvns	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4013      	ands	r3, r2
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	bf0c      	ite	eq
 80027c6:	2301      	moveq	r3, #1
 80027c8:	2300      	movne	r3, #0
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d0bc      	beq.n	800274e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b084      	sub	sp, #16
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
 80027ea:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027ec:	e040      	b.n	8002870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027fc:	d11c      	bne.n	8002838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002816:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2204      	movs	r2, #4
 800281c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e03c      	b.n	80028b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283e:	d017      	beq.n	8002870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8002846:	f7fd fcdb 	bl	8000200 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	429a      	cmp	r2, r3
 8002854:	d20c      	bcs.n	8002870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e020      	b.n	80028b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	0c1b      	lsrs	r3, r3, #16
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b01      	cmp	r3, #1
 8002878:	d10c      	bne.n	8002894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	43da      	mvns	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	4013      	ands	r3, r2
 8002886:	b29b      	uxth	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf14      	ite	ne
 800288c:	2301      	movne	r3, #1
 800288e:	2300      	moveq	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	e00b      	b.n	80028ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	43da      	mvns	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4013      	ands	r3, r2
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bf14      	ite	ne
 80028a6:	2301      	movne	r3, #1
 80028a8:	2300      	moveq	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d19e      	bne.n	80027ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b084      	sub	sp, #16
 80028be:	af00      	add	r7, sp, #0
 80028c0:	60f8      	str	r0, [r7, #12]
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028c6:	e036      	b.n	8002936 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f003 0310 	and.w	r3, r3, #16
 80028d2:	2b10      	cmp	r3, #16
 80028d4:	d114      	bne.n	8002900 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f06f 0210 	mvn.w	r2, #16
 80028de:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2220      	movs	r2, #32
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e022      	b.n	8002946 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8002906:	f7fd fc7b 	bl	8000200 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	429a      	cmp	r2, r3
 8002914:	d20f      	bcs.n	8002936 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f043 0220 	orr.w	r2, r3, #32
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2220      	movs	r2, #32
 8002926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e007      	b.n	8002946 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	d1c1      	bne.n	80028c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 8087 	beq.w	8002a78 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800296a:	4b92      	ldr	r3, [pc, #584]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b04      	cmp	r3, #4
 8002974:	d00c      	beq.n	8002990 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002976:	4b8f      	ldr	r3, [pc, #572]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b08      	cmp	r3, #8
 8002980:	d112      	bne.n	80029a8 <HAL_RCC_OscConfig+0x58>
 8002982:	4b8c      	ldr	r3, [pc, #560]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800298e:	d10b      	bne.n	80029a8 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002990:	4b88      	ldr	r3, [pc, #544]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d06c      	beq.n	8002a76 <HAL_RCC_OscConfig+0x126>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d168      	bne.n	8002a76 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e22d      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b0:	d106      	bne.n	80029c0 <HAL_RCC_OscConfig+0x70>
 80029b2:	4b80      	ldr	r3, [pc, #512]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a7f      	ldr	r2, [pc, #508]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	e02e      	b.n	8002a1e <HAL_RCC_OscConfig+0xce>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x92>
 80029c8:	4b7a      	ldr	r3, [pc, #488]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a79      	ldr	r2, [pc, #484]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	4b77      	ldr	r3, [pc, #476]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a76      	ldr	r2, [pc, #472]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	e01d      	b.n	8002a1e <HAL_RCC_OscConfig+0xce>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029ea:	d10c      	bne.n	8002a06 <HAL_RCC_OscConfig+0xb6>
 80029ec:	4b71      	ldr	r3, [pc, #452]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a70      	ldr	r2, [pc, #448]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	4b6e      	ldr	r3, [pc, #440]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a6d      	ldr	r2, [pc, #436]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 80029fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a02:	6013      	str	r3, [r2, #0]
 8002a04:	e00b      	b.n	8002a1e <HAL_RCC_OscConfig+0xce>
 8002a06:	4b6b      	ldr	r3, [pc, #428]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a6a      	ldr	r2, [pc, #424]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	4b68      	ldr	r3, [pc, #416]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a67      	ldr	r2, [pc, #412]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d013      	beq.n	8002a4e <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a26:	f7fd fbeb 	bl	8000200 <HAL_GetTick>
 8002a2a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2c:	e008      	b.n	8002a40 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a2e:	f7fd fbe7 	bl	8000200 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b64      	cmp	r3, #100	; 0x64
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e1e1      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a40:	4b5c      	ldr	r3, [pc, #368]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0f0      	beq.n	8002a2e <HAL_RCC_OscConfig+0xde>
 8002a4c:	e014      	b.n	8002a78 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4e:	f7fd fbd7 	bl	8000200 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a56:	f7fd fbd3 	bl	8000200 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b64      	cmp	r3, #100	; 0x64
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e1cd      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a68:	4b52      	ldr	r3, [pc, #328]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f0      	bne.n	8002a56 <HAL_RCC_OscConfig+0x106>
 8002a74:	e000      	b.n	8002a78 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a76:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d063      	beq.n	8002b4c <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a84:	4b4b      	ldr	r3, [pc, #300]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00b      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a90:	4b48      	ldr	r3, [pc, #288]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d11c      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x186>
 8002a9c:	4b45      	ldr	r3, [pc, #276]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d116      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa8:	4b42      	ldr	r3, [pc, #264]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x170>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e1a1      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac0:	4b3c      	ldr	r3, [pc, #240]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	00db      	lsls	r3, r3, #3
 8002ace:	4939      	ldr	r1, [pc, #228]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ad4:	e03a      	b.n	8002b4c <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d020      	beq.n	8002b20 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ade:	4b36      	ldr	r3, [pc, #216]	; (8002bb8 <HAL_RCC_OscConfig+0x268>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7fd fb8c 	bl	8000200 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aec:	f7fd fb88 	bl	8000200 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e182      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afe:	4b2d      	ldr	r3, [pc, #180]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0a:	4b2a      	ldr	r3, [pc, #168]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	4926      	ldr	r1, [pc, #152]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
 8002b1e:	e015      	b.n	8002b4c <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b20:	4b25      	ldr	r3, [pc, #148]	; (8002bb8 <HAL_RCC_OscConfig+0x268>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b26:	f7fd fb6b 	bl	8000200 <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b2e:	f7fd fb67 	bl	8000200 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e161      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b40:	4b1c      	ldr	r3, [pc, #112]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1f0      	bne.n	8002b2e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d039      	beq.n	8002bcc <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d019      	beq.n	8002b94 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b60:	4b16      	ldr	r3, [pc, #88]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b66:	f7fd fb4b 	bl	8000200 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b6e:	f7fd fb47 	bl	8000200 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e141      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <HAL_RCC_OscConfig+0x264>)
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f000 facf 	bl	8003130 <RCC_Delay>
 8002b92:	e01b      	b.n	8002bcc <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b94:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <HAL_RCC_OscConfig+0x26c>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9a:	f7fd fb31 	bl	8000200 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba0:	e00e      	b.n	8002bc0 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ba2:	f7fd fb2d 	bl	8000200 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d907      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e127      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	42420000 	.word	0x42420000
 8002bbc:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc0:	4b92      	ldr	r3, [pc, #584]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1ea      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80a6 	beq.w	8002d26 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bde:	4b8b      	ldr	r3, [pc, #556]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10d      	bne.n	8002c06 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bea:	4b88      	ldr	r3, [pc, #544]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	4a87      	ldr	r2, [pc, #540]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf4:	61d3      	str	r3, [r2, #28]
 8002bf6:	4b85      	ldr	r3, [pc, #532]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c02:	2301      	movs	r3, #1
 8002c04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c06:	4b82      	ldr	r3, [pc, #520]	; (8002e10 <HAL_RCC_OscConfig+0x4c0>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d118      	bne.n	8002c44 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c12:	4b7f      	ldr	r3, [pc, #508]	; (8002e10 <HAL_RCC_OscConfig+0x4c0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a7e      	ldr	r2, [pc, #504]	; (8002e10 <HAL_RCC_OscConfig+0x4c0>)
 8002c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c1e:	f7fd faef 	bl	8000200 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c26:	f7fd faeb 	bl	8000200 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b64      	cmp	r3, #100	; 0x64
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e0e5      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c38:	4b75      	ldr	r3, [pc, #468]	; (8002e10 <HAL_RCC_OscConfig+0x4c0>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d106      	bne.n	8002c5a <HAL_RCC_OscConfig+0x30a>
 8002c4c:	4b6f      	ldr	r3, [pc, #444]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4a6e      	ldr	r2, [pc, #440]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c52:	f043 0301 	orr.w	r3, r3, #1
 8002c56:	6213      	str	r3, [r2, #32]
 8002c58:	e02d      	b.n	8002cb6 <HAL_RCC_OscConfig+0x366>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10c      	bne.n	8002c7c <HAL_RCC_OscConfig+0x32c>
 8002c62:	4b6a      	ldr	r3, [pc, #424]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	4a69      	ldr	r2, [pc, #420]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c68:	f023 0301 	bic.w	r3, r3, #1
 8002c6c:	6213      	str	r3, [r2, #32]
 8002c6e:	4b67      	ldr	r3, [pc, #412]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	4a66      	ldr	r2, [pc, #408]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c74:	f023 0304 	bic.w	r3, r3, #4
 8002c78:	6213      	str	r3, [r2, #32]
 8002c7a:	e01c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x366>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	2b05      	cmp	r3, #5
 8002c82:	d10c      	bne.n	8002c9e <HAL_RCC_OscConfig+0x34e>
 8002c84:	4b61      	ldr	r3, [pc, #388]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	4a60      	ldr	r2, [pc, #384]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c8a:	f043 0304 	orr.w	r3, r3, #4
 8002c8e:	6213      	str	r3, [r2, #32]
 8002c90:	4b5e      	ldr	r3, [pc, #376]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	4a5d      	ldr	r2, [pc, #372]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002c96:	f043 0301 	orr.w	r3, r3, #1
 8002c9a:	6213      	str	r3, [r2, #32]
 8002c9c:	e00b      	b.n	8002cb6 <HAL_RCC_OscConfig+0x366>
 8002c9e:	4b5b      	ldr	r3, [pc, #364]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	4a5a      	ldr	r2, [pc, #360]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	6213      	str	r3, [r2, #32]
 8002caa:	4b58      	ldr	r3, [pc, #352]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	4a57      	ldr	r2, [pc, #348]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002cb0:	f023 0304 	bic.w	r3, r3, #4
 8002cb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d015      	beq.n	8002cea <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbe:	f7fd fa9f 	bl	8000200 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc6:	f7fd fa9b 	bl	8000200 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e093      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cdc:	4b4b      	ldr	r3, [pc, #300]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0ee      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x376>
 8002ce8:	e014      	b.n	8002d14 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cea:	f7fd fa89 	bl	8000200 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cf2:	f7fd fa85 	bl	8000200 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e07d      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d08:	4b40      	ldr	r3, [pc, #256]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1ee      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d14:	7dfb      	ldrb	r3, [r7, #23]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d105      	bne.n	8002d26 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1a:	4b3c      	ldr	r3, [pc, #240]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	4a3b      	ldr	r2, [pc, #236]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d069      	beq.n	8002e02 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d2e:	4b37      	ldr	r3, [pc, #220]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f003 030c 	and.w	r3, r3, #12
 8002d36:	2b08      	cmp	r3, #8
 8002d38:	d061      	beq.n	8002dfe <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d146      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d42:	4b34      	ldr	r3, [pc, #208]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d48:	f7fd fa5a 	bl	8000200 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d50:	f7fd fa56 	bl	8000200 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e050      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d62:	4b2a      	ldr	r3, [pc, #168]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f0      	bne.n	8002d50 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d76:	d108      	bne.n	8002d8a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d78:	4b24      	ldr	r3, [pc, #144]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	4921      	ldr	r1, [pc, #132]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d8a:	4b20      	ldr	r3, [pc, #128]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a19      	ldr	r1, [r3, #32]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	491b      	ldr	r1, [pc, #108]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002da2:	4b1c      	ldr	r3, [pc, #112]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da8:	f7fd fa2a 	bl	8000200 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002db0:	f7fd fa26 	bl	8000200 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e020      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dc2:	4b12      	ldr	r3, [pc, #72]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x460>
 8002dce:	e018      	b.n	8002e02 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd0:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd6:	f7fd fa13 	bl	8000200 <HAL_GetTick>
 8002dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dde:	f7fd fa0f 	bl	8000200 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e009      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <HAL_RCC_OscConfig+0x4bc>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f0      	bne.n	8002dde <HAL_RCC_OscConfig+0x48e>
 8002dfc:	e001      	b.n	8002e02 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e000      	b.n	8002e04 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40007000 	.word	0x40007000
 8002e14:	42420060 	.word	0x42420060

08002e18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002e26:	4b7e      	ldr	r3, [pc, #504]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d910      	bls.n	8002e56 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e34:	4b7a      	ldr	r3, [pc, #488]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f023 0207 	bic.w	r2, r3, #7
 8002e3c:	4978      	ldr	r1, [pc, #480]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e44:	4b76      	ldr	r3, [pc, #472]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d001      	beq.n	8002e56 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e0e0      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d020      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d005      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e6e:	4b6d      	ldr	r3, [pc, #436]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4a6c      	ldr	r2, [pc, #432]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002e74:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e78:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d005      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e86:	4b67      	ldr	r3, [pc, #412]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4a66      	ldr	r2, [pc, #408]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002e8c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002e90:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e92:	4b64      	ldr	r3, [pc, #400]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	4961      	ldr	r1, [pc, #388]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d06a      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d107      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb8:	4b5a      	ldr	r3, [pc, #360]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d115      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0a7      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d107      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed0:	4b54      	ldr	r3, [pc, #336]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d109      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e09b      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee0:	4b50      	ldr	r3, [pc, #320]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e093      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ef0:	4b4c      	ldr	r3, [pc, #304]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f023 0203 	bic.w	r2, r3, #3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4949      	ldr	r1, [pc, #292]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f02:	f7fd f97d 	bl	8000200 <HAL_GetTick>
 8002f06:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d112      	bne.n	8002f36 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f10:	e00a      	b.n	8002f28 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f12:	f7fd f975 	bl	8000200 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e077      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f28:	4b3e      	ldr	r3, [pc, #248]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 030c 	and.w	r3, r3, #12
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d1ee      	bne.n	8002f12 <HAL_RCC_ClockConfig+0xfa>
 8002f34:	e027      	b.n	8002f86 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d11d      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f3e:	e00a      	b.n	8002f56 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f40:	f7fd f95e 	bl	8000200 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e060      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f56:	4b33      	ldr	r3, [pc, #204]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d1ee      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x128>
 8002f62:	e010      	b.n	8002f86 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f64:	f7fd f94c 	bl	8000200 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e04e      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f7a:	4b2a      	ldr	r3, [pc, #168]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f003 030c 	and.w	r3, r3, #12
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1ee      	bne.n	8002f64 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002f86:	4b26      	ldr	r3, [pc, #152]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d210      	bcs.n	8002fb6 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f94:	4b22      	ldr	r3, [pc, #136]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f023 0207 	bic.w	r2, r3, #7
 8002f9c:	4920      	ldr	r1, [pc, #128]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fa4:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <HAL_RCC_ClockConfig+0x208>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d001      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e030      	b.n	8003018 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d008      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fc2:	4b18      	ldr	r3, [pc, #96]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	4915      	ldr	r1, [pc, #84]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d009      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fe0:	4b10      	ldr	r3, [pc, #64]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	490d      	ldr	r1, [pc, #52]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ff4:	f000 f81c 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 8002ff8:	4601      	mov	r1, r0
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_RCC_ClockConfig+0x20c>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	4a08      	ldr	r2, [pc, #32]	; (8003028 <HAL_RCC_ClockConfig+0x210>)
 8003006:	5cd3      	ldrb	r3, [r2, r3]
 8003008:	fa21 f303 	lsr.w	r3, r1, r3
 800300c:	4a07      	ldr	r2, [pc, #28]	; (800302c <HAL_RCC_ClockConfig+0x214>)
 800300e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003010:	200f      	movs	r0, #15
 8003012:	f7fd f8b3 	bl	800017c <HAL_InitTick>
  
  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40022000 	.word	0x40022000
 8003024:	40021000 	.word	0x40021000
 8003028:	08006600 	.word	0x08006600
 800302c:	2000000c 	.word	0x2000000c

08003030 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003030:	b490      	push	{r4, r7}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003036:	4b2a      	ldr	r3, [pc, #168]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003038:	1d3c      	adds	r4, r7, #4
 800303a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800303c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003040:	4b28      	ldr	r3, [pc, #160]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
 800304a:	2300      	movs	r3, #0
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	2300      	movs	r3, #0
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
 8003052:	2300      	movs	r3, #0
 8003054:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003056:	2300      	movs	r3, #0
 8003058:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800305a:	4b23      	ldr	r3, [pc, #140]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b04      	cmp	r3, #4
 8003068:	d002      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0x40>
 800306a:	2b08      	cmp	r3, #8
 800306c:	d003      	beq.n	8003076 <HAL_RCC_GetSysClockFreq+0x46>
 800306e:	e02d      	b.n	80030cc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003070:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003072:	623b      	str	r3, [r7, #32]
      break;
 8003074:	e02d      	b.n	80030d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	0c9b      	lsrs	r3, r3, #18
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003082:	4413      	add	r3, r2
 8003084:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003088:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d013      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003094:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	0c5b      	lsrs	r3, r3, #17
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030a2:	4413      	add	r3, r2
 80030a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030a8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	4a0f      	ldr	r2, [pc, #60]	; (80030ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80030ae:	fb02 f203 	mul.w	r2, r2, r3
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
 80030ba:	e004      	b.n	80030c6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	4a0c      	ldr	r2, [pc, #48]	; (80030f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030c0:	fb02 f303 	mul.w	r3, r2, r3
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	623b      	str	r3, [r7, #32]
      break;
 80030ca:	e002      	b.n	80030d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030cc:	4b07      	ldr	r3, [pc, #28]	; (80030ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80030ce:	623b      	str	r3, [r7, #32]
      break;
 80030d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030d2:	6a3b      	ldr	r3, [r7, #32]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3728      	adds	r7, #40	; 0x28
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc90      	pop	{r4, r7}
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	0800571c 	.word	0x0800571c
 80030e4:	0800572c 	.word	0x0800572c
 80030e8:	40021000 	.word	0x40021000
 80030ec:	007a1200 	.word	0x007a1200
 80030f0:	003d0900 	.word	0x003d0900

080030f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030f8:	4b02      	ldr	r3, [pc, #8]	; (8003104 <HAL_RCC_GetHCLKFreq+0x10>)
 80030fa:	681b      	ldr	r3, [r3, #0]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr
 8003104:	2000000c 	.word	0x2000000c

08003108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800310c:	f7ff fff2 	bl	80030f4 <HAL_RCC_GetHCLKFreq>
 8003110:	4601      	mov	r1, r0
 8003112:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	0a1b      	lsrs	r3, r3, #8
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	4a03      	ldr	r2, [pc, #12]	; (800312c <HAL_RCC_GetPCLK1Freq+0x24>)
 800311e:	5cd3      	ldrb	r3, [r2, r3]
 8003120:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003124:	4618      	mov	r0, r3
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40021000 	.word	0x40021000
 800312c:	08006610 	.word	0x08006610

08003130 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003138:	4b0a      	ldr	r3, [pc, #40]	; (8003164 <RCC_Delay+0x34>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <RCC_Delay+0x38>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	0a5b      	lsrs	r3, r3, #9
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800314c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1e5a      	subs	r2, r3, #1
 8003152:	60fa      	str	r2, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1f9      	bne.n	800314c <RCC_Delay+0x1c>
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	2000000c 	.word	0x2000000c
 8003168:	10624dd3 	.word	0x10624dd3

0800316c <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08a      	sub	sp, #40	; 0x28
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003180:	2300      	movs	r3, #0
 8003182:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800318a:	2b01      	cmp	r3, #1
 800318c:	d101      	bne.n	8003192 <HAL_SPI_Transmit+0x26>
 800318e:	2302      	movs	r3, #2
 8003190:	e125      	b.n	80033de <HAL_SPI_Transmit+0x272>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800319a:	f7fd f831 	bl	8000200 <HAL_GetTick>
 800319e:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d002      	beq.n	80031b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80031ac:	2302      	movs	r3, #2
 80031ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80031b0:	e10c      	b.n	80033cc <HAL_SPI_Transmit+0x260>
  }

  if((pData == NULL ) || (Size == 0U))
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <HAL_SPI_Transmit+0x52>
 80031b8:	88fb      	ldrh	r3, [r7, #6]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d102      	bne.n	80031c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80031c2:	e103      	b.n	80033cc <HAL_SPI_Transmit+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2203      	movs	r2, #3
 80031c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	88fa      	ldrh	r2, [r7, #6]
 80031dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	88fa      	ldrh	r2, [r7, #6]
 80031e2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800320a:	d107      	bne.n	800321c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800321a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003226:	2b40      	cmp	r3, #64	; 0x40
 8003228:	d007      	beq.n	800323a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003238:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003242:	d147      	bne.n	80032d4 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d004      	beq.n	8003256 <HAL_SPI_Transmit+0xea>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b01      	cmp	r3, #1
 8003254:	d138      	bne.n	80032c8 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	881a      	ldrh	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	3302      	adds	r3, #2
 8003264:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003274:	e028      	b.n	80032c8 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b02      	cmp	r3, #2
 8003282:	d10f      	bne.n	80032a4 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	881a      	ldrh	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	3302      	adds	r3, #2
 8003292:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003298:	b29b      	uxth	r3, r3
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	86da      	strh	r2, [r3, #54]	; 0x36
 80032a2:	e011      	b.n	80032c8 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00b      	beq.n	80032c2 <HAL_SPI_Transmit+0x156>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b0:	d00a      	beq.n	80032c8 <HAL_SPI_Transmit+0x15c>
 80032b2:	f7fc ffa5 	bl	8000200 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d802      	bhi.n	80032c8 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80032c6:	e081      	b.n	80033cc <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1d1      	bne.n	8003276 <HAL_SPI_Transmit+0x10a>
 80032d2:	e048      	b.n	8003366 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d004      	beq.n	80032e6 <HAL_SPI_Transmit+0x17a>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d13a      	bne.n	800335c <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	330c      	adds	r3, #12
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	7812      	ldrb	r2, [r2, #0]
 80032f0:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	3301      	adds	r3, #1
 80032f6:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003306:	e029      	b.n	800335c <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b02      	cmp	r3, #2
 8003314:	d110      	bne.n	8003338 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	330c      	adds	r3, #12
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	7812      	ldrb	r2, [r2, #0]
 8003320:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3301      	adds	r3, #1
 8003326:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	86da      	strh	r2, [r3, #54]	; 0x36
 8003336:	e011      	b.n	800335c <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00b      	beq.n	8003356 <HAL_SPI_Transmit+0x1ea>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003344:	d00a      	beq.n	800335c <HAL_SPI_Transmit+0x1f0>
 8003346:	f7fc ff5b 	bl	8000200 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	429a      	cmp	r2, r3
 8003354:	d802      	bhi.n	800335c <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	77fb      	strb	r3, [r7, #31]
          goto error;
 800335a:	e037      	b.n	80033cc <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003360:	b29b      	uxth	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1d0      	bne.n	8003308 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2201      	movs	r2, #1
 800336e:	2102      	movs	r1, #2
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 f91c 	bl	80035ae <SPI_WaitFlagStateUntilTimeout>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003380:	e024      	b.n	80033cc <HAL_SPI_Transmit+0x260>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	6839      	ldr	r1, [r7, #0]
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 f97a 	bl	8003680 <SPI_CheckFlag_BSY>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d005      	beq.n	800339e <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2220      	movs	r2, #32
 800339a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800339c:	e016      	b.n	80033cc <HAL_SPI_Transmit+0x260>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10a      	bne.n	80033bc <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	617b      	str	r3, [r7, #20]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d002      	beq.n	80033ca <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	77fb      	strb	r3, [r7, #31]
 80033c8:	e000      	b.n	80033cc <HAL_SPI_Transmit+0x260>
  }

error:
 80033ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80033dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3720      	adds	r7, #32
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10e      	bne.n	8003428 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8003410:	2b00      	cmp	r3, #0
 8003412:	d009      	beq.n	8003428 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	4798      	blx	r3
    return;
 8003426:	e09f      	b.n	8003568 <HAL_SPI_IRQHandler+0x180>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d009      	beq.n	8003446 <HAL_SPI_IRQHandler+0x5e>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	4798      	blx	r3
    return;
 8003444:	e090      	b.n	8003568 <HAL_SPI_IRQHandler+0x180>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 808b 	beq.w	8003568 <HAL_SPI_IRQHandler+0x180>
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f003 0320 	and.w	r3, r3, #32
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8085 	beq.w	8003568 <HAL_SPI_IRQHandler+0x180>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003464:	2b00      	cmp	r3, #0
 8003466:	d023      	beq.n	80034b0 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b03      	cmp	r3, #3
 8003472:	d011      	beq.n	8003498 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003478:	f043 0204 	orr.w	r2, r3, #4
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	e00b      	b.n	80034b0 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003498:	2300      	movs	r3, #0
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	693b      	ldr	r3, [r7, #16]
        return;
 80034ae:	e05b      	b.n	8003568 <HAL_SPI_IRQHandler+0x180>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	f003 0320 	and.w	r3, r3, #32
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d014      	beq.n	80034e4 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034be:	f043 0201 	orr.w	r2, r3, #1
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034c6:	2300      	movs	r3, #0
 80034c8:	60fb      	str	r3, [r7, #12]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d03c      	beq.n	8003566 <HAL_SPI_IRQHandler+0x17e>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034fa:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d104      	bne.n	8003518 <HAL_SPI_IRQHandler+0x130>
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d022      	beq.n	800355e <HAL_SPI_IRQHandler+0x176>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0203 	bic.w	r2, r2, #3
 8003526:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_SPI_IRQHandler+0x15a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003534:	4a0e      	ldr	r2, [pc, #56]	; (8003570 <HAL_SPI_IRQHandler+0x188>)
 8003536:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353c:	4618      	mov	r0, r3
 800353e:	f7fc ffcd 	bl	80004dc <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00c      	beq.n	8003564 <HAL_SPI_IRQHandler+0x17c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800354e:	4a08      	ldr	r2, [pc, #32]	; (8003570 <HAL_SPI_IRQHandler+0x188>)
 8003550:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003556:	4618      	mov	r0, r3
 8003558:	f7fc ffc0 	bl	80004dc <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800355c:	e002      	b.n	8003564 <HAL_SPI_IRQHandler+0x17c>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f808 	bl	8003574 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 8003564:	bf00      	nop
 8003566:	bf00      	nop
  }
}
 8003568:	3720      	adds	r7, #32
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	08003587 	.word	0x08003587

08003574 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	bc80      	pop	{r7}
 8003584:	4770      	bx	lr

08003586 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b084      	sub	sp, #16
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f7ff ffe7 	bl	8003574 <HAL_SPI_ErrorCallback>
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	60f8      	str	r0, [r7, #12]
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80035bc:	e04d      	b.n	800365a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d049      	beq.n	800365a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d007      	beq.n	80035dc <SPI_WaitFlagStateUntilTimeout+0x2e>
 80035cc:	f7fc fe18 	bl	8000200 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d83e      	bhi.n	800365a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035ea:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035f4:	d111      	bne.n	800361a <SPI_WaitFlagStateUntilTimeout+0x6c>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035fe:	d004      	beq.n	800360a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003608:	d107      	bne.n	800361a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003618:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003622:	d110      	bne.n	8003646 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6819      	ldr	r1, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003632:	400b      	ands	r3, r1
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003644:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2201      	movs	r2, #1
 800364a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e00e      	b.n	8003678 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4013      	ands	r3, r2
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	429a      	cmp	r2, r3
 8003668:	d101      	bne.n	800366e <SPI_WaitFlagStateUntilTimeout+0xc0>
 800366a:	2201      	movs	r2, #1
 800366c:	e000      	b.n	8003670 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800366e:	2200      	movs	r2, #0
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	429a      	cmp	r2, r3
 8003674:	d1a3      	bne.n	80035be <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af02      	add	r7, sp, #8
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2200      	movs	r2, #0
 8003694:	2180      	movs	r1, #128	; 0x80
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f7ff ff89 	bl	80035ae <SPI_WaitFlagStateUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a6:	f043 0220 	orr.w	r2, r3, #32
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e000      	b.n	80036b4 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e057      	b.n	800377e <HAL_SPI_Init+0xc2>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d102      	bne.n	80036e6 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f001 febd 	bl	8005460 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2202      	movs	r2, #2
 80036ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	431a      	orrs	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	431a      	orrs	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	431a      	orrs	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	ea42 0103 	orr.w	r1, r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	f003 0104 	and.w	r1, r3, #4
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800375c:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	69da      	ldr	r2, [r3, #28]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800376c:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003786:	b480      	push	{r7}
 8003788:	b085      	sub	sp, #20
 800378a:	af00      	add	r7, sp, #0
 800378c:	4603      	mov	r3, r0
 800378e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003794:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003798:	2b84      	cmp	r3, #132	; 0x84
 800379a:	d005      	beq.n	80037a8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800379c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	4413      	add	r3, r2
 80037a4:	3303      	adds	r3, #3
 80037a6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80037a8:	68fb      	ldr	r3, [r7, #12]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr

080037b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80037b8:	f000 fa56 	bl	8003c68 <vTaskStartScheduler>
  
  return osOK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80037c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037c4:	b087      	sub	sp, #28
 80037c6:	af02      	add	r7, sp, #8
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685c      	ldr	r4, [r3, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80037d8:	b29e      	uxth	r6, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ffd0 	bl	8003786 <makeFreeRtosPriority>
 80037e6:	4602      	mov	r2, r0
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	9200      	str	r2, [sp, #0]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	4632      	mov	r2, r6
 80037f4:	4629      	mov	r1, r5
 80037f6:	4620      	mov	r0, r4
 80037f8:	f000 f8d8 	bl	80039ac <xTaskCreate>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d001      	beq.n	8003806 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003802:	2300      	movs	r3, #0
 8003804:	e000      	b.n	8003808 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003806:	68fb      	ldr	r3, [r7, #12]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003810 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <osDelay+0x16>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	e000      	b.n	8003828 <osDelay+0x18>
 8003826:	2301      	movs	r3, #1
 8003828:	4618      	mov	r0, r3
 800382a:	f000 f9e9 	bl	8003c00 <vTaskDelay>
  
  return osOK;
 800382e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003830:	4618      	mov	r0, r3
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800383c:	f000 fce2 	bl	8004204 <xTaskGetSchedulerState>
 8003840:	4603      	mov	r3, r0
 8003842:	2b01      	cmp	r3, #1
 8003844:	d001      	beq.n	800384a <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8003846:	f000 fea7 	bl	8004598 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}

0800384e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f103 0208 	add.w	r2, r3, #8
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f04f 32ff 	mov.w	r2, #4294967295
 8003866:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f103 0208 	add.w	r2, r3, #8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f103 0208 	add.w	r2, r3, #8
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003882:	bf00      	nop
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	bc80      	pop	{r7}
 80038a2:	4770      	bx	lr

080038a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	689a      	ldr	r2, [r3, #8]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	601a      	str	r2, [r3, #0]
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr

080038ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038ea:	b480      	push	{r7}
 80038ec:	b085      	sub	sp, #20
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003900:	d103      	bne.n	800390a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	60fb      	str	r3, [r7, #12]
 8003908:	e00c      	b.n	8003924 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3308      	adds	r3, #8
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	e002      	b.n	8003918 <vListInsert+0x2e>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	429a      	cmp	r2, r3
 8003922:	d2f6      	bcs.n	8003912 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	601a      	str	r2, [r3, #0]
}
 8003950:	bf00      	nop
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800395a:	b480      	push	{r7}
 800395c:	b085      	sub	sp, #20
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6892      	ldr	r2, [r2, #8]
 8003970:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6852      	ldr	r2, [r2, #4]
 800397a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	429a      	cmp	r2, r3
 8003984:	d103      	bne.n	800398e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	1e5a      	subs	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3714      	adds	r7, #20
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr

080039ac <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08c      	sub	sp, #48	; 0x30
 80039b0:	af04      	add	r7, sp, #16
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	4613      	mov	r3, r2
 80039ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039bc:	88fb      	ldrh	r3, [r7, #6]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4618      	mov	r0, r3
 80039c2:	f000 fe23 	bl	800460c <pvPortMalloc>
 80039c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00e      	beq.n	80039ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80039ce:	2054      	movs	r0, #84	; 0x54
 80039d0:	f000 fe1c 	bl	800460c <pvPortMalloc>
 80039d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	631a      	str	r2, [r3, #48]	; 0x30
 80039e2:	e005      	b.n	80039f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039e4:	6978      	ldr	r0, [r7, #20]
 80039e6:	f000 fed3 	bl	8004790 <vPortFree>
 80039ea:	e001      	b.n	80039f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039ec:	2300      	movs	r3, #0
 80039ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d013      	beq.n	8003a1e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	2300      	movs	r3, #0
 80039fa:	9303      	str	r3, [sp, #12]
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	9302      	str	r3, [sp, #8]
 8003a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a02:	9301      	str	r3, [sp, #4]
 8003a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 f80e 	bl	8003a2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a12:	69f8      	ldr	r0, [r7, #28]
 8003a14:	f000 f88a 	bl	8003b2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	61bb      	str	r3, [r7, #24]
 8003a1c:	e002      	b.n	8003a24 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a24:	69bb      	ldr	r3, [r7, #24]
	}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3720      	adds	r7, #32
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b088      	sub	sp, #32
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a46:	3b01      	subs	r3, #1
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f023 0307 	bic.w	r3, r3, #7
 8003a54:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <prvInitialiseNewTask+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	e7fe      	b.n	8003a72 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e012      	b.n	8003aa0 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	4413      	add	r3, r2
 8003a80:	7819      	ldrb	r1, [r3, #0]
 8003a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	4413      	add	r3, r2
 8003a88:	3334      	adds	r3, #52	; 0x34
 8003a8a:	460a      	mov	r2, r1
 8003a8c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	4413      	add	r3, r2
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d006      	beq.n	8003aa8 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	61fb      	str	r3, [r7, #28]
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	2b0f      	cmp	r3, #15
 8003aa4:	d9e9      	bls.n	8003a7a <prvInitialiseNewTask+0x4c>
 8003aa6:	e000      	b.n	8003aaa <prvInitialiseNewTask+0x7c>
		{
			break;
 8003aa8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab4:	2b06      	cmp	r3, #6
 8003ab6:	d901      	bls.n	8003abc <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ab8:	2306      	movs	r3, #6
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ac0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ac6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aca:	2200      	movs	r2, #0
 8003acc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff feda 	bl	800388c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ada:	3318      	adds	r3, #24
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff fed5 	bl	800388c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ae6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aea:	f1c3 0207 	rsb	r2, r3, #7
 8003aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003af6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afa:	2200      	movs	r2, #0
 8003afc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	68f9      	ldr	r1, [r7, #12]
 8003b0a:	69b8      	ldr	r0, [r7, #24]
 8003b0c:	f000 fbfe 	bl	800430c <pxPortInitialiseStack>
 8003b10:	4602      	mov	r2, r0
 8003b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b14:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b22:	bf00      	nop
 8003b24:	3720      	adds	r7, #32
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b34:	f000 fcb6 	bl	80044a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b38:	4b2a      	ldr	r3, [pc, #168]	; (8003be4 <prvAddNewTaskToReadyList+0xb8>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	4a29      	ldr	r2, [pc, #164]	; (8003be4 <prvAddNewTaskToReadyList+0xb8>)
 8003b40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b42:	4b29      	ldr	r3, [pc, #164]	; (8003be8 <prvAddNewTaskToReadyList+0xbc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d109      	bne.n	8003b5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b4a:	4a27      	ldr	r2, [pc, #156]	; (8003be8 <prvAddNewTaskToReadyList+0xbc>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b50:	4b24      	ldr	r3, [pc, #144]	; (8003be4 <prvAddNewTaskToReadyList+0xb8>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d110      	bne.n	8003b7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b58:	f000 faa4 	bl	80040a4 <prvInitialiseTaskLists>
 8003b5c:	e00d      	b.n	8003b7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b5e:	4b23      	ldr	r3, [pc, #140]	; (8003bec <prvAddNewTaskToReadyList+0xc0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b66:	4b20      	ldr	r3, [pc, #128]	; (8003be8 <prvAddNewTaskToReadyList+0xbc>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d802      	bhi.n	8003b7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b74:	4a1c      	ldr	r2, [pc, #112]	; (8003be8 <prvAddNewTaskToReadyList+0xbc>)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b7a:	4b1d      	ldr	r3, [pc, #116]	; (8003bf0 <prvAddNewTaskToReadyList+0xc4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	4a1b      	ldr	r2, [pc, #108]	; (8003bf0 <prvAddNewTaskToReadyList+0xc4>)
 8003b82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b88:	2201      	movs	r2, #1
 8003b8a:	409a      	lsls	r2, r3
 8003b8c:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <prvAddNewTaskToReadyList+0xc8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	4a18      	ldr	r2, [pc, #96]	; (8003bf4 <prvAddNewTaskToReadyList+0xc8>)
 8003b94:	6013      	str	r3, [r2, #0]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4413      	add	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <prvAddNewTaskToReadyList+0xcc>)
 8003ba4:	441a      	add	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	3304      	adds	r3, #4
 8003baa:	4619      	mov	r1, r3
 8003bac:	4610      	mov	r0, r2
 8003bae:	f7ff fe79 	bl	80038a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bb2:	f000 fca5 	bl	8004500 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	; (8003bec <prvAddNewTaskToReadyList+0xc0>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00e      	beq.n	8003bdc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bbe:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <prvAddNewTaskToReadyList+0xbc>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d207      	bcs.n	8003bdc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <prvAddNewTaskToReadyList+0xd0>)
 8003bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bd2:	601a      	str	r2, [r3, #0]
 8003bd4:	f3bf 8f4f 	dsb	sy
 8003bd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bdc:	bf00      	nop
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	2000012c 	.word	0x2000012c
 8003be8:	2000002c 	.word	0x2000002c
 8003bec:	20000138 	.word	0x20000138
 8003bf0:	20000148 	.word	0x20000148
 8003bf4:	20000134 	.word	0x20000134
 8003bf8:	20000030 	.word	0x20000030
 8003bfc:	e000ed04 	.word	0xe000ed04

08003c00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d016      	beq.n	8003c40 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <vTaskDelay+0x60>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d009      	beq.n	8003c2e <vTaskDelay+0x2e>
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	60bb      	str	r3, [r7, #8]
 8003c2c:	e7fe      	b.n	8003c2c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003c2e:	f000 f861 	bl	8003cf4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c32:	2100      	movs	r1, #0
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fb03 	bl	8004240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c3a:	f000 f869 	bl	8003d10 <xTaskResumeAll>
 8003c3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d107      	bne.n	8003c56 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003c46:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <vTaskDelay+0x64>)
 8003c48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	f3bf 8f4f 	dsb	sy
 8003c52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000154 	.word	0x20000154
 8003c64:	e000ed04 	.word	0xe000ed04

08003c68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003c6e:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <vTaskStartScheduler+0x74>)
 8003c70:	9301      	str	r3, [sp, #4]
 8003c72:	2300      	movs	r3, #0
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	2300      	movs	r3, #0
 8003c78:	2280      	movs	r2, #128	; 0x80
 8003c7a:	4919      	ldr	r1, [pc, #100]	; (8003ce0 <vTaskStartScheduler+0x78>)
 8003c7c:	4819      	ldr	r0, [pc, #100]	; (8003ce4 <vTaskStartScheduler+0x7c>)
 8003c7e:	f7ff fe95 	bl	80039ac <xTaskCreate>
 8003c82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d115      	bne.n	8003cb6 <vTaskStartScheduler+0x4e>
 8003c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8e:	f383 8811 	msr	BASEPRI, r3
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	f3bf 8f4f 	dsb	sy
 8003c9a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c9c:	4b12      	ldr	r3, [pc, #72]	; (8003ce8 <vTaskStartScheduler+0x80>)
 8003c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ca4:	4b11      	ldr	r3, [pc, #68]	; (8003cec <vTaskStartScheduler+0x84>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003caa:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <vTaskStartScheduler+0x88>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cb0:	f000 fb9a 	bl	80043e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cb4:	e00d      	b.n	8003cd2 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbc:	d109      	bne.n	8003cd2 <vTaskStartScheduler+0x6a>
 8003cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	607b      	str	r3, [r7, #4]
 8003cd0:	e7fe      	b.n	8003cd0 <vTaskStartScheduler+0x68>
}
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	20000150 	.word	0x20000150
 8003ce0:	08005730 	.word	0x08005730
 8003ce4:	08004075 	.word	0x08004075
 8003ce8:	2000014c 	.word	0x2000014c
 8003cec:	20000138 	.word	0x20000138
 8003cf0:	20000130 	.word	0x20000130

08003cf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <vTaskSuspendAll+0x18>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	4a03      	ldr	r2, [pc, #12]	; (8003d0c <vTaskSuspendAll+0x18>)
 8003d00:	6013      	str	r3, [r2, #0]
}
 8003d02:	bf00      	nop
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000154 	.word	0x20000154

08003d10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d1e:	4b41      	ldr	r3, [pc, #260]	; (8003e24 <xTaskResumeAll+0x114>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d109      	bne.n	8003d3a <xTaskResumeAll+0x2a>
 8003d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d2a:	f383 8811 	msr	BASEPRI, r3
 8003d2e:	f3bf 8f6f 	isb	sy
 8003d32:	f3bf 8f4f 	dsb	sy
 8003d36:	603b      	str	r3, [r7, #0]
 8003d38:	e7fe      	b.n	8003d38 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d3a:	f000 fbb3 	bl	80044a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d3e:	4b39      	ldr	r3, [pc, #228]	; (8003e24 <xTaskResumeAll+0x114>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	3b01      	subs	r3, #1
 8003d44:	4a37      	ldr	r2, [pc, #220]	; (8003e24 <xTaskResumeAll+0x114>)
 8003d46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d48:	4b36      	ldr	r3, [pc, #216]	; (8003e24 <xTaskResumeAll+0x114>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d161      	bne.n	8003e14 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d50:	4b35      	ldr	r3, [pc, #212]	; (8003e28 <xTaskResumeAll+0x118>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d05d      	beq.n	8003e14 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d58:	e02e      	b.n	8003db8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003d5a:	4b34      	ldr	r3, [pc, #208]	; (8003e2c <xTaskResumeAll+0x11c>)
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	3318      	adds	r3, #24
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff fdf7 	bl	800395a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7ff fdf2 	bl	800395a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	4b2c      	ldr	r3, [pc, #176]	; (8003e30 <xTaskResumeAll+0x120>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	4a2a      	ldr	r2, [pc, #168]	; (8003e30 <xTaskResumeAll+0x120>)
 8003d86:	6013      	str	r3, [r2, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4a27      	ldr	r2, [pc, #156]	; (8003e34 <xTaskResumeAll+0x124>)
 8003d96:	441a      	add	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4610      	mov	r0, r2
 8003da0:	f7ff fd80 	bl	80038a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da8:	4b23      	ldr	r3, [pc, #140]	; (8003e38 <xTaskResumeAll+0x128>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d302      	bcc.n	8003db8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003db2:	4b22      	ldr	r3, [pc, #136]	; (8003e3c <xTaskResumeAll+0x12c>)
 8003db4:	2201      	movs	r2, #1
 8003db6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003db8:	4b1c      	ldr	r3, [pc, #112]	; (8003e2c <xTaskResumeAll+0x11c>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1cc      	bne.n	8003d5a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003dc6:	f000 f9f9 	bl	80041bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003dca:	4b1d      	ldr	r3, [pc, #116]	; (8003e40 <xTaskResumeAll+0x130>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d010      	beq.n	8003df8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003dd6:	f000 f837 	bl	8003e48 <xTaskIncrementTick>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003de0:	4b16      	ldr	r3, [pc, #88]	; (8003e3c <xTaskResumeAll+0x12c>)
 8003de2:	2201      	movs	r2, #1
 8003de4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f1      	bne.n	8003dd6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003df2:	4b13      	ldr	r3, [pc, #76]	; (8003e40 <xTaskResumeAll+0x130>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003df8:	4b10      	ldr	r3, [pc, #64]	; (8003e3c <xTaskResumeAll+0x12c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d009      	beq.n	8003e14 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e00:	2301      	movs	r3, #1
 8003e02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e04:	4b0f      	ldr	r3, [pc, #60]	; (8003e44 <xTaskResumeAll+0x134>)
 8003e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	f3bf 8f4f 	dsb	sy
 8003e10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e14:	f000 fb74 	bl	8004500 <vPortExitCritical>

	return xAlreadyYielded;
 8003e18:	68bb      	ldr	r3, [r7, #8]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20000154 	.word	0x20000154
 8003e28:	2000012c 	.word	0x2000012c
 8003e2c:	200000ec 	.word	0x200000ec
 8003e30:	20000134 	.word	0x20000134
 8003e34:	20000030 	.word	0x20000030
 8003e38:	2000002c 	.word	0x2000002c
 8003e3c:	20000140 	.word	0x20000140
 8003e40:	2000013c 	.word	0x2000013c
 8003e44:	e000ed04 	.word	0xe000ed04

08003e48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e52:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <xTaskIncrementTick+0x14c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f040 808c 	bne.w	8003f74 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003e5c:	4b4e      	ldr	r3, [pc, #312]	; (8003f98 <xTaskIncrementTick+0x150>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e64:	4a4c      	ldr	r2, [pc, #304]	; (8003f98 <xTaskIncrementTick+0x150>)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d11f      	bne.n	8003eb0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e70:	4b4a      	ldr	r3, [pc, #296]	; (8003f9c <xTaskIncrementTick+0x154>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d009      	beq.n	8003e8e <xTaskIncrementTick+0x46>
 8003e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7e:	f383 8811 	msr	BASEPRI, r3
 8003e82:	f3bf 8f6f 	isb	sy
 8003e86:	f3bf 8f4f 	dsb	sy
 8003e8a:	603b      	str	r3, [r7, #0]
 8003e8c:	e7fe      	b.n	8003e8c <xTaskIncrementTick+0x44>
 8003e8e:	4b43      	ldr	r3, [pc, #268]	; (8003f9c <xTaskIncrementTick+0x154>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	4b42      	ldr	r3, [pc, #264]	; (8003fa0 <xTaskIncrementTick+0x158>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a40      	ldr	r2, [pc, #256]	; (8003f9c <xTaskIncrementTick+0x154>)
 8003e9a:	6013      	str	r3, [r2, #0]
 8003e9c:	4a40      	ldr	r2, [pc, #256]	; (8003fa0 <xTaskIncrementTick+0x158>)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	4b40      	ldr	r3, [pc, #256]	; (8003fa4 <xTaskIncrementTick+0x15c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	4a3e      	ldr	r2, [pc, #248]	; (8003fa4 <xTaskIncrementTick+0x15c>)
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	f000 f986 	bl	80041bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003eb0:	4b3d      	ldr	r3, [pc, #244]	; (8003fa8 <xTaskIncrementTick+0x160>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d34d      	bcc.n	8003f56 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eba:	4b38      	ldr	r3, [pc, #224]	; (8003f9c <xTaskIncrementTick+0x154>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <xTaskIncrementTick+0x80>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e000      	b.n	8003eca <xTaskIncrementTick+0x82>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d004      	beq.n	8003ed8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ece:	4b36      	ldr	r3, [pc, #216]	; (8003fa8 <xTaskIncrementTick+0x160>)
 8003ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed4:	601a      	str	r2, [r3, #0]
					break;
 8003ed6:	e03e      	b.n	8003f56 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ed8:	4b30      	ldr	r3, [pc, #192]	; (8003f9c <xTaskIncrementTick+0x154>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d203      	bcs.n	8003ef8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ef0:	4a2d      	ldr	r2, [pc, #180]	; (8003fa8 <xTaskIncrementTick+0x160>)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6013      	str	r3, [r2, #0]
						break;
 8003ef6:	e02e      	b.n	8003f56 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff fd2c 	bl	800395a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d004      	beq.n	8003f14 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	3318      	adds	r3, #24
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7ff fd23 	bl	800395a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	2201      	movs	r2, #1
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	4b23      	ldr	r3, [pc, #140]	; (8003fac <xTaskIncrementTick+0x164>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	4a22      	ldr	r2, [pc, #136]	; (8003fac <xTaskIncrementTick+0x164>)
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	4a1f      	ldr	r2, [pc, #124]	; (8003fb0 <xTaskIncrementTick+0x168>)
 8003f34:	441a      	add	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	f7ff fcb1 	bl	80038a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f46:	4b1b      	ldr	r3, [pc, #108]	; (8003fb4 <xTaskIncrementTick+0x16c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d3b4      	bcc.n	8003eba <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003f50:	2301      	movs	r3, #1
 8003f52:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f54:	e7b1      	b.n	8003eba <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f56:	4b17      	ldr	r3, [pc, #92]	; (8003fb4 <xTaskIncrementTick+0x16c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f5c:	4914      	ldr	r1, [pc, #80]	; (8003fb0 <xTaskIncrementTick+0x168>)
 8003f5e:	4613      	mov	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d907      	bls.n	8003f7e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	e004      	b.n	8003f7e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003f74:	4b10      	ldr	r3, [pc, #64]	; (8003fb8 <xTaskIncrementTick+0x170>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	4a0f      	ldr	r2, [pc, #60]	; (8003fb8 <xTaskIncrementTick+0x170>)
 8003f7c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003f7e:	4b0f      	ldr	r3, [pc, #60]	; (8003fbc <xTaskIncrementTick+0x174>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8003f86:	2301      	movs	r3, #1
 8003f88:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003f8a:	697b      	ldr	r3, [r7, #20]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3718      	adds	r7, #24
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	20000154 	.word	0x20000154
 8003f98:	20000130 	.word	0x20000130
 8003f9c:	200000e4 	.word	0x200000e4
 8003fa0:	200000e8 	.word	0x200000e8
 8003fa4:	20000144 	.word	0x20000144
 8003fa8:	2000014c 	.word	0x2000014c
 8003fac:	20000134 	.word	0x20000134
 8003fb0:	20000030 	.word	0x20000030
 8003fb4:	2000002c 	.word	0x2000002c
 8003fb8:	2000013c 	.word	0x2000013c
 8003fbc:	20000140 	.word	0x20000140

08003fc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fc6:	4b26      	ldr	r3, [pc, #152]	; (8004060 <vTaskSwitchContext+0xa0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003fce:	4b25      	ldr	r3, [pc, #148]	; (8004064 <vTaskSwitchContext+0xa4>)
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003fd4:	e03e      	b.n	8004054 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003fd6:	4b23      	ldr	r3, [pc, #140]	; (8004064 <vTaskSwitchContext+0xa4>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003fdc:	4b22      	ldr	r3, [pc, #136]	; (8004068 <vTaskSwitchContext+0xa8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	fab3 f383 	clz	r3, r3
 8003fe8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003fea:	7afb      	ldrb	r3, [r7, #11]
 8003fec:	f1c3 031f 	rsb	r3, r3, #31
 8003ff0:	617b      	str	r3, [r7, #20]
 8003ff2:	491e      	ldr	r1, [pc, #120]	; (800406c <vTaskSwitchContext+0xac>)
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d109      	bne.n	800401a <vTaskSwitchContext+0x5a>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	607b      	str	r3, [r7, #4]
 8004018:	e7fe      	b.n	8004018 <vTaskSwitchContext+0x58>
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4613      	mov	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4a11      	ldr	r2, [pc, #68]	; (800406c <vTaskSwitchContext+0xac>)
 8004026:	4413      	add	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	3308      	adds	r3, #8
 800403c:	429a      	cmp	r2, r3
 800403e:	d104      	bne.n	800404a <vTaskSwitchContext+0x8a>
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	605a      	str	r2, [r3, #4]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	4a07      	ldr	r2, [pc, #28]	; (8004070 <vTaskSwitchContext+0xb0>)
 8004052:	6013      	str	r3, [r2, #0]
}
 8004054:	bf00      	nop
 8004056:	371c      	adds	r7, #28
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000154 	.word	0x20000154
 8004064:	20000140 	.word	0x20000140
 8004068:	20000134 	.word	0x20000134
 800406c:	20000030 	.word	0x20000030
 8004070:	2000002c 	.word	0x2000002c

08004074 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800407c:	f000 f852 	bl	8004124 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004080:	4b06      	ldr	r3, [pc, #24]	; (800409c <prvIdleTask+0x28>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d9f9      	bls.n	800407c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004088:	4b05      	ldr	r3, [pc, #20]	; (80040a0 <prvIdleTask+0x2c>)
 800408a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004098:	e7f0      	b.n	800407c <prvIdleTask+0x8>
 800409a:	bf00      	nop
 800409c:	20000030 	.word	0x20000030
 80040a0:	e000ed04 	.word	0xe000ed04

080040a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040aa:	2300      	movs	r3, #0
 80040ac:	607b      	str	r3, [r7, #4]
 80040ae:	e00c      	b.n	80040ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4a12      	ldr	r2, [pc, #72]	; (8004104 <prvInitialiseTaskLists+0x60>)
 80040bc:	4413      	add	r3, r2
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff fbc5 	bl	800384e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3301      	adds	r3, #1
 80040c8:	607b      	str	r3, [r7, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b06      	cmp	r3, #6
 80040ce:	d9ef      	bls.n	80040b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040d0:	480d      	ldr	r0, [pc, #52]	; (8004108 <prvInitialiseTaskLists+0x64>)
 80040d2:	f7ff fbbc 	bl	800384e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040d6:	480d      	ldr	r0, [pc, #52]	; (800410c <prvInitialiseTaskLists+0x68>)
 80040d8:	f7ff fbb9 	bl	800384e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040dc:	480c      	ldr	r0, [pc, #48]	; (8004110 <prvInitialiseTaskLists+0x6c>)
 80040de:	f7ff fbb6 	bl	800384e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040e2:	480c      	ldr	r0, [pc, #48]	; (8004114 <prvInitialiseTaskLists+0x70>)
 80040e4:	f7ff fbb3 	bl	800384e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80040e8:	480b      	ldr	r0, [pc, #44]	; (8004118 <prvInitialiseTaskLists+0x74>)
 80040ea:	f7ff fbb0 	bl	800384e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80040ee:	4b0b      	ldr	r3, [pc, #44]	; (800411c <prvInitialiseTaskLists+0x78>)
 80040f0:	4a05      	ldr	r2, [pc, #20]	; (8004108 <prvInitialiseTaskLists+0x64>)
 80040f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80040f4:	4b0a      	ldr	r3, [pc, #40]	; (8004120 <prvInitialiseTaskLists+0x7c>)
 80040f6:	4a05      	ldr	r2, [pc, #20]	; (800410c <prvInitialiseTaskLists+0x68>)
 80040f8:	601a      	str	r2, [r3, #0]
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20000030 	.word	0x20000030
 8004108:	200000bc 	.word	0x200000bc
 800410c:	200000d0 	.word	0x200000d0
 8004110:	200000ec 	.word	0x200000ec
 8004114:	20000100 	.word	0x20000100
 8004118:	20000118 	.word	0x20000118
 800411c:	200000e4 	.word	0x200000e4
 8004120:	200000e8 	.word	0x200000e8

08004124 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800412a:	e028      	b.n	800417e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800412c:	f7ff fde2 	bl	8003cf4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004130:	4b17      	ldr	r3, [pc, #92]	; (8004190 <prvCheckTasksWaitingTermination+0x6c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	bf0c      	ite	eq
 8004138:	2301      	moveq	r3, #1
 800413a:	2300      	movne	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8004140:	f7ff fde6 	bl	8003d10 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d119      	bne.n	800417e <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800414a:	f000 f9ab 	bl	80044a4 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800414e:	4b10      	ldr	r3, [pc, #64]	; (8004190 <prvCheckTasksWaitingTermination+0x6c>)
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	3304      	adds	r3, #4
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff fbfd 	bl	800395a <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004160:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <prvCheckTasksWaitingTermination+0x70>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	3b01      	subs	r3, #1
 8004166:	4a0b      	ldr	r2, [pc, #44]	; (8004194 <prvCheckTasksWaitingTermination+0x70>)
 8004168:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800416a:	4b0b      	ldr	r3, [pc, #44]	; (8004198 <prvCheckTasksWaitingTermination+0x74>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3b01      	subs	r3, #1
 8004170:	4a09      	ldr	r2, [pc, #36]	; (8004198 <prvCheckTasksWaitingTermination+0x74>)
 8004172:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8004174:	f000 f9c4 	bl	8004500 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8004178:	6838      	ldr	r0, [r7, #0]
 800417a:	f000 f80f 	bl	800419c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800417e:	4b06      	ldr	r3, [pc, #24]	; (8004198 <prvCheckTasksWaitingTermination+0x74>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1d2      	bne.n	800412c <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	20000100 	.word	0x20000100
 8004194:	2000012c 	.word	0x2000012c
 8004198:	20000114 	.word	0x20000114

0800419c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 faf1 	bl	8004790 <vPortFree>
			vPortFree( pxTCB );
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 faee 	bl	8004790 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041b4:	bf00      	nop
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041c2:	4b0e      	ldr	r3, [pc, #56]	; (80041fc <prvResetNextTaskUnblockTime+0x40>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <prvResetNextTaskUnblockTime+0x14>
 80041cc:	2301      	movs	r3, #1
 80041ce:	e000      	b.n	80041d2 <prvResetNextTaskUnblockTime+0x16>
 80041d0:	2300      	movs	r3, #0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80041d6:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <prvResetNextTaskUnblockTime+0x44>)
 80041d8:	f04f 32ff 	mov.w	r2, #4294967295
 80041dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80041de:	e008      	b.n	80041f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80041e0:	4b06      	ldr	r3, [pc, #24]	; (80041fc <prvResetNextTaskUnblockTime+0x40>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	4a04      	ldr	r2, [pc, #16]	; (8004200 <prvResetNextTaskUnblockTime+0x44>)
 80041f0:	6013      	str	r3, [r2, #0]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr
 80041fc:	200000e4 	.word	0x200000e4
 8004200:	2000014c 	.word	0x2000014c

08004204 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800420a:	4b0b      	ldr	r3, [pc, #44]	; (8004238 <xTaskGetSchedulerState+0x34>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d102      	bne.n	8004218 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004212:	2301      	movs	r3, #1
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	e008      	b.n	800422a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004218:	4b08      	ldr	r3, [pc, #32]	; (800423c <xTaskGetSchedulerState+0x38>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d102      	bne.n	8004226 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004220:	2302      	movs	r3, #2
 8004222:	607b      	str	r3, [r7, #4]
 8004224:	e001      	b.n	800422a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004226:	2300      	movs	r3, #0
 8004228:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800422a:	687b      	ldr	r3, [r7, #4]
	}
 800422c:	4618      	mov	r0, r3
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	bc80      	pop	{r7}
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000138 	.word	0x20000138
 800423c:	20000154 	.word	0x20000154

08004240 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800424a:	4b29      	ldr	r3, [pc, #164]	; (80042f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004250:	4b28      	ldr	r3, [pc, #160]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3304      	adds	r3, #4
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff fb7f 	bl	800395a <uxListRemove>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10b      	bne.n	800427a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004262:	4b24      	ldr	r3, [pc, #144]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004268:	2201      	movs	r2, #1
 800426a:	fa02 f303 	lsl.w	r3, r2, r3
 800426e:	43da      	mvns	r2, r3
 8004270:	4b21      	ldr	r3, [pc, #132]	; (80042f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4013      	ands	r3, r2
 8004276:	4a20      	ldr	r2, [pc, #128]	; (80042f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004278:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004280:	d10a      	bne.n	8004298 <prvAddCurrentTaskToDelayedList+0x58>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d007      	beq.n	8004298 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004288:	4b1a      	ldr	r3, [pc, #104]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3304      	adds	r3, #4
 800428e:	4619      	mov	r1, r3
 8004290:	481a      	ldr	r0, [pc, #104]	; (80042fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004292:	f7ff fb07 	bl	80038a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004296:	e026      	b.n	80042e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4413      	add	r3, r2
 800429e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042a0:	4b14      	ldr	r3, [pc, #80]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d209      	bcs.n	80042c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042b0:	4b13      	ldr	r3, [pc, #76]	; (8004300 <prvAddCurrentTaskToDelayedList+0xc0>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	4b0f      	ldr	r3, [pc, #60]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	3304      	adds	r3, #4
 80042ba:	4619      	mov	r1, r3
 80042bc:	4610      	mov	r0, r2
 80042be:	f7ff fb14 	bl	80038ea <vListInsert>
}
 80042c2:	e010      	b.n	80042e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <prvAddCurrentTaskToDelayedList+0xc4>)
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3304      	adds	r3, #4
 80042ce:	4619      	mov	r1, r3
 80042d0:	4610      	mov	r0, r2
 80042d2:	f7ff fb0a 	bl	80038ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042d6:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d202      	bcs.n	80042e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80042e0:	4a09      	ldr	r2, [pc, #36]	; (8004308 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	6013      	str	r3, [r2, #0]
}
 80042e6:	bf00      	nop
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20000130 	.word	0x20000130
 80042f4:	2000002c 	.word	0x2000002c
 80042f8:	20000134 	.word	0x20000134
 80042fc:	20000118 	.word	0x20000118
 8004300:	200000e8 	.word	0x200000e8
 8004304:	200000e4 	.word	0x200000e4
 8004308:	2000014c 	.word	0x2000014c

0800430c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3b04      	subs	r3, #4
 800431c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004324:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3b04      	subs	r3, #4
 800432a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f023 0201 	bic.w	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3b04      	subs	r3, #4
 800433a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800433c:	4a08      	ldr	r2, [pc, #32]	; (8004360 <pxPortInitialiseStack+0x54>)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3b14      	subs	r3, #20
 8004346:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3b20      	subs	r3, #32
 8004352:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004354:	68fb      	ldr	r3, [r7, #12]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr
 8004360:	08004365 	.word	0x08004365

08004364 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800436a:	4b0c      	ldr	r3, [pc, #48]	; (800439c <prvTaskExitError+0x38>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004372:	d009      	beq.n	8004388 <prvTaskExitError+0x24>
 8004374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004378:	f383 8811 	msr	BASEPRI, r3
 800437c:	f3bf 8f6f 	isb	sy
 8004380:	f3bf 8f4f 	dsb	sy
 8004384:	607b      	str	r3, [r7, #4]
 8004386:	e7fe      	b.n	8004386 <prvTaskExitError+0x22>
 8004388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438c:	f383 8811 	msr	BASEPRI, r3
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800439a:	e7fe      	b.n	800439a <prvTaskExitError+0x36>
 800439c:	20000008 	.word	0x20000008

080043a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043a0:	4b07      	ldr	r3, [pc, #28]	; (80043c0 <pxCurrentTCBConst2>)
 80043a2:	6819      	ldr	r1, [r3, #0]
 80043a4:	6808      	ldr	r0, [r1, #0]
 80043a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80043aa:	f380 8809 	msr	PSP, r0
 80043ae:	f3bf 8f6f 	isb	sy
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f380 8811 	msr	BASEPRI, r0
 80043ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80043be:	4770      	bx	lr

080043c0 <pxCurrentTCBConst2>:
 80043c0:	2000002c 	.word	0x2000002c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop

080043c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80043c8:	4806      	ldr	r0, [pc, #24]	; (80043e4 <prvPortStartFirstTask+0x1c>)
 80043ca:	6800      	ldr	r0, [r0, #0]
 80043cc:	6800      	ldr	r0, [r0, #0]
 80043ce:	f380 8808 	msr	MSP, r0
 80043d2:	b662      	cpsie	i
 80043d4:	b661      	cpsie	f
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	f3bf 8f6f 	isb	sy
 80043de:	df00      	svc	0
 80043e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80043e2:	bf00      	nop
 80043e4:	e000ed08 	.word	0xe000ed08

080043e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043ee:	4b28      	ldr	r3, [pc, #160]	; (8004490 <xPortStartScheduler+0xa8>)
 80043f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	22ff      	movs	r2, #255	; 0xff
 80043fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004410:	b2da      	uxtb	r2, r3
 8004412:	4b20      	ldr	r3, [pc, #128]	; (8004494 <xPortStartScheduler+0xac>)
 8004414:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004416:	4b20      	ldr	r3, [pc, #128]	; (8004498 <xPortStartScheduler+0xb0>)
 8004418:	2207      	movs	r2, #7
 800441a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800441c:	e009      	b.n	8004432 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800441e:	4b1e      	ldr	r3, [pc, #120]	; (8004498 <xPortStartScheduler+0xb0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	3b01      	subs	r3, #1
 8004424:	4a1c      	ldr	r2, [pc, #112]	; (8004498 <xPortStartScheduler+0xb0>)
 8004426:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	b2db      	uxtb	r3, r3
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	b2db      	uxtb	r3, r3
 8004430:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443a:	2b80      	cmp	r3, #128	; 0x80
 800443c:	d0ef      	beq.n	800441e <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800443e:	4b16      	ldr	r3, [pc, #88]	; (8004498 <xPortStartScheduler+0xb0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	021b      	lsls	r3, r3, #8
 8004444:	4a14      	ldr	r2, [pc, #80]	; (8004498 <xPortStartScheduler+0xb0>)
 8004446:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004448:	4b13      	ldr	r3, [pc, #76]	; (8004498 <xPortStartScheduler+0xb0>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004450:	4a11      	ldr	r2, [pc, #68]	; (8004498 <xPortStartScheduler+0xb0>)
 8004452:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	b2da      	uxtb	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800445c:	4b0f      	ldr	r3, [pc, #60]	; (800449c <xPortStartScheduler+0xb4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a0e      	ldr	r2, [pc, #56]	; (800449c <xPortStartScheduler+0xb4>)
 8004462:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004466:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004468:	4b0c      	ldr	r3, [pc, #48]	; (800449c <xPortStartScheduler+0xb4>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a0b      	ldr	r2, [pc, #44]	; (800449c <xPortStartScheduler+0xb4>)
 800446e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004472:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004474:	f000 f8b0 	bl	80045d8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004478:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <xPortStartScheduler+0xb8>)
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800447e:	f7ff ffa3 	bl	80043c8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8004482:	f7ff ff6f 	bl	8004364 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	e000e400 	.word	0xe000e400
 8004494:	20000158 	.word	0x20000158
 8004498:	2000015c 	.word	0x2000015c
 800449c:	e000ed20 	.word	0xe000ed20
 80044a0:	20000008 	.word	0x20000008

080044a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ae:	f383 8811 	msr	BASEPRI, r3
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80044bc:	4b0e      	ldr	r3, [pc, #56]	; (80044f8 <vPortEnterCritical+0x54>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3301      	adds	r3, #1
 80044c2:	4a0d      	ldr	r2, [pc, #52]	; (80044f8 <vPortEnterCritical+0x54>)
 80044c4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80044c6:	4b0c      	ldr	r3, [pc, #48]	; (80044f8 <vPortEnterCritical+0x54>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d10e      	bne.n	80044ec <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80044ce:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <vPortEnterCritical+0x58>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d009      	beq.n	80044ec <vPortEnterCritical+0x48>
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	603b      	str	r3, [r7, #0]
 80044ea:	e7fe      	b.n	80044ea <vPortEnterCritical+0x46>
	}
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	20000008 	.word	0x20000008
 80044fc:	e000ed04 	.word	0xe000ed04

08004500 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004506:	4b10      	ldr	r3, [pc, #64]	; (8004548 <vPortExitCritical+0x48>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <vPortExitCritical+0x22>
 800450e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004512:	f383 8811 	msr	BASEPRI, r3
 8004516:	f3bf 8f6f 	isb	sy
 800451a:	f3bf 8f4f 	dsb	sy
 800451e:	607b      	str	r3, [r7, #4]
 8004520:	e7fe      	b.n	8004520 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004522:	4b09      	ldr	r3, [pc, #36]	; (8004548 <vPortExitCritical+0x48>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3b01      	subs	r3, #1
 8004528:	4a07      	ldr	r2, [pc, #28]	; (8004548 <vPortExitCritical+0x48>)
 800452a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800452c:	4b06      	ldr	r3, [pc, #24]	; (8004548 <vPortExitCritical+0x48>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d104      	bne.n	800453e <vPortExitCritical+0x3e>
 8004534:	2300      	movs	r3, #0
 8004536:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	20000008 	.word	0x20000008
 800454c:	00000000 	.word	0x00000000

08004550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004550:	f3ef 8009 	mrs	r0, PSP
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	4b0d      	ldr	r3, [pc, #52]	; (8004590 <pxCurrentTCBConst>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004560:	6010      	str	r0, [r2, #0]
 8004562:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004566:	f04f 0050 	mov.w	r0, #80	; 0x50
 800456a:	f380 8811 	msr	BASEPRI, r0
 800456e:	f7ff fd27 	bl	8003fc0 <vTaskSwitchContext>
 8004572:	f04f 0000 	mov.w	r0, #0
 8004576:	f380 8811 	msr	BASEPRI, r0
 800457a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800457e:	6819      	ldr	r1, [r3, #0]
 8004580:	6808      	ldr	r0, [r1, #0]
 8004582:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004586:	f380 8809 	msr	PSP, r0
 800458a:	f3bf 8f6f 	isb	sy
 800458e:	4770      	bx	lr

08004590 <pxCurrentTCBConst>:
 8004590:	2000002c 	.word	0x2000002c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004594:	bf00      	nop
 8004596:	bf00      	nop

08004598 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
	__asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80045b0:	f7ff fc4a 	bl	8003e48 <xTaskIncrementTick>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80045ba:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <xPortSysTickHandler+0x3c>)
 80045bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	2300      	movs	r3, #0
 80045c4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80045cc:	bf00      	nop
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	e000ed04 	.word	0xe000ed04

080045d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80045dc:	4b07      	ldr	r3, [pc, #28]	; (80045fc <vPortSetupTimerInterrupt+0x24>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a07      	ldr	r2, [pc, #28]	; (8004600 <vPortSetupTimerInterrupt+0x28>)
 80045e2:	fba2 2303 	umull	r2, r3, r2, r3
 80045e6:	099b      	lsrs	r3, r3, #6
 80045e8:	4a06      	ldr	r2, [pc, #24]	; (8004604 <vPortSetupTimerInterrupt+0x2c>)
 80045ea:	3b01      	subs	r3, #1
 80045ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80045ee:	4b06      	ldr	r3, [pc, #24]	; (8004608 <vPortSetupTimerInterrupt+0x30>)
 80045f0:	2207      	movs	r2, #7
 80045f2:	601a      	str	r2, [r3, #0]
}
 80045f4:	bf00      	nop
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr
 80045fc:	2000000c 	.word	0x2000000c
 8004600:	10624dd3 	.word	0x10624dd3
 8004604:	e000e014 	.word	0xe000e014
 8004608:	e000e010 	.word	0xe000e010

0800460c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b08a      	sub	sp, #40	; 0x28
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004614:	2300      	movs	r3, #0
 8004616:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004618:	f7ff fb6c 	bl	8003cf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800461c:	4b57      	ldr	r3, [pc, #348]	; (800477c <pvPortMalloc+0x170>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004624:	f000 f90c 	bl	8004840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004628:	4b55      	ldr	r3, [pc, #340]	; (8004780 <pvPortMalloc+0x174>)
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4013      	ands	r3, r2
 8004630:	2b00      	cmp	r3, #0
 8004632:	f040 808c 	bne.w	800474e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d01c      	beq.n	8004676 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800463c:	2208      	movs	r2, #8
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4413      	add	r3, r2
 8004642:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	2b00      	cmp	r3, #0
 800464c:	d013      	beq.n	8004676 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f023 0307 	bic.w	r3, r3, #7
 8004654:	3308      	adds	r3, #8
 8004656:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	2b00      	cmp	r3, #0
 8004660:	d009      	beq.n	8004676 <pvPortMalloc+0x6a>
	__asm volatile
 8004662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004666:	f383 8811 	msr	BASEPRI, r3
 800466a:	f3bf 8f6f 	isb	sy
 800466e:	f3bf 8f4f 	dsb	sy
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	e7fe      	b.n	8004674 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d068      	beq.n	800474e <pvPortMalloc+0x142>
 800467c:	4b41      	ldr	r3, [pc, #260]	; (8004784 <pvPortMalloc+0x178>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	429a      	cmp	r2, r3
 8004684:	d863      	bhi.n	800474e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004686:	4b40      	ldr	r3, [pc, #256]	; (8004788 <pvPortMalloc+0x17c>)
 8004688:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800468a:	4b3f      	ldr	r3, [pc, #252]	; (8004788 <pvPortMalloc+0x17c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004690:	e004      	b.n	800469c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004694:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d903      	bls.n	80046ae <pvPortMalloc+0xa2>
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1f1      	bne.n	8004692 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80046ae:	4b33      	ldr	r3, [pc, #204]	; (800477c <pvPortMalloc+0x170>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d04a      	beq.n	800474e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046b8:	6a3b      	ldr	r3, [r7, #32]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2208      	movs	r2, #8
 80046be:	4413      	add	r3, r2
 80046c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	6a3b      	ldr	r3, [r7, #32]
 80046c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	1ad2      	subs	r2, r2, r3
 80046d2:	2308      	movs	r3, #8
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d91e      	bls.n	8004718 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4413      	add	r3, r2
 80046e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d009      	beq.n	8004700 <pvPortMalloc+0xf4>
 80046ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f0:	f383 8811 	msr	BASEPRI, r3
 80046f4:	f3bf 8f6f 	isb	sy
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	613b      	str	r3, [r7, #16]
 80046fe:	e7fe      	b.n	80046fe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	1ad2      	subs	r2, r2, r3
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800470c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004712:	69b8      	ldr	r0, [r7, #24]
 8004714:	f000 f8f6 	bl	8004904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004718:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <pvPortMalloc+0x178>)
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	4a18      	ldr	r2, [pc, #96]	; (8004784 <pvPortMalloc+0x178>)
 8004724:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004726:	4b17      	ldr	r3, [pc, #92]	; (8004784 <pvPortMalloc+0x178>)
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	4b18      	ldr	r3, [pc, #96]	; (800478c <pvPortMalloc+0x180>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d203      	bcs.n	800473a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004732:	4b14      	ldr	r3, [pc, #80]	; (8004784 <pvPortMalloc+0x178>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a15      	ldr	r2, [pc, #84]	; (800478c <pvPortMalloc+0x180>)
 8004738:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	4b10      	ldr	r3, [pc, #64]	; (8004780 <pvPortMalloc+0x174>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	431a      	orrs	r2, r3
 8004744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004746:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800474e:	f7ff fadf 	bl	8003d10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	2b00      	cmp	r3, #0
 800475a:	d009      	beq.n	8004770 <pvPortMalloc+0x164>
 800475c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004760:	f383 8811 	msr	BASEPRI, r3
 8004764:	f3bf 8f6f 	isb	sy
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	e7fe      	b.n	800476e <pvPortMalloc+0x162>
	return pvReturn;
 8004770:	69fb      	ldr	r3, [r7, #28]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3728      	adds	r7, #40	; 0x28
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	20000d68 	.word	0x20000d68
 8004780:	20000d74 	.word	0x20000d74
 8004784:	20000d6c 	.word	0x20000d6c
 8004788:	20000d60 	.word	0x20000d60
 800478c:	20000d70 	.word	0x20000d70

08004790 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d046      	beq.n	8004830 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80047a2:	2308      	movs	r3, #8
 80047a4:	425b      	negs	r3, r3
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	4413      	add	r3, r2
 80047aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	4b20      	ldr	r3, [pc, #128]	; (8004838 <vPortFree+0xa8>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4013      	ands	r3, r2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <vPortFree+0x42>
 80047be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	e7fe      	b.n	80047d0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d009      	beq.n	80047ee <vPortFree+0x5e>
 80047da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047de:	f383 8811 	msr	BASEPRI, r3
 80047e2:	f3bf 8f6f 	isb	sy
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	60bb      	str	r3, [r7, #8]
 80047ec:	e7fe      	b.n	80047ec <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	4b11      	ldr	r3, [pc, #68]	; (8004838 <vPortFree+0xa8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d019      	beq.n	8004830 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d115      	bne.n	8004830 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	4b0b      	ldr	r3, [pc, #44]	; (8004838 <vPortFree+0xa8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	43db      	mvns	r3, r3
 800480e:	401a      	ands	r2, r3
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004814:	f7ff fa6e 	bl	8003cf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	4b07      	ldr	r3, [pc, #28]	; (800483c <vPortFree+0xac>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4413      	add	r3, r2
 8004822:	4a06      	ldr	r2, [pc, #24]	; (800483c <vPortFree+0xac>)
 8004824:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004826:	6938      	ldr	r0, [r7, #16]
 8004828:	f000 f86c 	bl	8004904 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800482c:	f7ff fa70 	bl	8003d10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004830:	bf00      	nop
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	20000d74 	.word	0x20000d74
 800483c:	20000d6c 	.word	0x20000d6c

08004840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004846:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800484a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800484c:	4b27      	ldr	r3, [pc, #156]	; (80048ec <prvHeapInit+0xac>)
 800484e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00c      	beq.n	8004874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3307      	adds	r3, #7
 800485e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0307 	bic.w	r3, r3, #7
 8004866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	4a1f      	ldr	r2, [pc, #124]	; (80048ec <prvHeapInit+0xac>)
 8004870:	4413      	add	r3, r2
 8004872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004878:	4a1d      	ldr	r2, [pc, #116]	; (80048f0 <prvHeapInit+0xb0>)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800487e:	4b1c      	ldr	r3, [pc, #112]	; (80048f0 <prvHeapInit+0xb0>)
 8004880:	2200      	movs	r2, #0
 8004882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4413      	add	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800488c:	2208      	movs	r2, #8
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0307 	bic.w	r3, r3, #7
 800489a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4a15      	ldr	r2, [pc, #84]	; (80048f4 <prvHeapInit+0xb4>)
 80048a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80048a2:	4b14      	ldr	r3, [pc, #80]	; (80048f4 <prvHeapInit+0xb4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2200      	movs	r2, #0
 80048a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80048aa:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <prvHeapInit+0xb4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	1ad2      	subs	r2, r2, r3
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048c0:	4b0c      	ldr	r3, [pc, #48]	; (80048f4 <prvHeapInit+0xb4>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4a0a      	ldr	r2, [pc, #40]	; (80048f8 <prvHeapInit+0xb8>)
 80048ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a09      	ldr	r2, [pc, #36]	; (80048fc <prvHeapInit+0xbc>)
 80048d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048d8:	4b09      	ldr	r3, [pc, #36]	; (8004900 <prvHeapInit+0xc0>)
 80048da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048de:	601a      	str	r2, [r3, #0]
}
 80048e0:	bf00      	nop
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	20000160 	.word	0x20000160
 80048f0:	20000d60 	.word	0x20000d60
 80048f4:	20000d68 	.word	0x20000d68
 80048f8:	20000d70 	.word	0x20000d70
 80048fc:	20000d6c 	.word	0x20000d6c
 8004900:	20000d74 	.word	0x20000d74

08004904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800490c:	4b27      	ldr	r3, [pc, #156]	; (80049ac <prvInsertBlockIntoFreeList+0xa8>)
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	e002      	b.n	8004918 <prvInsertBlockIntoFreeList+0x14>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	429a      	cmp	r2, r3
 8004920:	d8f7      	bhi.n	8004912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	4413      	add	r3, r2
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	429a      	cmp	r2, r3
 8004932:	d108      	bne.n	8004946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	441a      	add	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	441a      	add	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d118      	bne.n	800498c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	4b14      	ldr	r3, [pc, #80]	; (80049b0 <prvInsertBlockIntoFreeList+0xac>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d00d      	beq.n	8004982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	441a      	add	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	e008      	b.n	8004994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004982:	4b0b      	ldr	r3, [pc, #44]	; (80049b0 <prvInsertBlockIntoFreeList+0xac>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	e003      	b.n	8004994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	429a      	cmp	r2, r3
 800499a:	d002      	beq.n	80049a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr
 80049ac:	20000d60 	.word	0x20000d60
 80049b0:	20000d68 	.word	0x20000d68

080049b4 <page_init_display>:
  * @brief  
  * @param  None
  * @retval  None
  */
void page_init_display(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af02      	add	r7, sp, #8
	ssd1331_draw_1616GB2312(0,0,c_ch1616GB2312_1,5,GREEN);		//""
 80049ba:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	2305      	movs	r3, #5
 80049c2:	4a11      	ldr	r2, [pc, #68]	; (8004a08 <page_init_display+0x54>)
 80049c4:	2100      	movs	r1, #0
 80049c6:	2000      	movs	r0, #0
 80049c8:	f000 f9a5 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,16,c_ch1616GB2312_2,5,YELLOW);	//""
 80049cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	2305      	movs	r3, #5
 80049d4:	4a0d      	ldr	r2, [pc, #52]	; (8004a0c <page_init_display+0x58>)
 80049d6:	2110      	movs	r1, #16
 80049d8:	2000      	movs	r0, #0
 80049da:	f000 f99c 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,32,c_ch1616GB2312_3,5,BLUE);		//""
 80049de:	231f      	movs	r3, #31
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	2305      	movs	r3, #5
 80049e4:	4a0a      	ldr	r2, [pc, #40]	; (8004a10 <page_init_display+0x5c>)
 80049e6:	2120      	movs	r1, #32
 80049e8:	2000      	movs	r0, #0
 80049ea:	f000 f994 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,48,c_ch1616GB2312_4,5,RED);		//"..."
 80049ee:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	2305      	movs	r3, #5
 80049f6:	4a07      	ldr	r2, [pc, #28]	; (8004a14 <page_init_display+0x60>)
 80049f8:	2130      	movs	r1, #48	; 0x30
 80049fa:	2000      	movs	r0, #0
 80049fc:	f000 f98b 	bl	8004d16 <ssd1331_draw_1616GB2312>
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	0800577c 	.word	0x0800577c
 8004a0c:	0800581c 	.word	0x0800581c
 8004a10:	080058bc 	.word	0x080058bc
 8004a14:	0800595c 	.word	0x0800595c

08004a18 <page_volt_display>:
  * @brief  
  * @param  None
  * @retval  None
  */
void page_volt_display(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af02      	add	r7, sp, #8
	ssd1331_draw_1616GB2312(16,0,c_ch1616GB2312_5,4,GREEN);		//""
 8004a1e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	2304      	movs	r3, #4
 8004a26:	4a1e      	ldr	r2, [pc, #120]	; (8004aa0 <page_volt_display+0x88>)
 8004a28:	2100      	movs	r1, #0
 8004a2a:	2010      	movs	r0, #16
 8004a2c:	f000 f973 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,16,c_ch1616GB2312_6,3,YELLOW);	//""
 8004a30:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	2303      	movs	r3, #3
 8004a38:	4a1a      	ldr	r2, [pc, #104]	; (8004aa4 <page_volt_display+0x8c>)
 8004a3a:	2110      	movs	r1, #16
 8004a3c:	2000      	movs	r0, #0
 8004a3e:	f000 f96a 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,32,c_ch1616GB2312_7,3,BLUE);		//""
 8004a42:	231f      	movs	r3, #31
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	2303      	movs	r3, #3
 8004a48:	4a17      	ldr	r2, [pc, #92]	; (8004aa8 <page_volt_display+0x90>)
 8004a4a:	2120      	movs	r1, #32
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	f000 f962 	bl	8004d16 <ssd1331_draw_1616GB2312>
	ssd1331_draw_1616GB2312(0,48,c_ch1616GB2312_8,3,RED);		//""
 8004a52:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	2303      	movs	r3, #3
 8004a5a:	4a14      	ldr	r2, [pc, #80]	; (8004aac <page_volt_display+0x94>)
 8004a5c:	2130      	movs	r1, #48	; 0x30
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f000 f959 	bl	8004d16 <ssd1331_draw_1616GB2312>

	ssd1331_display_string(48,16,"12.34V",16,YELLOW);
 8004a64:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	2310      	movs	r3, #16
 8004a6c:	4a10      	ldr	r2, [pc, #64]	; (8004ab0 <page_volt_display+0x98>)
 8004a6e:	2110      	movs	r1, #16
 8004a70:	2030      	movs	r0, #48	; 0x30
 8004a72:	f000 f907 	bl	8004c84 <ssd1331_display_string>
	ssd1331_display_string(48,32,"12.34A",16,BLUE);
 8004a76:	231f      	movs	r3, #31
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	2310      	movs	r3, #16
 8004a7c:	4a0d      	ldr	r2, [pc, #52]	; (8004ab4 <page_volt_display+0x9c>)
 8004a7e:	2120      	movs	r1, #32
 8004a80:	2030      	movs	r0, #48	; 0x30
 8004a82:	f000 f8ff 	bl	8004c84 <ssd1331_display_string>
	ssd1331_display_string(48,48,"12.34%",16,RED);
 8004a86:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004a8a:	9300      	str	r3, [sp, #0]
 8004a8c:	2310      	movs	r3, #16
 8004a8e:	4a0a      	ldr	r2, [pc, #40]	; (8004ab8 <page_volt_display+0xa0>)
 8004a90:	2130      	movs	r1, #48	; 0x30
 8004a92:	2030      	movs	r0, #48	; 0x30
 8004a94:	f000 f8f6 	bl	8004c84 <ssd1331_display_string>
}
 8004a98:	bf00      	nop
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	080059fc 	.word	0x080059fc
 8004aa4:	08005a7c 	.word	0x08005a7c
 8004aa8:	08005adc 	.word	0x08005adc
 8004aac:	08005b3c 	.word	0x08005b3c
 8004ab0:	08005738 	.word	0x08005738
 8004ab4:	08005740 	.word	0x08005740
 8004ab8:	08005748 	.word	0x08005748

08004abc <ssd1331_write_byte>:
   *						   0: Writes to the command register
   *						   1: Writes to the display data ram
   * @retval None
 **/
void ssd1331_write_byte(uint8_t chData, uint8_t chCmd)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	460a      	mov	r2, r1
 8004ac6:	71fb      	strb	r3, [r7, #7]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	71bb      	strb	r3, [r7, #6]
	if (chCmd) {
 8004acc:	79bb      	ldrb	r3, [r7, #6]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d005      	beq.n	8004ade <ssd1331_write_byte+0x22>
	 	__SSD1331_DC_SET();
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	4811      	ldr	r0, [pc, #68]	; (8004b1c <ssd1331_write_byte+0x60>)
 8004ad8:	f7fb ffda 	bl	8000a90 <HAL_GPIO_WritePin>
 8004adc:	e004      	b.n	8004ae8 <ssd1331_write_byte+0x2c>
	} else {
	 	__SSD1331_DC_CLR();
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	480e      	ldr	r0, [pc, #56]	; (8004b1c <ssd1331_write_byte+0x60>)
 8004ae4:	f7fb ffd4 	bl	8000a90 <HAL_GPIO_WritePin>
	}

	__SSD1331_CS_CLR();
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2102      	movs	r1, #2
 8004aec:	480b      	ldr	r0, [pc, #44]	; (8004b1c <ssd1331_write_byte+0x60>)
 8004aee:	f7fb ffcf 	bl	8000a90 <HAL_GPIO_WritePin>
		__SSD1331_SDIN_CLR();
		__SSD1331_SCLK_SET();
		chData<<=1;
	}
#else
	__SSD1331_WRITE_BYTE(chData);
 8004af2:	1df9      	adds	r1, r7, #7
 8004af4:	230a      	movs	r3, #10
 8004af6:	2201      	movs	r2, #1
 8004af8:	4809      	ldr	r0, [pc, #36]	; (8004b20 <ssd1331_write_byte+0x64>)
 8004afa:	f7fe fb37 	bl	800316c <HAL_SPI_Transmit>
#endif

	__SSD1331_CS_SET();
 8004afe:	2201      	movs	r2, #1
 8004b00:	2102      	movs	r1, #2
 8004b02:	4806      	ldr	r0, [pc, #24]	; (8004b1c <ssd1331_write_byte+0x60>)
 8004b04:	f7fb ffc4 	bl	8000a90 <HAL_GPIO_WritePin>
	__SSD1331_DC_SET();
 8004b08:	2201      	movs	r2, #1
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	4803      	ldr	r0, [pc, #12]	; (8004b1c <ssd1331_write_byte+0x60>)
 8004b0e:	f7fb ffbf 	bl	8000a90 <HAL_GPIO_WritePin>
}
 8004b12:	bf00      	nop
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	40010800 	.word	0x40010800
 8004b20:	20000e5c 	.word	0x20000e5c

08004b24 <ssd1331_draw_point>:

void ssd1331_draw_point(uint8_t chXpos, uint8_t chYpos, uint16_t hwColor)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	71fb      	strb	r3, [r7, #7]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	71bb      	strb	r3, [r7, #6]
 8004b32:	4613      	mov	r3, r2
 8004b34:	80bb      	strh	r3, [r7, #4]
	if (chXpos >= OLED_WIDTH || chYpos >= OLED_HEIGHT) {
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	2b5f      	cmp	r3, #95	; 0x5f
 8004b3a:	d82b      	bhi.n	8004b94 <ssd1331_draw_point+0x70>
 8004b3c:	79bb      	ldrb	r3, [r7, #6]
 8004b3e:	2b3f      	cmp	r3, #63	; 0x3f
 8004b40:	d828      	bhi.n	8004b94 <ssd1331_draw_point+0x70>
		return;
	}

    //set column point
    ssd1331_write_byte(SET_COLUMN_ADDRESS, SSD1331_CMD);
 8004b42:	2100      	movs	r1, #0
 8004b44:	2015      	movs	r0, #21
 8004b46:	f7ff ffb9 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(chXpos, SSD1331_CMD);
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7ff ffb4 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(OLED_WIDTH - 1, SSD1331_CMD);
 8004b54:	2100      	movs	r1, #0
 8004b56:	205f      	movs	r0, #95	; 0x5f
 8004b58:	f7ff ffb0 	bl	8004abc <ssd1331_write_byte>
    //set row point
    ssd1331_write_byte(SET_ROW_ADDRESS, SSD1331_CMD);
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	2075      	movs	r0, #117	; 0x75
 8004b60:	f7ff ffac 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(chYpos, SSD1331_CMD);
 8004b64:	79bb      	ldrb	r3, [r7, #6]
 8004b66:	2100      	movs	r1, #0
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff ffa7 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(OLED_HEIGHT - 1, SSD1331_CMD);
 8004b6e:	2100      	movs	r1, #0
 8004b70:	203f      	movs	r0, #63	; 0x3f
 8004b72:	f7ff ffa3 	bl	8004abc <ssd1331_write_byte>

    //fill 16bit colour
	ssd1331_write_byte(hwColor >> 8, SSD1331_DATA);
 8004b76:	88bb      	ldrh	r3, [r7, #4]
 8004b78:	0a1b      	lsrs	r3, r3, #8
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2101      	movs	r1, #1
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff ff9b 	bl	8004abc <ssd1331_write_byte>
	ssd1331_write_byte(hwColor, SSD1331_DATA);
 8004b86:	88bb      	ldrh	r3, [r7, #4]
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff ff95 	bl	8004abc <ssd1331_write_byte>
 8004b92:	e000      	b.n	8004b96 <ssd1331_draw_point+0x72>
		return;
 8004b94:	bf00      	nop
}
 8004b96:	3708      	adds	r7, #8
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <ssd1331_display_char>:
  * @param  chSize:
  * @param  chMode
  * @retval
**/
void ssd1331_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr, uint8_t chSize, uint16_t hwColor)
{
 8004b9c:	b590      	push	{r4, r7, lr}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	4604      	mov	r4, r0
 8004ba4:	4608      	mov	r0, r1
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4623      	mov	r3, r4
 8004bac:	71fb      	strb	r3, [r7, #7]
 8004bae:	4603      	mov	r3, r0
 8004bb0:	71bb      	strb	r3, [r7, #6]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	717b      	strb	r3, [r7, #5]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	713b      	strb	r3, [r7, #4]
	uint8_t i, j, chTemp;
	uint8_t chYpos0 = chYpos;
 8004bba:	79bb      	ldrb	r3, [r7, #6]
 8004bbc:	733b      	strb	r3, [r7, #12]

	if (chXpos >= OLED_WIDTH || chYpos >= OLED_HEIGHT) {
 8004bbe:	79fb      	ldrb	r3, [r7, #7]
 8004bc0:	2b5f      	cmp	r3, #95	; 0x5f
 8004bc2:	d857      	bhi.n	8004c74 <ssd1331_display_char+0xd8>
 8004bc4:	79bb      	ldrb	r3, [r7, #6]
 8004bc6:	2b3f      	cmp	r3, #63	; 0x3f
 8004bc8:	d854      	bhi.n	8004c74 <ssd1331_display_char+0xd8>
		return;
	}

    for (i = 0; i < chSize; i ++) {
 8004bca:	2300      	movs	r3, #0
 8004bcc:	73fb      	strb	r3, [r7, #15]
 8004bce:	e04c      	b.n	8004c6a <ssd1331_display_char+0xce>
		if (FONT_1206 == chSize) {
 8004bd0:	793b      	ldrb	r3, [r7, #4]
 8004bd2:	2b0c      	cmp	r3, #12
 8004bd4:	d10d      	bne.n	8004bf2 <ssd1331_display_char+0x56>
			chTemp = c_chFont1206[chChr - 0x20][i];
 8004bd6:	797b      	ldrb	r3, [r7, #5]
 8004bd8:	f1a3 0220 	sub.w	r2, r3, #32
 8004bdc:	7bf9      	ldrb	r1, [r7, #15]
 8004bde:	4827      	ldr	r0, [pc, #156]	; (8004c7c <ssd1331_display_char+0xe0>)
 8004be0:	4613      	mov	r3, r2
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	4413      	add	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4403      	add	r3, r0
 8004bea:	440b      	add	r3, r1
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	737b      	strb	r3, [r7, #13]
 8004bf0:	e00c      	b.n	8004c0c <ssd1331_display_char+0x70>
		} else if (FONT_1608 == chSize) {
 8004bf2:	793b      	ldrb	r3, [r7, #4]
 8004bf4:	2b10      	cmp	r3, #16
 8004bf6:	d109      	bne.n	8004c0c <ssd1331_display_char+0x70>
			chTemp = c_chFont1608[chChr - 0x20][i];
 8004bf8:	797b      	ldrb	r3, [r7, #5]
 8004bfa:	f1a3 0220 	sub.w	r2, r3, #32
 8004bfe:	7bfb      	ldrb	r3, [r7, #15]
 8004c00:	491f      	ldr	r1, [pc, #124]	; (8004c80 <ssd1331_display_char+0xe4>)
 8004c02:	0112      	lsls	r2, r2, #4
 8004c04:	440a      	add	r2, r1
 8004c06:	4413      	add	r3, r2
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	737b      	strb	r3, [r7, #13]
		}

        for (j = 0; j < 8; j ++) {
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	73bb      	strb	r3, [r7, #14]
 8004c10:	e025      	b.n	8004c5e <ssd1331_display_char+0xc2>
    		if (chTemp & 0x80) {
 8004c12:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da06      	bge.n	8004c28 <ssd1331_display_char+0x8c>
				ssd1331_draw_point(chXpos, chYpos, hwColor);
 8004c1a:	8c3a      	ldrh	r2, [r7, #32]
 8004c1c:	79b9      	ldrb	r1, [r7, #6]
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff ff7f 	bl	8004b24 <ssd1331_draw_point>
 8004c26:	e005      	b.n	8004c34 <ssd1331_display_char+0x98>
    		} else {
    			ssd1331_draw_point(chXpos, chYpos,0x0000);
 8004c28:	79b9      	ldrb	r1, [r7, #6]
 8004c2a:	79fb      	ldrb	r3, [r7, #7]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff ff78 	bl	8004b24 <ssd1331_draw_point>
    		}
			chTemp <<= 1;
 8004c34:	7b7b      	ldrb	r3, [r7, #13]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	737b      	strb	r3, [r7, #13]
			chYpos ++;
 8004c3a:	79bb      	ldrb	r3, [r7, #6]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	71bb      	strb	r3, [r7, #6]
			if ((chYpos - chYpos0) == chSize) {
 8004c40:	79ba      	ldrb	r2, [r7, #6]
 8004c42:	7b3b      	ldrb	r3, [r7, #12]
 8004c44:	1ad2      	subs	r2, r2, r3
 8004c46:	793b      	ldrb	r3, [r7, #4]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d105      	bne.n	8004c58 <ssd1331_display_char+0xbc>
				chYpos = chYpos0;
 8004c4c:	7b3b      	ldrb	r3, [r7, #12]
 8004c4e:	71bb      	strb	r3, [r7, #6]
				chXpos ++;
 8004c50:	79fb      	ldrb	r3, [r7, #7]
 8004c52:	3301      	adds	r3, #1
 8004c54:	71fb      	strb	r3, [r7, #7]
				break;
 8004c56:	e005      	b.n	8004c64 <ssd1331_display_char+0xc8>
        for (j = 0; j < 8; j ++) {
 8004c58:	7bbb      	ldrb	r3, [r7, #14]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	73bb      	strb	r3, [r7, #14]
 8004c5e:	7bbb      	ldrb	r3, [r7, #14]
 8004c60:	2b07      	cmp	r3, #7
 8004c62:	d9d6      	bls.n	8004c12 <ssd1331_display_char+0x76>
    for (i = 0; i < chSize; i ++) {
 8004c64:	7bfb      	ldrb	r3, [r7, #15]
 8004c66:	3301      	adds	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
 8004c6a:	7bfa      	ldrb	r2, [r7, #15]
 8004c6c:	793b      	ldrb	r3, [r7, #4]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d3ae      	bcc.n	8004bd0 <ssd1331_display_char+0x34>
 8004c72:	e000      	b.n	8004c76 <ssd1331_display_char+0xda>
		return;
 8004c74:	bf00      	nop
			}
		}
    }
}
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd90      	pop	{r4, r7, pc}
 8004c7c:	08005b9c 	.word	0x08005b9c
 8004c80:	08006010 	.word	0x08006010

08004c84 <ssd1331_display_string>:
  * @param  pchString: Pointer to a string to display on the screen
  *
  * @retval  None
**/
void ssd1331_display_string(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchString, uint8_t chSize, uint16_t hwColor)
{
 8004c84:	b590      	push	{r4, r7, lr}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af02      	add	r7, sp, #8
 8004c8a:	603a      	str	r2, [r7, #0]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	4603      	mov	r3, r0
 8004c90:	71fb      	strb	r3, [r7, #7]
 8004c92:	460b      	mov	r3, r1
 8004c94:	71bb      	strb	r3, [r7, #6]
 8004c96:	4613      	mov	r3, r2
 8004c98:	717b      	strb	r3, [r7, #5]
	if (chXpos >= OLED_WIDTH || chYpos >= OLED_HEIGHT) {
 8004c9a:	79fb      	ldrb	r3, [r7, #7]
 8004c9c:	2b5f      	cmp	r3, #95	; 0x5f
 8004c9e:	d836      	bhi.n	8004d0e <ssd1331_display_string+0x8a>
 8004ca0:	79bb      	ldrb	r3, [r7, #6]
 8004ca2:	2b3f      	cmp	r3, #63	; 0x3f
 8004ca4:	d833      	bhi.n	8004d0e <ssd1331_display_string+0x8a>
		return;
	}

    while (*pchString != '\0') {
 8004ca6:	e02d      	b.n	8004d04 <ssd1331_display_string+0x80>
        if (chXpos > (OLED_WIDTH - chSize / 2)) {
 8004ca8:	79fa      	ldrb	r2, [r7, #7]
 8004caa:	797b      	ldrb	r3, [r7, #5]
 8004cac:	085b      	lsrs	r3, r3, #1
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	dd12      	ble.n	8004cde <ssd1331_display_string+0x5a>
			chXpos = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 8004cbc:	79ba      	ldrb	r2, [r7, #6]
 8004cbe:	797b      	ldrb	r3, [r7, #5]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (OLED_HEIGHT - chSize)) {
 8004cc4:	79ba      	ldrb	r2, [r7, #6]
 8004cc6:	797b      	ldrb	r3, [r7, #5]
 8004cc8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	dd06      	ble.n	8004cde <ssd1331_display_string+0x5a>
				chYpos = chXpos = 0;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	71fb      	strb	r3, [r7, #7]
 8004cd4:	79fb      	ldrb	r3, [r7, #7]
 8004cd6:	71bb      	strb	r3, [r7, #6]
				ssd1331_clear_screen(0x00);
 8004cd8:	2000      	movs	r0, #0
 8004cda:	f000 f8a7 	bl	8004e2c <ssd1331_clear_screen>
			}
		}

        ssd1331_display_char(chXpos, chYpos, *pchString, chSize, hwColor);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	781a      	ldrb	r2, [r3, #0]
 8004ce2:	797c      	ldrb	r4, [r7, #5]
 8004ce4:	79b9      	ldrb	r1, [r7, #6]
 8004ce6:	79f8      	ldrb	r0, [r7, #7]
 8004ce8:	8b3b      	ldrh	r3, [r7, #24]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	4623      	mov	r3, r4
 8004cee:	f7ff ff55 	bl	8004b9c <ssd1331_display_char>
        chXpos += chSize / 2;
 8004cf2:	797b      	ldrb	r3, [r7, #5]
 8004cf4:	085b      	lsrs	r3, r3, #1
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	71fb      	strb	r3, [r7, #7]
        pchString ++;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	3301      	adds	r3, #1
 8004d02:	603b      	str	r3, [r7, #0]
    while (*pchString != '\0') {
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1cd      	bne.n	8004ca8 <ssd1331_display_string+0x24>
 8004d0c:	e000      	b.n	8004d10 <ssd1331_display_string+0x8c>
		return;
 8004d0e:	bf00      	nop
    }
}
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd90      	pop	{r4, r7, pc}

08004d16 <ssd1331_draw_1616GB2312>:
		}
	}
}

void ssd1331_draw_1616GB2312(uint8_t chXpos, uint8_t chYpos, const uint8_t (*pData)[32], uint8_t chNum, uint16_t hwColor)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b084      	sub	sp, #16
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	603a      	str	r2, [r7, #0]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4603      	mov	r3, r0
 8004d22:	71fb      	strb	r3, [r7, #7]
 8004d24:	460b      	mov	r3, r1
 8004d26:	71bb      	strb	r3, [r7, #6]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	717b      	strb	r3, [r7, #5]
	uint8_t i, j, k;
	uint8_t chTemp = 0, chYpos0 = chYpos;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	733b      	strb	r3, [r7, #12]
 8004d30:	79bb      	ldrb	r3, [r7, #6]
 8004d32:	72fb      	strb	r3, [r7, #11]


	for (k=0; k<chNum; k++) {
 8004d34:	2300      	movs	r3, #0
 8004d36:	737b      	strb	r3, [r7, #13]
 8004d38:	e036      	b.n	8004da8 <ssd1331_draw_1616GB2312+0x92>
		for (i = 0; i < 32; i ++) {
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	e02d      	b.n	8004d9c <ssd1331_draw_1616GB2312+0x86>
			chTemp = pData[k][i];
 8004d40:	7b7b      	ldrb	r3, [r7, #13]
 8004d42:	015b      	lsls	r3, r3, #5
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	441a      	add	r2, r3
 8004d48:	7bfb      	ldrb	r3, [r7, #15]
 8004d4a:	5cd3      	ldrb	r3, [r2, r3]
 8004d4c:	733b      	strb	r3, [r7, #12]
			for (j = 0; j < 8; j ++) {
 8004d4e:	2300      	movs	r3, #0
 8004d50:	73bb      	strb	r3, [r7, #14]
 8004d52:	e01d      	b.n	8004d90 <ssd1331_draw_1616GB2312+0x7a>
				if (chTemp & 0x80) {
 8004d54:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	da05      	bge.n	8004d68 <ssd1331_draw_1616GB2312+0x52>
					ssd1331_draw_point(chXpos, chYpos, hwColor);
 8004d5c:	8b3a      	ldrh	r2, [r7, #24]
 8004d5e:	79b9      	ldrb	r1, [r7, #6]
 8004d60:	79fb      	ldrb	r3, [r7, #7]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff fede 	bl	8004b24 <ssd1331_draw_point>
	    		}
				chTemp <<= 1;
 8004d68:	7b3b      	ldrb	r3, [r7, #12]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	733b      	strb	r3, [r7, #12]
				chYpos ++;
 8004d6e:	79bb      	ldrb	r3, [r7, #6]
 8004d70:	3301      	adds	r3, #1
 8004d72:	71bb      	strb	r3, [r7, #6]
				if ((chYpos - chYpos0) == 16) {
 8004d74:	79ba      	ldrb	r2, [r7, #6]
 8004d76:	7afb      	ldrb	r3, [r7, #11]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b10      	cmp	r3, #16
 8004d7c:	d105      	bne.n	8004d8a <ssd1331_draw_1616GB2312+0x74>
					chYpos = chYpos0;
 8004d7e:	7afb      	ldrb	r3, [r7, #11]
 8004d80:	71bb      	strb	r3, [r7, #6]
					chXpos ++;
 8004d82:	79fb      	ldrb	r3, [r7, #7]
 8004d84:	3301      	adds	r3, #1
 8004d86:	71fb      	strb	r3, [r7, #7]
					break;
 8004d88:	e005      	b.n	8004d96 <ssd1331_draw_1616GB2312+0x80>
			for (j = 0; j < 8; j ++) {
 8004d8a:	7bbb      	ldrb	r3, [r7, #14]
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	73bb      	strb	r3, [r7, #14]
 8004d90:	7bbb      	ldrb	r3, [r7, #14]
 8004d92:	2b07      	cmp	r3, #7
 8004d94:	d9de      	bls.n	8004d54 <ssd1331_draw_1616GB2312+0x3e>
		for (i = 0; i < 32; i ++) {
 8004d96:	7bfb      	ldrb	r3, [r7, #15]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	2b1f      	cmp	r3, #31
 8004da0:	d9ce      	bls.n	8004d40 <ssd1331_draw_1616GB2312+0x2a>
	for (k=0; k<chNum; k++) {
 8004da2:	7b7b      	ldrb	r3, [r7, #13]
 8004da4:	3301      	adds	r3, #1
 8004da6:	737b      	strb	r3, [r7, #13]
 8004da8:	7b7a      	ldrb	r2, [r7, #13]
 8004daa:	797b      	ldrb	r3, [r7, #5]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d3c4      	bcc.n	8004d3a <ssd1331_draw_1616GB2312+0x24>
				}
			}
		}
	}

}
 8004db0:	bf00      	nop
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <ssd1331_clear_window>:
/**
  * @brief  
  * @param  startXposX;startYposY;endXpos:X;endYpos:Y;
  * @retval  false
  */
bool ssd1331_clear_window(uint8_t startXpos, uint8_t startYpos, uint8_t endXpos, uint8_t endYpos) {
 8004db8:	b590      	push	{r4, r7, lr}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	4608      	mov	r0, r1
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	4623      	mov	r3, r4
 8004dc8:	71fb      	strb	r3, [r7, #7]
 8004dca:	4603      	mov	r3, r0
 8004dcc:	71bb      	strb	r3, [r7, #6]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	717b      	strb	r3, [r7, #5]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	713b      	strb	r3, [r7, #4]

	if ((startXpos > 95) || (startYpos > 63) || (endXpos > 95) || (endYpos > 63)) {
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	2b5f      	cmp	r3, #95	; 0x5f
 8004dda:	d808      	bhi.n	8004dee <ssd1331_clear_window+0x36>
 8004ddc:	79bb      	ldrb	r3, [r7, #6]
 8004dde:	2b3f      	cmp	r3, #63	; 0x3f
 8004de0:	d805      	bhi.n	8004dee <ssd1331_clear_window+0x36>
 8004de2:	797b      	ldrb	r3, [r7, #5]
 8004de4:	2b5f      	cmp	r3, #95	; 0x5f
 8004de6:	d802      	bhi.n	8004dee <ssd1331_clear_window+0x36>
 8004de8:	793b      	ldrb	r3, [r7, #4]
 8004dea:	2b3f      	cmp	r3, #63	; 0x3f
 8004dec:	d901      	bls.n	8004df2 <ssd1331_clear_window+0x3a>
		return false;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e018      	b.n	8004e24 <ssd1331_clear_window+0x6c>
	}

    ssd1331_write_byte(CLEAR_WINDOW, SSD1331_CMD);
 8004df2:	2100      	movs	r1, #0
 8004df4:	2025      	movs	r0, #37	; 0x25
 8004df6:	f7ff fe61 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(startXpos, SSD1331_CMD);
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7ff fe5c 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(startYpos, SSD1331_CMD);
 8004e04:	79bb      	ldrb	r3, [r7, #6]
 8004e06:	2100      	movs	r1, #0
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fe57 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(endXpos, SSD1331_CMD);
 8004e0e:	797b      	ldrb	r3, [r7, #5]
 8004e10:	2100      	movs	r1, #0
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fe52 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(endYpos, SSD1331_CMD);
 8004e18:	793b      	ldrb	r3, [r7, #4]
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff fe4d 	bl	8004abc <ssd1331_write_byte>

    return true;
 8004e22:	2301      	movs	r3, #1
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd90      	pop	{r4, r7, pc}

08004e2c <ssd1331_clear_screen>:
  * @brief  
  * @param  none
  * @retval  none
  */
void ssd1331_clear_screen(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
	ssd1331_clear_window(0,0,(OLED_WIDTH-1),(OLED_HEIGHT-1));
 8004e30:	233f      	movs	r3, #63	; 0x3f
 8004e32:	225f      	movs	r2, #95	; 0x5f
 8004e34:	2100      	movs	r1, #0
 8004e36:	2000      	movs	r0, #0
 8004e38:	f7ff ffbe 	bl	8004db8 <ssd1331_clear_window>
}
 8004e3c:	bf00      	nop
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <ssd1331_init>:


void ssd1331_init(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	__HAL_SPI_ENABLE(&hspi1);
 8004e44:	4b55      	ldr	r3, [pc, #340]	; (8004f9c <ssd1331_init+0x15c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	4b54      	ldr	r3, [pc, #336]	; (8004f9c <ssd1331_init+0x15c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e52:	601a      	str	r2, [r3, #0]

	__SSD1331_RES_SET();  //RES set
 8004e54:	2201      	movs	r2, #1
 8004e56:	2110      	movs	r1, #16
 8004e58:	4851      	ldr	r0, [pc, #324]	; (8004fa0 <ssd1331_init+0x160>)
 8004e5a:	f7fb fe19 	bl	8000a90 <HAL_GPIO_WritePin>
	__SSD1331_CS_SET();
 8004e5e:	2201      	movs	r2, #1
 8004e60:	2102      	movs	r1, #2
 8004e62:	484f      	ldr	r0, [pc, #316]	; (8004fa0 <ssd1331_init+0x160>)
 8004e64:	f7fb fe14 	bl	8000a90 <HAL_GPIO_WritePin>

	ssd1331_write_byte(DISPLAY_OFF, SSD1331_CMD);          //Display Off
 8004e68:	2100      	movs	r1, #0
 8004e6a:	20ae      	movs	r0, #174	; 0xae
 8004e6c:	f7ff fe26 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_CONTRAST_A, SSD1331_CMD);       //Set contrast for color A
 8004e70:	2100      	movs	r1, #0
 8004e72:	2081      	movs	r0, #129	; 0x81
 8004e74:	f7ff fe22 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0xFF, SSD1331_CMD);                     //145 0x91
 8004e78:	2100      	movs	r1, #0
 8004e7a:	20ff      	movs	r0, #255	; 0xff
 8004e7c:	f7ff fe1e 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_CONTRAST_B, SSD1331_CMD);       //Set contrast for color B
 8004e80:	2100      	movs	r1, #0
 8004e82:	2082      	movs	r0, #130	; 0x82
 8004e84:	f7ff fe1a 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0xFF, SSD1331_CMD);                     //80 0x50
 8004e88:	2100      	movs	r1, #0
 8004e8a:	20ff      	movs	r0, #255	; 0xff
 8004e8c:	f7ff fe16 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_CONTRAST_C, SSD1331_CMD);       //Set contrast for color C
 8004e90:	2100      	movs	r1, #0
 8004e92:	2083      	movs	r0, #131	; 0x83
 8004e94:	f7ff fe12 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0xFF, SSD1331_CMD);                     //125 0x7D
 8004e98:	2100      	movs	r1, #0
 8004e9a:	20ff      	movs	r0, #255	; 0xff
 8004e9c:	f7ff fe0e 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(MASTER_CURRENT_CONTROL, SSD1331_CMD);//master current control
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	2087      	movs	r0, #135	; 0x87
 8004ea4:	f7ff fe0a 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x06, SSD1331_CMD);                     //6
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	2006      	movs	r0, #6
 8004eac:	f7ff fe06 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_PRECHARGE_SPEED_A, SSD1331_CMD);//Set Second Pre-change Speed For ColorA
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	208a      	movs	r0, #138	; 0x8a
 8004eb4:	f7ff fe02 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x64, SSD1331_CMD);                     //100
 8004eb8:	2100      	movs	r1, #0
 8004eba:	2064      	movs	r0, #100	; 0x64
 8004ebc:	f7ff fdfe 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_PRECHARGE_SPEED_B, SSD1331_CMD);//Set Second Pre-change Speed For ColorB
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	208b      	movs	r0, #139	; 0x8b
 8004ec4:	f7ff fdfa 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x78, SSD1331_CMD);                     //120
 8004ec8:	2100      	movs	r1, #0
 8004eca:	2078      	movs	r0, #120	; 0x78
 8004ecc:	f7ff fdf6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_PRECHARGE_SPEED_C, SSD1331_CMD);//Set Second Pre-change Speed For ColorC
 8004ed0:	2100      	movs	r1, #0
 8004ed2:	208c      	movs	r0, #140	; 0x8c
 8004ed4:	f7ff fdf2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x64, SSD1331_CMD);                     //100
 8004ed8:	2100      	movs	r1, #0
 8004eda:	2064      	movs	r0, #100	; 0x64
 8004edc:	f7ff fdee 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_REMAP, SSD1331_CMD);            //set remap & data format
 8004ee0:	2100      	movs	r1, #0
 8004ee2:	20a0      	movs	r0, #160	; 0xa0
 8004ee4:	f7ff fdea 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x72, SSD1331_CMD);                     //0x72
 8004ee8:	2100      	movs	r1, #0
 8004eea:	2072      	movs	r0, #114	; 0x72
 8004eec:	f7ff fde6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_DISPLAY_START_LINE, SSD1331_CMD);//Set display Start Line
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	20a1      	movs	r0, #161	; 0xa1
 8004ef4:	f7ff fde2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x0, SSD1331_CMD);
 8004ef8:	2100      	movs	r1, #0
 8004efa:	2000      	movs	r0, #0
 8004efc:	f7ff fdde 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_DISPLAY_OFFSET, SSD1331_CMD);   //Set display offset
 8004f00:	2100      	movs	r1, #0
 8004f02:	20a2      	movs	r0, #162	; 0xa2
 8004f04:	f7ff fdda 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x0, SSD1331_CMD);
 8004f08:	2100      	movs	r1, #0
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	f7ff fdd6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(NORMAL_DISPLAY, SSD1331_CMD);       //Set display mode
 8004f10:	2100      	movs	r1, #0
 8004f12:	20a4      	movs	r0, #164	; 0xa4
 8004f14:	f7ff fdd2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_MULTIPLEX_RATIO, SSD1331_CMD);  //Set multiplex ratio
 8004f18:	2100      	movs	r1, #0
 8004f1a:	20a8      	movs	r0, #168	; 0xa8
 8004f1c:	f7ff fdce 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x3F, SSD1331_CMD);
 8004f20:	2100      	movs	r1, #0
 8004f22:	203f      	movs	r0, #63	; 0x3f
 8004f24:	f7ff fdca 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_MASTER_CONFIGURE, SSD1331_CMD); //Set master configuration
 8004f28:	2100      	movs	r1, #0
 8004f2a:	20ad      	movs	r0, #173	; 0xad
 8004f2c:	f7ff fdc6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x8E, SSD1331_CMD);
 8004f30:	2100      	movs	r1, #0
 8004f32:	208e      	movs	r0, #142	; 0x8e
 8004f34:	f7ff fdc2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(POWER_SAVE_MODE, SSD1331_CMD);      //Set Power Save Mode
 8004f38:	2100      	movs	r1, #0
 8004f3a:	20b0      	movs	r0, #176	; 0xb0
 8004f3c:	f7ff fdbe 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x00, SSD1331_CMD);                     //0x00
 8004f40:	2100      	movs	r1, #0
 8004f42:	2000      	movs	r0, #0
 8004f44:	f7ff fdba 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(PHASE_PERIOD_ADJUSTMENT, SSD1331_CMD);//phase 1 and 2 period adjustment
 8004f48:	2100      	movs	r1, #0
 8004f4a:	20b1      	movs	r0, #177	; 0xb1
 8004f4c:	f7ff fdb6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x31, SSD1331_CMD);                     //0x31
 8004f50:	2100      	movs	r1, #0
 8004f52:	2031      	movs	r0, #49	; 0x31
 8004f54:	f7ff fdb2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(DISPLAY_CLOCK_DIV, SSD1331_CMD);    //display clock divider/oscillator frequency
 8004f58:	2100      	movs	r1, #0
 8004f5a:	20b3      	movs	r0, #179	; 0xb3
 8004f5c:	f7ff fdae 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0xF0, SSD1331_CMD);
 8004f60:	2100      	movs	r1, #0
 8004f62:	20f0      	movs	r0, #240	; 0xf0
 8004f64:	f7ff fdaa 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_PRECHARGE_VOLTAGE, SSD1331_CMD);//Set Pre-Change Level
 8004f68:	2100      	movs	r1, #0
 8004f6a:	20bb      	movs	r0, #187	; 0xbb
 8004f6c:	f7ff fda6 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x3A, SSD1331_CMD);
 8004f70:	2100      	movs	r1, #0
 8004f72:	203a      	movs	r0, #58	; 0x3a
 8004f74:	f7ff fda2 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(SET_V_VOLTAGE, SSD1331_CMD);        //Set vcomH
 8004f78:	2100      	movs	r1, #0
 8004f7a:	20be      	movs	r0, #190	; 0xbe
 8004f7c:	f7ff fd9e 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(0x3E, SSD1331_CMD);
 8004f80:	2100      	movs	r1, #0
 8004f82:	203e      	movs	r0, #62	; 0x3e
 8004f84:	f7ff fd9a 	bl	8004abc <ssd1331_write_byte>
    ssd1331_write_byte(DEACTIVE_SCROLLING, SSD1331_CMD);   //disable scrolling
 8004f88:	2100      	movs	r1, #0
 8004f8a:	202e      	movs	r0, #46	; 0x2e
 8004f8c:	f7ff fd96 	bl	8004abc <ssd1331_write_byte>

    ssd1331_write_byte(NORMAL_BRIGHTNESS_DISPLAY_ON, SSD1331_CMD);//set display on
 8004f90:	2100      	movs	r1, #0
 8004f92:	20af      	movs	r0, #175	; 0xaf
 8004f94:	f7ff fd92 	bl	8004abc <ssd1331_write_byte>

//    ssd1331_clear_window();
}
 8004f98:	bf00      	nop
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20000e5c 	.word	0x20000e5c
 8004fa0:	40010800 	.word	0x40010800

08004fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004fa4:	b5b0      	push	{r4, r5, r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004faa:	f7fb f8d1 	bl	8000150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004fae:	f000 f81f 	bl	8004ff0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004fb2:	f000 f8eb 	bl	800518c <MX_GPIO_Init>
  MX_DMA_Init();
 8004fb6:	f000 f8bb 	bl	8005130 <MX_DMA_Init>
  MX_I2C1_Init();
 8004fba:	f000 f855 	bl	8005068 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004fbe:	f000 f881 	bl	80050c4 <MX_SPI1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004fc2:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <main+0x44>)
 8004fc4:	1d3c      	adds	r4, r7, #4
 8004fc6:	461d      	mov	r5, r3
 8004fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fcc:	682b      	ldr	r3, [r5, #0]
 8004fce:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004fd0:	1d3b      	adds	r3, r7, #4
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7fe fbf4 	bl	80037c2 <osThreadCreate>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	4b03      	ldr	r3, [pc, #12]	; (8004fec <main+0x48>)
 8004fde:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8004fe0:	f7fe fbe8 	bl	80037b4 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004fe4:	e7fe      	b.n	8004fe4 <main+0x40>
 8004fe6:	bf00      	nop
 8004fe8:	0800575c 	.word	0x0800575c
 8004fec:	20000d7c 	.word	0x20000d7c

08004ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b090      	sub	sp, #64	; 0x40
 8004ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ff6:	f107 0318 	add.w	r3, r7, #24
 8004ffa:	2228      	movs	r2, #40	; 0x28
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 fb78 	bl	80056f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005004:	1d3b      	adds	r3, r7, #4
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	605a      	str	r2, [r3, #4]
 800500c:	609a      	str	r2, [r3, #8]
 800500e:	60da      	str	r2, [r3, #12]
 8005010:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005012:	2302      	movs	r3, #2
 8005014:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005016:	2301      	movs	r3, #1
 8005018:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800501a:	2310      	movs	r3, #16
 800501c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800501e:	2300      	movs	r3, #0
 8005020:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005022:	f107 0318 	add.w	r3, r7, #24
 8005026:	4618      	mov	r0, r3
 8005028:	f7fd fc92 	bl	8002950 <HAL_RCC_OscConfig>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8005032:	f000 f935 	bl	80052a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005036:	230f      	movs	r3, #15
 8005038:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800503a:	2300      	movs	r3, #0
 800503c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005042:	2300      	movs	r3, #0
 8005044:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800504a:	1d3b      	adds	r3, r7, #4
 800504c:	2100      	movs	r1, #0
 800504e:	4618      	mov	r0, r3
 8005050:	f7fd fee2 	bl	8002e18 <HAL_RCC_ClockConfig>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800505a:	f000 f921 	bl	80052a0 <Error_Handler>
  }
}
 800505e:	bf00      	nop
 8005060:	3740      	adds	r7, #64	; 0x40
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800506c:	4b13      	ldr	r3, [pc, #76]	; (80050bc <MX_I2C1_Init+0x54>)
 800506e:	4a14      	ldr	r2, [pc, #80]	; (80050c0 <MX_I2C1_Init+0x58>)
 8005070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 8005072:	4b12      	ldr	r3, [pc, #72]	; (80050bc <MX_I2C1_Init+0x54>)
 8005074:	f242 7210 	movw	r2, #10000	; 0x2710
 8005078:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800507a:	4b10      	ldr	r3, [pc, #64]	; (80050bc <MX_I2C1_Init+0x54>)
 800507c:	2200      	movs	r2, #0
 800507e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 20;
 8005080:	4b0e      	ldr	r3, [pc, #56]	; (80050bc <MX_I2C1_Init+0x54>)
 8005082:	2214      	movs	r2, #20
 8005084:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005086:	4b0d      	ldr	r3, [pc, #52]	; (80050bc <MX_I2C1_Init+0x54>)
 8005088:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800508c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800508e:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <MX_I2C1_Init+0x54>)
 8005090:	2200      	movs	r2, #0
 8005092:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005094:	4b09      	ldr	r3, [pc, #36]	; (80050bc <MX_I2C1_Init+0x54>)
 8005096:	2200      	movs	r2, #0
 8005098:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800509a:	4b08      	ldr	r3, [pc, #32]	; (80050bc <MX_I2C1_Init+0x54>)
 800509c:	2200      	movs	r2, #0
 800509e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050a0:	4b06      	ldr	r3, [pc, #24]	; (80050bc <MX_I2C1_Init+0x54>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80050a6:	4805      	ldr	r0, [pc, #20]	; (80050bc <MX_I2C1_Init+0x54>)
 80050a8:	f7fb fd0a 	bl	8000ac0 <HAL_I2C_Init>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80050b2:	f000 f8f5 	bl	80052a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80050b6:	bf00      	nop
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000dc4 	.word	0x20000dc4
 80050c0:	40005400 	.word	0x40005400

080050c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80050c8:	4b17      	ldr	r3, [pc, #92]	; (8005128 <MX_SPI1_Init+0x64>)
 80050ca:	4a18      	ldr	r2, [pc, #96]	; (800512c <MX_SPI1_Init+0x68>)
 80050cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80050ce:	4b16      	ldr	r3, [pc, #88]	; (8005128 <MX_SPI1_Init+0x64>)
 80050d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80050d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80050d6:	4b14      	ldr	r3, [pc, #80]	; (8005128 <MX_SPI1_Init+0x64>)
 80050d8:	2200      	movs	r2, #0
 80050da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80050dc:	4b12      	ldr	r3, [pc, #72]	; (8005128 <MX_SPI1_Init+0x64>)
 80050de:	2200      	movs	r2, #0
 80050e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80050e2:	4b11      	ldr	r3, [pc, #68]	; (8005128 <MX_SPI1_Init+0x64>)
 80050e4:	2202      	movs	r2, #2
 80050e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80050e8:	4b0f      	ldr	r3, [pc, #60]	; (8005128 <MX_SPI1_Init+0x64>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80050ee:	4b0e      	ldr	r3, [pc, #56]	; (8005128 <MX_SPI1_Init+0x64>)
 80050f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050f6:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <MX_SPI1_Init+0x64>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80050fc:	4b0a      	ldr	r3, [pc, #40]	; (8005128 <MX_SPI1_Init+0x64>)
 80050fe:	2200      	movs	r2, #0
 8005100:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005102:	4b09      	ldr	r3, [pc, #36]	; (8005128 <MX_SPI1_Init+0x64>)
 8005104:	2200      	movs	r2, #0
 8005106:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005108:	4b07      	ldr	r3, [pc, #28]	; (8005128 <MX_SPI1_Init+0x64>)
 800510a:	2200      	movs	r2, #0
 800510c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800510e:	4b06      	ldr	r3, [pc, #24]	; (8005128 <MX_SPI1_Init+0x64>)
 8005110:	220a      	movs	r2, #10
 8005112:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005114:	4804      	ldr	r0, [pc, #16]	; (8005128 <MX_SPI1_Init+0x64>)
 8005116:	f7fe fad1 	bl	80036bc <HAL_SPI_Init>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005120:	f000 f8be 	bl	80052a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005124:	bf00      	nop
 8005126:	bd80      	pop	{r7, pc}
 8005128:	20000e5c 	.word	0x20000e5c
 800512c:	40013000 	.word	0x40013000

08005130 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005136:	4b14      	ldr	r3, [pc, #80]	; (8005188 <MX_DMA_Init+0x58>)
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	4a13      	ldr	r2, [pc, #76]	; (8005188 <MX_DMA_Init+0x58>)
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	6153      	str	r3, [r2, #20]
 8005142:	4b11      	ldr	r3, [pc, #68]	; (8005188 <MX_DMA_Init+0x58>)
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	607b      	str	r3, [r7, #4]
 800514c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800514e:	2200      	movs	r2, #0
 8005150:	2105      	movs	r1, #5
 8005152:	200d      	movs	r0, #13
 8005154:	f7fb f931 	bl	80003ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8005158:	200d      	movs	r0, #13
 800515a:	f7fb f94a 	bl	80003f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800515e:	2200      	movs	r2, #0
 8005160:	2105      	movs	r1, #5
 8005162:	2010      	movs	r0, #16
 8005164:	f7fb f929 	bl	80003ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8005168:	2010      	movs	r0, #16
 800516a:	f7fb f942 	bl	80003f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800516e:	2200      	movs	r2, #0
 8005170:	2105      	movs	r1, #5
 8005172:	2011      	movs	r0, #17
 8005174:	f7fb f921 	bl	80003ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8005178:	2011      	movs	r0, #17
 800517a:	f7fb f93a 	bl	80003f2 <HAL_NVIC_EnableIRQ>

}
 800517e:	bf00      	nop
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40021000 	.word	0x40021000

0800518c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005192:	f107 0308 	add.w	r3, r7, #8
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]
 800519a:	605a      	str	r2, [r3, #4]
 800519c:	609a      	str	r2, [r3, #8]
 800519e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80051a0:	4b17      	ldr	r3, [pc, #92]	; (8005200 <MX_GPIO_Init+0x74>)
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	4a16      	ldr	r2, [pc, #88]	; (8005200 <MX_GPIO_Init+0x74>)
 80051a6:	f043 0304 	orr.w	r3, r3, #4
 80051aa:	6193      	str	r3, [r2, #24]
 80051ac:	4b14      	ldr	r3, [pc, #80]	; (8005200 <MX_GPIO_Init+0x74>)
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	607b      	str	r3, [r7, #4]
 80051b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80051b8:	4b11      	ldr	r3, [pc, #68]	; (8005200 <MX_GPIO_Init+0x74>)
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	4a10      	ldr	r2, [pc, #64]	; (8005200 <MX_GPIO_Init+0x74>)
 80051be:	f043 0308 	orr.w	r3, r3, #8
 80051c2:	6193      	str	r3, [r2, #24]
 80051c4:	4b0e      	ldr	r3, [pc, #56]	; (8005200 <MX_GPIO_Init+0x74>)
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	603b      	str	r3, [r7, #0]
 80051ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_Pin|CS_Pin|SCLK_Pin|SDIN_Pin 
 80051d0:	2201      	movs	r2, #1
 80051d2:	211f      	movs	r1, #31
 80051d4:	480b      	ldr	r0, [pc, #44]	; (8005204 <MX_GPIO_Init+0x78>)
 80051d6:	f7fb fc5b 	bl	8000a90 <HAL_GPIO_WritePin>
                          |RES_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : DC_Pin CS_Pin SCLK_Pin SDIN_Pin 
                           RES_Pin */
  GPIO_InitStruct.Pin = DC_Pin|CS_Pin|SCLK_Pin|SDIN_Pin 
 80051da:	231f      	movs	r3, #31
 80051dc:	60bb      	str	r3, [r7, #8]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051de:	2301      	movs	r3, #1
 80051e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e2:	2300      	movs	r3, #0
 80051e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80051e6:	2303      	movs	r3, #3
 80051e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ea:	f107 0308 	add.w	r3, r7, #8
 80051ee:	4619      	mov	r1, r3
 80051f0:	4804      	ldr	r0, [pc, #16]	; (8005204 <MX_GPIO_Init+0x78>)
 80051f2:	f7fb faef 	bl	80007d4 <HAL_GPIO_Init>

}
 80051f6:	bf00      	nop
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40021000 	.word	0x40021000
 8005204:	40010800 	.word	0x40010800

08005208 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08a      	sub	sp, #40	; 0x28
 800520c:	af02      	add	r7, sp, #8
 800520e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
	uint8_t txData[8] = {0x00,0x00,0x34,0x45,0x56,0x67,0x78,0x89};
 8005210:	4a20      	ldr	r2, [pc, #128]	; (8005294 <StartDefaultTask+0x8c>)
 8005212:	f107 0318 	add.w	r3, r7, #24
 8005216:	e892 0003 	ldmia.w	r2, {r0, r1}
 800521a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rxData[2] = {0x00,0x00};
 800521e:	2300      	movs	r3, #0
 8005220:	753b      	strb	r3, [r7, #20]
 8005222:	2300      	movs	r3, #0
 8005224:	757b      	strb	r3, [r7, #21]
	uint8_t data1[3] = {0x01,0x82,0x83};
 8005226:	4a1c      	ldr	r2, [pc, #112]	; (8005298 <StartDefaultTask+0x90>)
 8005228:	f107 0310 	add.w	r3, r7, #16
 800522c:	6812      	ldr	r2, [r2, #0]
 800522e:	4611      	mov	r1, r2
 8005230:	8019      	strh	r1, [r3, #0]
 8005232:	3302      	adds	r3, #2
 8005234:	0c12      	lsrs	r2, r2, #16
 8005236:	701a      	strb	r2, [r3, #0]
	uint8_t data2[2] = {0x01,0x00};
 8005238:	2301      	movs	r3, #1
 800523a:	733b      	strb	r3, [r7, #12]
 800523c:	2300      	movs	r3, #0
 800523e:	737b      	strb	r3, [r7, #13]

//	ADS1015_WriteOneByte (0,1,2);
	ssd1331_init();
 8005240:	f7ff fdfe 	bl	8004e40 <ssd1331_init>

	osDelay(100);
 8005244:	2064      	movs	r0, #100	; 0x64
 8005246:	f7fe fae3 	bl	8003810 <osDelay>
//	ssd1331_draw_3216char(0,0,'5',GREEN);
//	ssd1331_draw_1616GB2312(0,0,"",BLUE);
//	ssd1331_draw_3232LowVolt(0,0,RED);
//	ssd1331_clear_window();
//	ssd1331_draw_3232LowVolt(0,0,GREEN);
	ssd1331_clear_window(0,0,95,63);
 800524a:	233f      	movs	r3, #63	; 0x3f
 800524c:	225f      	movs	r2, #95	; 0x5f
 800524e:	2100      	movs	r1, #0
 8005250:	2000      	movs	r0, #0
 8005252:	f7ff fdb1 	bl	8004db8 <ssd1331_clear_window>
	page_init_display();
 8005256:	f7ff fbad 	bl	80049b4 <page_init_display>
	ssd1331_clear_window(0,0,95,63);
 800525a:	233f      	movs	r3, #63	; 0x3f
 800525c:	225f      	movs	r2, #95	; 0x5f
 800525e:	2100      	movs	r1, #0
 8005260:	2000      	movs	r0, #0
 8005262:	f7ff fda9 	bl	8004db8 <ssd1331_clear_window>
	page_volt_display();
 8005266:	f7ff fbd7 	bl	8004a18 <page_volt_display>



//	HAL_I2C_Master_Transmit(&hi2c1, 0x91, data1, 3, 20);
	osDelay(10);
 800526a:	200a      	movs	r0, #10
 800526c:	f7fe fad0 	bl	8003810 <osDelay>
//	HAL_I2C_Master_Receive(&hi2c1, 0x91, data2, 4, 20);
	osDelay(10);
 8005270:	200a      	movs	r0, #10
 8005272:	f7fe facd 	bl	8003810 <osDelay>
//	  osDelay(100);
//	  HAL_I2C_Mem_Write_DMA(&hi2c1, 0xB, 0, I2C_MEMADD_SIZE_8BIT, rxData, 8);
//
//	  HAL_I2C_Master_Transmit(&hi2c1, 0x91, txData, 8, 20);
	  /**/
	  HAL_I2C_Master_Receive(&hi2c1, 0x91, txData, 4, 20);
 8005276:	f107 0218 	add.w	r2, r7, #24
 800527a:	2314      	movs	r3, #20
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	2304      	movs	r3, #4
 8005280:	2191      	movs	r1, #145	; 0x91
 8005282:	4806      	ldr	r0, [pc, #24]	; (800529c <StartDefaultTask+0x94>)
 8005284:	f7fb fd20 	bl	8000cc8 <HAL_I2C_Master_Receive>

//	  set_next_page(PAGE_VOLT_DISPLAY);
//	  ssd1331_display_string(0,0,"12.67465",16,GREEN);
//    osDelay(1000);
//    ssd1331_display_string(0,0,"12.34567",16,GREEN);
    osDelay(1000);
 8005288:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800528c:	f7fe fac0 	bl	8003810 <osDelay>
	  HAL_I2C_Master_Receive(&hi2c1, 0x91, txData, 4, 20);
 8005290:	e7f1      	b.n	8005276 <StartDefaultTask+0x6e>
 8005292:	bf00      	nop
 8005294:	08005770 	.word	0x08005770
 8005298:	08005778 	.word	0x08005778
 800529c:	20000dc4 	.word	0x20000dc4

080052a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr

080052ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80052b2:	4b18      	ldr	r3, [pc, #96]	; (8005314 <HAL_MspInit+0x68>)
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	4a17      	ldr	r2, [pc, #92]	; (8005314 <HAL_MspInit+0x68>)
 80052b8:	f043 0301 	orr.w	r3, r3, #1
 80052bc:	6193      	str	r3, [r2, #24]
 80052be:	4b15      	ldr	r3, [pc, #84]	; (8005314 <HAL_MspInit+0x68>)
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	60bb      	str	r3, [r7, #8]
 80052c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80052ca:	4b12      	ldr	r3, [pc, #72]	; (8005314 <HAL_MspInit+0x68>)
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	4a11      	ldr	r2, [pc, #68]	; (8005314 <HAL_MspInit+0x68>)
 80052d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d4:	61d3      	str	r3, [r2, #28]
 80052d6:	4b0f      	ldr	r3, [pc, #60]	; (8005314 <HAL_MspInit+0x68>)
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052de:	607b      	str	r3, [r7, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80052e2:	2200      	movs	r2, #0
 80052e4:	210f      	movs	r1, #15
 80052e6:	f06f 0001 	mvn.w	r0, #1
 80052ea:	f7fb f866 	bl	80003ba <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80052ee:	4b0a      	ldr	r3, [pc, #40]	; (8005318 <HAL_MspInit+0x6c>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80052fa:	60fb      	str	r3, [r7, #12]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005302:	60fb      	str	r3, [r7, #12]
 8005304:	4a04      	ldr	r2, [pc, #16]	; (8005318 <HAL_MspInit+0x6c>)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800530a:	bf00      	nop
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	40021000 	.word	0x40021000
 8005318:	40010000 	.word	0x40010000

0800531c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005324:	f107 0310 	add.w	r3, r7, #16
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	605a      	str	r2, [r3, #4]
 800532e:	609a      	str	r2, [r3, #8]
 8005330:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a43      	ldr	r2, [pc, #268]	; (8005444 <HAL_I2C_MspInit+0x128>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d17f      	bne.n	800543c <HAL_I2C_MspInit+0x120>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800533c:	4b42      	ldr	r3, [pc, #264]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	4a41      	ldr	r2, [pc, #260]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 8005342:	f043 0308 	orr.w	r3, r3, #8
 8005346:	6193      	str	r3, [r2, #24]
 8005348:	4b3f      	ldr	r3, [pc, #252]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f003 0308 	and.w	r3, r3, #8
 8005350:	60fb      	str	r3, [r7, #12]
 8005352:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005354:	23c0      	movs	r3, #192	; 0xc0
 8005356:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005358:	2312      	movs	r3, #18
 800535a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800535c:	2303      	movs	r3, #3
 800535e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005360:	f107 0310 	add.w	r3, r7, #16
 8005364:	4619      	mov	r1, r3
 8005366:	4839      	ldr	r0, [pc, #228]	; (800544c <HAL_I2C_MspInit+0x130>)
 8005368:	f7fb fa34 	bl	80007d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800536c:	4b36      	ldr	r3, [pc, #216]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	4a35      	ldr	r2, [pc, #212]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 8005372:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005376:	61d3      	str	r3, [r2, #28]
 8005378:	4b33      	ldr	r3, [pc, #204]	; (8005448 <HAL_I2C_MspInit+0x12c>)
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005380:	60bb      	str	r3, [r7, #8]
 8005382:	68bb      	ldr	r3, [r7, #8]
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8005384:	4b32      	ldr	r3, [pc, #200]	; (8005450 <HAL_I2C_MspInit+0x134>)
 8005386:	4a33      	ldr	r2, [pc, #204]	; (8005454 <HAL_I2C_MspInit+0x138>)
 8005388:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800538a:	4b31      	ldr	r3, [pc, #196]	; (8005450 <HAL_I2C_MspInit+0x134>)
 800538c:	2210      	movs	r2, #16
 800538e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005390:	4b2f      	ldr	r3, [pc, #188]	; (8005450 <HAL_I2C_MspInit+0x134>)
 8005392:	2200      	movs	r2, #0
 8005394:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005396:	4b2e      	ldr	r3, [pc, #184]	; (8005450 <HAL_I2C_MspInit+0x134>)
 8005398:	2280      	movs	r2, #128	; 0x80
 800539a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800539c:	4b2c      	ldr	r3, [pc, #176]	; (8005450 <HAL_I2C_MspInit+0x134>)
 800539e:	2200      	movs	r2, #0
 80053a0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053a2:	4b2b      	ldr	r3, [pc, #172]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80053a8:	4b29      	ldr	r3, [pc, #164]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80053ae:	4b28      	ldr	r3, [pc, #160]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80053b4:	4826      	ldr	r0, [pc, #152]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053b6:	f7fb f837 	bl	8000428 <HAL_DMA_Init>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80053c0:	f7ff ff6e 	bl	80052a0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053c8:	635a      	str	r2, [r3, #52]	; 0x34
 80053ca:	4a21      	ldr	r2, [pc, #132]	; (8005450 <HAL_I2C_MspInit+0x134>)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80053d0:	4b21      	ldr	r3, [pc, #132]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053d2:	4a22      	ldr	r2, [pc, #136]	; (800545c <HAL_I2C_MspInit+0x140>)
 80053d4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053d6:	4b20      	ldr	r3, [pc, #128]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053d8:	2200      	movs	r2, #0
 80053da:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053dc:	4b1e      	ldr	r3, [pc, #120]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053de:	2200      	movs	r2, #0
 80053e0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053e2:	4b1d      	ldr	r3, [pc, #116]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053e4:	2280      	movs	r2, #128	; 0x80
 80053e6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053e8:	4b1b      	ldr	r3, [pc, #108]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053ee:	4b1a      	ldr	r3, [pc, #104]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80053f4:	4b18      	ldr	r3, [pc, #96]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80053fa:	4b17      	ldr	r3, [pc, #92]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8005400:	4815      	ldr	r0, [pc, #84]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 8005402:	f7fb f811 	bl	8000428 <HAL_DMA_Init>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 800540c:	f7ff ff48 	bl	80052a0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a11      	ldr	r2, [pc, #68]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 8005414:	639a      	str	r2, [r3, #56]	; 0x38
 8005416:	4a10      	ldr	r2, [pc, #64]	; (8005458 <HAL_I2C_MspInit+0x13c>)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800541c:	2200      	movs	r2, #0
 800541e:	2105      	movs	r1, #5
 8005420:	201f      	movs	r0, #31
 8005422:	f7fa ffca 	bl	80003ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005426:	201f      	movs	r0, #31
 8005428:	f7fa ffe3 	bl	80003f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800542c:	2200      	movs	r2, #0
 800542e:	2105      	movs	r1, #5
 8005430:	2020      	movs	r0, #32
 8005432:	f7fa ffc2 	bl	80003ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005436:	2020      	movs	r0, #32
 8005438:	f7fa ffdb 	bl	80003f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800543c:	bf00      	nop
 800543e:	3720      	adds	r7, #32
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40005400 	.word	0x40005400
 8005448:	40021000 	.word	0x40021000
 800544c:	40010c00 	.word	0x40010c00
 8005450:	20000d80 	.word	0x20000d80
 8005454:	4002006c 	.word	0x4002006c
 8005458:	20000e18 	.word	0x20000e18
 800545c:	40020080 	.word	0x40020080

08005460 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005468:	f107 0310 	add.w	r3, r7, #16
 800546c:	2200      	movs	r2, #0
 800546e:	601a      	str	r2, [r3, #0]
 8005470:	605a      	str	r2, [r3, #4]
 8005472:	609a      	str	r2, [r3, #8]
 8005474:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a2c      	ldr	r2, [pc, #176]	; (800552c <HAL_SPI_MspInit+0xcc>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d151      	bne.n	8005524 <HAL_SPI_MspInit+0xc4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005480:	4b2b      	ldr	r3, [pc, #172]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	4a2a      	ldr	r2, [pc, #168]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 8005486:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800548a:	6193      	str	r3, [r2, #24]
 800548c:	4b28      	ldr	r3, [pc, #160]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005498:	4b25      	ldr	r3, [pc, #148]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	4a24      	ldr	r2, [pc, #144]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 800549e:	f043 0304 	orr.w	r3, r3, #4
 80054a2:	6193      	str	r3, [r2, #24]
 80054a4:	4b22      	ldr	r3, [pc, #136]	; (8005530 <HAL_SPI_MspInit+0xd0>)
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	f003 0304 	and.w	r3, r3, #4
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80054b0:	23a0      	movs	r3, #160	; 0xa0
 80054b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054b4:	2302      	movs	r3, #2
 80054b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054b8:	2303      	movs	r3, #3
 80054ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054bc:	f107 0310 	add.w	r3, r7, #16
 80054c0:	4619      	mov	r1, r3
 80054c2:	481c      	ldr	r0, [pc, #112]	; (8005534 <HAL_SPI_MspInit+0xd4>)
 80054c4:	f7fb f986 	bl	80007d4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80054c8:	4b1b      	ldr	r3, [pc, #108]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054ca:	4a1c      	ldr	r2, [pc, #112]	; (800553c <HAL_SPI_MspInit+0xdc>)
 80054cc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80054ce:	4b1a      	ldr	r3, [pc, #104]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054d0:	2210      	movs	r2, #16
 80054d2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054d4:	4b18      	ldr	r3, [pc, #96]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80054da:	4b17      	ldr	r3, [pc, #92]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054dc:	2280      	movs	r2, #128	; 0x80
 80054de:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054e0:	4b15      	ldr	r3, [pc, #84]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054e6:	4b14      	ldr	r3, [pc, #80]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80054ec:	4b12      	ldr	r3, [pc, #72]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80054f2:	4b11      	ldr	r3, [pc, #68]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80054f8:	480f      	ldr	r0, [pc, #60]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 80054fa:	f7fa ff95 	bl	8000428 <HAL_DMA_Init>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8005504:	f7ff fecc 	bl	80052a0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a0b      	ldr	r2, [pc, #44]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 800550c:	649a      	str	r2, [r3, #72]	; 0x48
 800550e:	4a0a      	ldr	r2, [pc, #40]	; (8005538 <HAL_SPI_MspInit+0xd8>)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6253      	str	r3, [r2, #36]	; 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8005514:	2200      	movs	r2, #0
 8005516:	2105      	movs	r1, #5
 8005518:	2023      	movs	r0, #35	; 0x23
 800551a:	f7fa ff4e 	bl	80003ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800551e:	2023      	movs	r0, #35	; 0x23
 8005520:	f7fa ff67 	bl	80003f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005524:	bf00      	nop
 8005526:	3720      	adds	r7, #32
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40013000 	.word	0x40013000
 8005530:	40021000 	.word	0x40021000
 8005534:	40010800 	.word	0x40010800
 8005538:	20000eb4 	.word	0x20000eb4
 800553c:	40020030 	.word	0x40020030

08005540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005544:	bf00      	nop
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr

0800554c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005550:	e7fe      	b.n	8005550 <HardFault_Handler+0x4>

08005552 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005552:	b480      	push	{r7}
 8005554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005556:	e7fe      	b.n	8005556 <MemManage_Handler+0x4>

08005558 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800555c:	e7fe      	b.n	800555c <BusFault_Handler+0x4>

0800555e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800555e:	b480      	push	{r7}
 8005560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005562:	e7fe      	b.n	8005562 <UsageFault_Handler+0x4>

08005564 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005568:	bf00      	nop
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr

08005570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005574:	f7fa fe32 	bl	80001dc <HAL_IncTick>
  osSystickHandler();
 8005578:	f7fe f95e 	bl	8003838 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800557c:	bf00      	nop
 800557e:	bd80      	pop	{r7, pc}

08005580 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005584:	4802      	ldr	r0, [pc, #8]	; (8005590 <DMA1_Channel3_IRQHandler+0x10>)
 8005586:	f7fb f81f 	bl	80005c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800558a:	bf00      	nop
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	20000eb4 	.word	0x20000eb4

08005594 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005598:	4802      	ldr	r0, [pc, #8]	; (80055a4 <DMA1_Channel6_IRQHandler+0x10>)
 800559a:	f7fb f815 	bl	80005c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800559e:	bf00      	nop
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	20000d80 	.word	0x20000d80

080055a8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80055ac:	4802      	ldr	r0, [pc, #8]	; (80055b8 <DMA1_Channel7_IRQHandler+0x10>)
 80055ae:	f7fb f80b 	bl	80005c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80055b2:	bf00      	nop
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000e18 	.word	0x20000e18

080055bc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80055c0:	4802      	ldr	r0, [pc, #8]	; (80055cc <I2C1_EV_IRQHandler+0x10>)
 80055c2:	f7fb fdbb 	bl	800113c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80055c6:	bf00      	nop
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	20000dc4 	.word	0x20000dc4

080055d0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80055d4:	4802      	ldr	r0, [pc, #8]	; (80055e0 <I2C1_ER_IRQHandler+0x10>)
 80055d6:	f7fb feb5 	bl	8001344 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80055da:	bf00      	nop
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000dc4 	.word	0x20000dc4

080055e4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80055e8:	4802      	ldr	r0, [pc, #8]	; (80055f4 <SPI1_IRQHandler+0x10>)
 80055ea:	f7fd fefd 	bl	80033e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80055ee:	bf00      	nop
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20000e5c 	.word	0x20000e5c

080055f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80055fc:	4b15      	ldr	r3, [pc, #84]	; (8005654 <SystemInit+0x5c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a14      	ldr	r2, [pc, #80]	; (8005654 <SystemInit+0x5c>)
 8005602:	f043 0301 	orr.w	r3, r3, #1
 8005606:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005608:	4b12      	ldr	r3, [pc, #72]	; (8005654 <SystemInit+0x5c>)
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	4911      	ldr	r1, [pc, #68]	; (8005654 <SystemInit+0x5c>)
 800560e:	4b12      	ldr	r3, [pc, #72]	; (8005658 <SystemInit+0x60>)
 8005610:	4013      	ands	r3, r2
 8005612:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005614:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <SystemInit+0x5c>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a0e      	ldr	r2, [pc, #56]	; (8005654 <SystemInit+0x5c>)
 800561a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800561e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005622:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005624:	4b0b      	ldr	r3, [pc, #44]	; (8005654 <SystemInit+0x5c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a0a      	ldr	r2, [pc, #40]	; (8005654 <SystemInit+0x5c>)
 800562a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800562e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005630:	4b08      	ldr	r3, [pc, #32]	; (8005654 <SystemInit+0x5c>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	4a07      	ldr	r2, [pc, #28]	; (8005654 <SystemInit+0x5c>)
 8005636:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800563a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800563c:	4b05      	ldr	r3, [pc, #20]	; (8005654 <SystemInit+0x5c>)
 800563e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005642:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005644:	4b05      	ldr	r3, [pc, #20]	; (800565c <SystemInit+0x64>)
 8005646:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800564a:	609a      	str	r2, [r3, #8]
#endif 
}
 800564c:	bf00      	nop
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr
 8005654:	40021000 	.word	0x40021000
 8005658:	f8ff0000 	.word	0xf8ff0000
 800565c:	e000ed00 	.word	0xe000ed00

08005660 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005660:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005662:	e003      	b.n	800566c <LoopCopyDataInit>

08005664 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005664:	4b0b      	ldr	r3, [pc, #44]	; (8005694 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005666:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005668:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800566a:	3104      	adds	r1, #4

0800566c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800566c:	480a      	ldr	r0, [pc, #40]	; (8005698 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800566e:	4b0b      	ldr	r3, [pc, #44]	; (800569c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005670:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005672:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005674:	d3f6      	bcc.n	8005664 <CopyDataInit>
  ldr r2, =_sbss
 8005676:	4a0a      	ldr	r2, [pc, #40]	; (80056a0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005678:	e002      	b.n	8005680 <LoopFillZerobss>

0800567a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800567a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800567c:	f842 3b04 	str.w	r3, [r2], #4

08005680 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005680:	4b08      	ldr	r3, [pc, #32]	; (80056a4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005682:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005684:	d3f9      	bcc.n	800567a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005686:	f7ff ffb7 	bl	80055f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800568a:	f000 f80f 	bl	80056ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800568e:	f7ff fc89 	bl	8004fa4 <main>
  bx lr
 8005692:	4770      	bx	lr
  ldr r3, =_sidata
 8005694:	08006620 	.word	0x08006620
  ldr r0, =_sdata
 8005698:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800569c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80056a0:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80056a4:	20000ef8 	.word	0x20000ef8

080056a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80056a8:	e7fe      	b.n	80056a8 <ADC1_2_IRQHandler>
	...

080056ac <__libc_init_array>:
 80056ac:	b570      	push	{r4, r5, r6, lr}
 80056ae:	2500      	movs	r5, #0
 80056b0:	4e0c      	ldr	r6, [pc, #48]	; (80056e4 <__libc_init_array+0x38>)
 80056b2:	4c0d      	ldr	r4, [pc, #52]	; (80056e8 <__libc_init_array+0x3c>)
 80056b4:	1ba4      	subs	r4, r4, r6
 80056b6:	10a4      	asrs	r4, r4, #2
 80056b8:	42a5      	cmp	r5, r4
 80056ba:	d109      	bne.n	80056d0 <__libc_init_array+0x24>
 80056bc:	f000 f822 	bl	8005704 <_init>
 80056c0:	2500      	movs	r5, #0
 80056c2:	4e0a      	ldr	r6, [pc, #40]	; (80056ec <__libc_init_array+0x40>)
 80056c4:	4c0a      	ldr	r4, [pc, #40]	; (80056f0 <__libc_init_array+0x44>)
 80056c6:	1ba4      	subs	r4, r4, r6
 80056c8:	10a4      	asrs	r4, r4, #2
 80056ca:	42a5      	cmp	r5, r4
 80056cc:	d105      	bne.n	80056da <__libc_init_array+0x2e>
 80056ce:	bd70      	pop	{r4, r5, r6, pc}
 80056d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80056d4:	4798      	blx	r3
 80056d6:	3501      	adds	r5, #1
 80056d8:	e7ee      	b.n	80056b8 <__libc_init_array+0xc>
 80056da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80056de:	4798      	blx	r3
 80056e0:	3501      	adds	r5, #1
 80056e2:	e7f2      	b.n	80056ca <__libc_init_array+0x1e>
 80056e4:	08006618 	.word	0x08006618
 80056e8:	08006618 	.word	0x08006618
 80056ec:	08006618 	.word	0x08006618
 80056f0:	0800661c 	.word	0x0800661c

080056f4 <memset>:
 80056f4:	4603      	mov	r3, r0
 80056f6:	4402      	add	r2, r0
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d100      	bne.n	80056fe <memset+0xa>
 80056fc:	4770      	bx	lr
 80056fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005702:	e7f9      	b.n	80056f8 <memset+0x4>

08005704 <_init>:
 8005704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005706:	bf00      	nop
 8005708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800570a:	bc08      	pop	{r3}
 800570c:	469e      	mov	lr, r3
 800570e:	4770      	bx	lr

08005710 <_fini>:
 8005710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005712:	bf00      	nop
 8005714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005716:	bc08      	pop	{r3}
 8005718:	469e      	mov	lr, r3
 800571a:	4770      	bx	lr
