============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Mon Jul  8 13:31:53 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.628166s wall, 3.531250s user + 0.328125s system = 3.859375s CPU (106.4%)

RUN-1004 : used memory is 513 MB, reserved memory is 479 MB, peak memory is 544 MB
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.030601s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (104.6%)

RUN-1004 : used memory is 542 MB, reserved memory is 496 MB, peak memory is 572 MB
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  78.471384s wall, 1.984375s user + 1.593750s system = 3.578125s CPU (4.6%)

RUN-1004 : used memory is 584 MB, reserved memory is 521 MB, peak memory is 740 MB
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.053391s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (100.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 556 MB, peak memory is 740 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.448032s wall, 0.171875s user + 0.406250s system = 0.578125s CPU (9.0%)

RUN-1004 : used memory is 670 MB, reserved memory is 595 MB, peak memory is 740 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.838004s wall, 0.250000s user + 0.437500s system = 0.687500s CPU (10.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 595 MB, peak memory is 740 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.052139s wall, 1.046875s user + 0.109375s system = 1.156250s CPU (109.9%)

RUN-1004 : used memory is 663 MB, reserved memory is 593 MB, peak memory is 740 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.394561s wall, 0.328125s user + 0.640625s system = 0.968750s CPU (15.1%)

RUN-1004 : used memory is 673 MB, reserved memory is 602 MB, peak memory is 740 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.781136s wall, 0.421875s user + 0.671875s system = 1.093750s CPU (16.1%)

RUN-1004 : used memory is 673 MB, reserved memory is 602 MB, peak memory is 740 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.050768s wall, 1.015625s user + 0.125000s system = 1.140625s CPU (108.6%)

RUN-1004 : used memory is 667 MB, reserved memory is 592 MB, peak memory is 740 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.418794s wall, 0.250000s user + 0.296875s system = 0.546875s CPU (8.5%)

RUN-1004 : used memory is 675 MB, reserved memory is 605 MB, peak memory is 740 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.806704s wall, 0.343750s user + 0.359375s system = 0.703125s CPU (10.3%)

RUN-1004 : used memory is 675 MB, reserved memory is 605 MB, peak memory is 740 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.050981s wall, 1.062500s user + 0.109375s system = 1.171875s CPU (111.5%)

RUN-1004 : used memory is 668 MB, reserved memory is 592 MB, peak memory is 740 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.448170s wall, 0.125000s user + 0.156250s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 677 MB, reserved memory is 607 MB, peak memory is 740 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.837440s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 677 MB, reserved memory is 607 MB, peak memory is 740 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode sector_erase_4k -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bypass 11111111 -freq 1MHz -bg_mode no"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  57.119446s wall, 1.750000s user + 1.140625s system = 2.890625s CPU (5.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 607 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.447268s wall, 0.234375s user + 0.343750s system = 0.578125s CPU (9.0%)

RUN-1004 : used memory is 686 MB, reserved memory is 612 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.834154s wall, 0.328125s user + 0.375000s system = 0.703125s CPU (10.3%)

RUN-1004 : used memory is 686 MB, reserved memory is 612 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-8007 ERROR: syntax error near '~' in prj/ADC.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in prj/ADC.v(1)
HDL-1007 : Verilog file 'prj/ADC.v' ignored due to errors
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.060853s wall, 1.015625s user + 0.156250s system = 1.171875s CPU (110.5%)

RUN-1004 : used memory is 694 MB, reserved memory is 624 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.384671s wall, 0.156250s user + 0.593750s system = 0.750000s CPU (11.7%)

RUN-1004 : used memory is 696 MB, reserved memory is 625 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.767184s wall, 0.265625s user + 0.625000s system = 0.890625s CPU (13.2%)

RUN-1004 : used memory is 696 MB, reserved memory is 625 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.036592s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (108.5%)

RUN-1004 : used memory is 701 MB, reserved memory is 632 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.444986s wall, 0.234375s user + 0.328125s system = 0.562500s CPU (8.7%)

RUN-1004 : used memory is 701 MB, reserved memory is 632 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.833106s wall, 0.359375s user + 0.343750s system = 0.703125s CPU (10.3%)

RUN-1004 : used memory is 701 MB, reserved memory is 632 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.045796s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (106.1%)

RUN-1004 : used memory is 705 MB, reserved memory is 638 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.432844s wall, 0.328125s user + 0.203125s system = 0.531250s CPU (8.3%)

RUN-1004 : used memory is 706 MB, reserved memory is 638 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.820117s wall, 0.437500s user + 0.218750s system = 0.656250s CPU (9.6%)

RUN-1004 : used memory is 706 MB, reserved memory is 638 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.045497s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (106.1%)

RUN-1004 : used memory is 700 MB, reserved memory is 638 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.418450s wall, 0.140625s user + 0.203125s system = 0.343750s CPU (5.4%)

RUN-1004 : used memory is 701 MB, reserved memory is 638 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.801984s wall, 0.218750s user + 0.203125s system = 0.421875s CPU (6.2%)

RUN-1004 : used memory is 701 MB, reserved memory is 638 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.043956s wall, 1.000000s user + 0.156250s system = 1.156250s CPU (110.8%)

RUN-1004 : used memory is 639 MB, reserved memory is 644 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.449159s wall, 0.343750s user + 0.421875s system = 0.765625s CPU (11.9%)

RUN-1004 : used memory is 640 MB, reserved memory is 644 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.837676s wall, 0.421875s user + 0.421875s system = 0.843750s CPU (12.3%)

RUN-1004 : used memory is 640 MB, reserved memory is 644 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.065388s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (105.6%)

RUN-1004 : used memory is 645 MB, reserved memory is 651 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.432669s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 651 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.818072s wall, 0.125000s user + 0.171875s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 646 MB, reserved memory is 651 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.051027s wall, 1.015625s user + 0.125000s system = 1.140625s CPU (108.5%)

RUN-1004 : used memory is 647 MB, reserved memory is 653 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.427050s wall, 0.140625s user + 0.312500s system = 0.453125s CPU (7.1%)

RUN-1004 : used memory is 649 MB, reserved memory is 654 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.814166s wall, 0.250000s user + 0.328125s system = 0.578125s CPU (8.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 654 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.057031s wall, 1.000000s user + 0.203125s system = 1.203125s CPU (113.8%)

RUN-1004 : used memory is 655 MB, reserved memory is 661 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.418114s wall, 0.250000s user + 0.296875s system = 0.546875s CPU (8.5%)

RUN-1004 : used memory is 656 MB, reserved memory is 662 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.800684s wall, 0.343750s user + 0.312500s system = 0.656250s CPU (9.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 662 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.060655s wall, 1.078125s user + 0.109375s system = 1.187500s CPU (112.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 660 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.423798s wall, 0.125000s user + 0.281250s system = 0.406250s CPU (6.3%)

RUN-1004 : used memory is 656 MB, reserved memory is 660 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.816196s wall, 0.203125s user + 0.281250s system = 0.484375s CPU (7.1%)

RUN-1004 : used memory is 656 MB, reserved memory is 660 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.014386s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (109.4%)

RUN-1004 : used memory is 665 MB, reserved memory is 671 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.429121s wall, 0.250000s user + 0.375000s system = 0.625000s CPU (9.7%)

RUN-1004 : used memory is 665 MB, reserved memory is 671 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.816011s wall, 0.328125s user + 0.437500s system = 0.765625s CPU (11.2%)

RUN-1004 : used memory is 665 MB, reserved memory is 671 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.024394s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (111.3%)

RUN-1004 : used memory is 679 MB, reserved memory is 767 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.447708s wall, 0.109375s user + 0.218750s system = 0.328125s CPU (5.1%)

RUN-1004 : used memory is 673 MB, reserved memory is 679 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.836714s wall, 0.203125s user + 0.281250s system = 0.484375s CPU (7.1%)

RUN-1004 : used memory is 673 MB, reserved memory is 679 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/KEY.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.060144s wall, 1.078125s user + 0.109375s system = 1.187500s CPU (112.0%)

RUN-1004 : used memory is 670 MB, reserved memory is 674 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.430029s wall, 0.171875s user + 0.265625s system = 0.437500s CPU (6.8%)

RUN-1004 : used memory is 671 MB, reserved memory is 675 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.815503s wall, 0.265625s user + 0.281250s system = 0.546875s CPU (8.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 675 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.031515s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (107.5%)

RUN-1004 : used memory is 680 MB, reserved memory is 685 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.433708s wall, 0.296875s user + 0.468750s system = 0.765625s CPU (11.9%)

RUN-1004 : used memory is 681 MB, reserved memory is 685 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.822012s wall, 0.390625s user + 0.500000s system = 0.890625s CPU (13.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 685 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  76.314506s wall, 1.531250s user + 1.234375s system = 2.765625s CPU (3.6%)

RUN-1004 : used memory is 720 MB, reserved memory is 733 MB, peak memory is 809 MB
