Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Mon Sep 30 15:46:02 2013
| Host         : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
| Command      : report_clock_utilization -file vc709_reference_nic_clock_utilization_placed.rpt
| Design       : vc709_reference_nic
| Device       : xc7vx690t
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of Local Clocks
6. Clock Regions : Key Resource Utilization
7. Net wise resources used in clock region X1Y1
8. Net wise resources used in clock region X1Y2
9. Net wise resources used in clock region X0Y3
10. Net wise resources used in clock region X1Y3
11. Net wise resources used in clock region X0Y4
12. Net wise resources used in clock region X1Y4
13. Net wise resources used in clock region X0Y5
14. Net wise resources used in clock region X1Y5
15. Net wise resources used in clock region X1Y6
16. Net wise resources used in clock region X0Y8
17. Net wise resources used in clock region X1Y8
18. Net wise resources used in clock region X0Y9
19. Net wise resources used in clock region X1Y9

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |   10 |        32 |          0 |
| BUFH  |    5 |       240 |          0 |
| BUFIO |    0 |        80 |          0 |
| MMCM  |    2 |        20 |          0 |
| BUFR  |    0 |        80 |          0 |
| BUFMR |    0 |        40 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------------+---------------------------------------+---------------+--------+---------------+-----------+
|       |                                               |                                       |   Num Loads   |        |               |           |
+-------+-----------------------------------------------+---------------------------------------+-------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                     | Net Name                              |  BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------------+---------------------------------------+-------+-------+--------+---------------+-----------+
|     1 | ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i    | ext_clk.pipe_clock_i/refclk           |     1 |     2 |     no |         1.882 |     0.094 |
|     2 | u_bufg_clk_ref                                | clk_ref_200                           |     2 |     1 |     no |         1.310 |     0.078 |
|     3 | ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1   | ext_clk.pipe_clock_i/PIPE_USERCLK1_IN |    11 |    25 |     no |         1.514 |     0.118 |
|     4 | xgbaser_gt_wrapper_inst/dclk_bufg_inst        | xgbaser_gt_wrapper_inst/dclk_i        |    73 |    20 |     no |         1.925 |     0.312 |
|     5 | buffer_clk50                                  | clk50                                 |   129 |    31 |     no |         1.648 |     0.165 |
|     6 | xgbaser_gt_wrapper_inst/tx322clk_bufg_i       | xgbaser_gt_wrapper_inst/gt_txusrclk   |   601 |   160 |     no |         2.142 |     0.693 |
|     7 | ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1   | ext_clk.pipe_clock_i/PIPE_USERCLK2_IN |   684 |   231 |     no |         1.579 |     0.263 |
|     8 | ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i       | ext_clk.pipe_clock_i/PIPE_DCLK_IN     |   828 |   301 |     no |         1.664 |     0.272 |
|     9 | ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1 | ext_clk.pipe_clock_i/PIPE_OOBCLK_IN   |  2340 |   878 |     no |         1.718 |     0.447 |
|    10 | xgbaser_gt_wrapper_inst/clk156_bufg_inst      | xgbaser_gt_wrapper_inst/clk156_25     | 14978 |  4347 |     no |         1.925 |     0.722 |
+-------+-----------------------------------------------+---------------------------------------+-------+-------+--------+---------------+-----------+


+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                             |                                                        |   Num Loads  |        |               |           |
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFH Cell                                                                                                   | Net Name                                               | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | xgbaser_gt_wrapper_inst/bufhce_156_25_inst                                                                  | xgbaser_gt_wrapper_inst/clk_156_25_bufh                |   15 |     5 |     no |         0.700 |     0.085 |
|     2 | network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i | network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 | 1140 |   323 |     no |         1.031 |     0.225 |
|     3 | network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i | network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 | 1140 |   342 |     no |         1.023 |     0.233 |
|     4 | network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i | network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 | 1140 |   368 |     no |         1.025 |     0.422 |
|     5 | network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i | network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 | 1140 |   344 |     no |         1.033 |     0.228 |
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------+-------+--------+---------------+-----------+


+-------+----------------------------------+------------------------------------+--------------+--------+---------------+-----------+
|       |                                  |                                    |   Num Loads  |        |               |           |
+-------+----------------------------------+------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                        | Net Name                           | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------+------------------------------------+------+-------+--------+---------------+-----------+
|     1 | ext_clk.pipe_clock_i/mmcm_i      | ext_clk.pipe_clock_i/mmcm_fb       |    1 |     1 |     no |         0.012 |     0.001 |
|     2 | ext_clk.pipe_clock_i/mmcm_i      | ext_clk.pipe_clock_i/clk_250mhz    |    1 |     1 |     no |         4.019 |     0.201 |
|     3 | ext_clk.pipe_clock_i/mmcm_i      | ext_clk.pipe_clock_i/userclk1      |    1 |     1 |     no |         4.019 |     0.201 |
|     4 | ext_clk.pipe_clock_i/mmcm_i      | ext_clk.pipe_clock_i/userclk2      |    1 |     1 |     no |         4.019 |     0.201 |
|     5 | xgbaser_gt_wrapper_inst/clkgen_i | xgbaser_gt_wrapper_inst/clkfbout   |    1 |     1 |     no |         0.012 |     0.001 |
|     6 | xgbaser_gt_wrapper_inst/clkgen_i | xgbaser_gt_wrapper_inst/clk156_buf |    1 |     1 |     no |         4.304 |     0.215 |
|     7 | xgbaser_gt_wrapper_inst/clkgen_i | xgbaser_gt_wrapper_inst/dclk_buf   |    1 |     1 |     no |         4.304 |     0.215 |
|     8 | ext_clk.pipe_clock_i/mmcm_i      | ext_clk.pipe_clock_i/clk_125mhz    |    2 |     2 |     no |         4.019 |     0.201 |
+-------+----------------------------------+------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of Local Clocks
--------------------------

6. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 46400 |    0 | 10200 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  714 | 42400 |   23 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   300 |    0 |    75 |    0 |   220 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 3606 | 44400 |  251 |  9900 |    3 |   300 |    3 |    75 |    0 |   220 |
| X0Y3              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |  108 | 42400 |   40 |  7400 |    0 |   280 |    1 |    70 |    0 |   140 |
| X1Y3              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 9486 | 46400 | 1007 | 10200 |    5 |   320 |    6 |    80 |    0 |   220 |
| X0Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   17 | 37600 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y4              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 6961 | 44400 |  322 |  9900 |   10 |   300 |    3 |    75 |    0 |   220 |
| X0Y5              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   11 | 37600 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y5              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    5 |     5 |    0 |     0 |    0 |    50 |    0 |    50 | 2300 | 44400 |    0 |  9900 |    2 |   300 |    7 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y6              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   33 | 46400 |    0 | 10200 |    0 |   320 |    0 |    80 |    0 |   220 |
| X0Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 42400 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 44400 |    0 |  9900 |    0 |   300 |    0 |    75 |    0 |   220 |
| X0Y8              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |   70 | 42400 |   34 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y8              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    2 | 44400 |    0 |  9900 |    0 |   300 |    0 |    75 |    0 |   220 |
| X0Y9              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    4 | 42400 |    0 |  7400 |    0 |   280 |    0 |    70 |    0 |   140 |
| X1Y9              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    7 | 46400 |    0 | 10200 |    0 |   320 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


7. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |              Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+
| BUFG        |   no   |         2 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | ext_clk.pipe_clock_i/refclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------+


8. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+
| BUFG        |   no   |         0 |         8 |       0 |       0 | 3459 |   251 |        0 |    0 | xgbaser_gt_wrapper_inst/clk156_25   |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  130 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk |
| BUFG        |   no   |         0 |         0 |       0 |       0 |   17 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/dclk_i      |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+-------------------------------------+


9. Net wise resources used in clock region X0Y3
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                          Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------------------+
| BUFHCE      |   no   |         1 |         0 |       0 |       0 |  14 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/clk_156_25_bufh |
| BUFG        |   no   |         0 |         0 |       0 |       0 |   6 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/clk156_25       |
| BUFG        |   no   |         0 |         1 |       0 |       0 |  88 |    40 |        0 |    0 | clk50                                   |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-----------------------------------------+


10. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+--------------------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                         Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+--------------------------------------------------------+
| BUFH        |   no   |         0 |         0 |       0 |       0 |  995 |   144 |        0 |    0 | network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 |
| BUFH        |   no   |         0 |         0 |       0 |       0 |  995 |   144 |        0 |    0 | network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 |
| BUFH        |   no   |         0 |         0 |       0 |       0 |  995 |   144 |        0 |    0 | network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 |
| BUFG        |   no   |         0 |        14 |       0 |       0 | 5128 |   431 |        0 |    0 | xgbaser_gt_wrapper_inst/clk156_25                      |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  327 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk                    |
| BUFG        |   no   |         0 |         0 |       0 |       0 |   51 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/dclk_i                         |
| BUFH        |   no   |         0 |         0 |       0 |       0 |  995 |   144 |        0 |    0 | network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2 |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+--------------------------------------------------------+


11. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  15 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK2_IN |
| BUFG        |   no   |         0 |         0 |       0 |       0 |   2 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/clk156_25     |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+


12. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  436 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_DCLK_IN     |
| BUFGCTRL    |   no   |         0 |         0 |       0 |       0 |  620 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_OOBCLK_IN   |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  412 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK2_IN |
| BUFG        |   no   |         0 |        12 |       0 |       0 |    0 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK1_IN |
| BUFG        |   no   |         0 |        10 |       0 |       0 | 5363 |   322 |        0 |    0 | xgbaser_gt_wrapper_inst/clk156_25     |
| BUFG        |   no   |         0 |         0 |       0 |       0 |  128 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk   |
| BUFG        |   no   |         0 |         0 |       0 |       0 |    2 |     0 |        0 |    0 | clk_ref_200                           |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+


13. Net wise resources used in clock region X0Y5
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  11 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK2_IN |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------+


14. Net wise resources used in clock region X1Y5
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                        Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |  382 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_DCLK_IN     |
| BUFGCTRL    |   no   |         0 |         0 |       0 |       0 | 1678 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_OOBCLK_IN   |
| BUFG        |   no   |         0 |        10 |       0 |       0 |  240 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK2_IN |
| BUFG        |   no   |         0 |         8 |       0 |       0 |    0 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_USERCLK1_IN |
+-------------+--------+-----------+-----------+---------+---------+------+-------+----------+------+---------------------------------------+


15. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| BUFGCTRL    |   no   |         0 |         0 |       0 |       0 |  33 |     0 |        0 |    0 | ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+


16. Net wise resources used in clock region X0Y8
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |   2 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+


17. Net wise resources used in clock region X1Y8
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |   1 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+


18. Net wise resources used in clock region X0Y9
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |   4 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+


19. Net wise resources used in clock region X1Y9
------------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                      Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+
| BUFG        |   no   |         0 |         0 |       0 |       0 |   5 |     0 |        0 |    0 | xgbaser_gt_wrapper_inst/gt_txusrclk |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+-------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y16 [get_cells u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y5 [get_cells ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y4 [get_cells xgbaser_gt_wrapper_inst/dclk_bufg_inst]
set_property LOC BUFGCTRL_X0Y7 [get_cells buffer_clk50]
set_property LOC BUFGCTRL_X0Y3 [get_cells xgbaser_gt_wrapper_inst/tx322clk_bufg_i]
set_property LOC BUFGCTRL_X0Y2 [get_cells ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1]
set_property LOC BUFGCTRL_X0Y1 [get_cells ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y0 [get_cells ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y6 [get_cells xgbaser_gt_wrapper_inst/clk156_bufg_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y1 [get_cells ext_clk.pipe_clock_i/mmcm_i]
set_property LOC MMCME2_ADV_X0Y3 [get_cells xgbaser_gt_wrapper_inst/clkgen_i]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X0Y36 [get_cells xgbaser_gt_wrapper_inst/bufhce_156_25_inst]
set_property LOC BUFHCE_X1Y36 [get_cells network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i]
set_property LOC BUFHCE_X1Y37 [get_cells network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i]
set_property LOC BUFHCE_X1Y38 [get_cells network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i]
set_property LOC BUFHCE_X1Y39 [get_cells network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y423 [get_ports clk_ref_n]
set_property LOC IOB_X1Y424 [get_ports clk_ref_p]
set_property LOC IPAD_X2Y99 [get_ports xphy_refclk_n]
set_property LOC IPAD_X2Y98 [get_ports xphy_refclk_p]

# Clock net "clk50" driven by instance "buffer_clk50" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_clk50
add_cells_to_pblock [get_pblocks  CLKAG_clk50] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets  -hierarchical clk50]]]
resize_pblock [get_pblocks CLKAG_clk50] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "ext_clk.pipe_clock_i/PIPE_DCLK_IN" driven by instance "ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/PIPE_DCLK_IN
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/PIPE_DCLK_IN] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/PIPE_DCLK_IN]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/PIPE_DCLK_IN] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "ext_clk.pipe_clock_i/PIPE_OOBCLK_IN" driven by instance "ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/PIPE_OOBCLK_IN
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/PIPE_OOBCLK_IN] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/PIPE_OOBCLK_IN]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/PIPE_OOBCLK_IN] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "ext_clk.pipe_clock_i/PIPE_USERCLK1_IN" driven by instance "ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK1_IN
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK1_IN] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/PIPE_USERCLK1_IN]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK1_IN] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "ext_clk.pipe_clock_i/PIPE_USERCLK2_IN" driven by instance "ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK2_IN
add_cells_to_pblock [get_pblocks  CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK2_IN] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets ext_clk.pipe_clock_i/PIPE_USERCLK2_IN]]]
resize_pblock [get_pblocks CLKAG_ext_clk.pipe_clock_i/PIPE_USERCLK2_IN] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "clk_ref_200" driven by instance "u_bufg_clk_ref" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_ref_200
add_cells_to_pblock [get_pblocks  CLKAG_clk_ref_200] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets  -hierarchical clk_ref_200]]]
resize_pblock [get_pblocks CLKAG_clk_ref_200] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "xgbaser_gt_wrapper_inst/clk156_25" driven by instance "xgbaser_gt_wrapper_inst/clk156_bufg_inst" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_xgbaser_gt_wrapper_inst/clk156_25
add_cells_to_pblock [get_pblocks  CLKAG_xgbaser_gt_wrapper_inst/clk156_25] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets xgbaser_gt_wrapper_inst/clk156_25]]]
resize_pblock [get_pblocks CLKAG_xgbaser_gt_wrapper_inst/clk156_25] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "xgbaser_gt_wrapper_inst/dclk_i" driven by instance "xgbaser_gt_wrapper_inst/dclk_bufg_inst" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_xgbaser_gt_wrapper_inst/dclk_i
add_cells_to_pblock [get_pblocks  CLKAG_xgbaser_gt_wrapper_inst/dclk_i] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets xgbaser_gt_wrapper_inst/dclk_i]]]
resize_pblock [get_pblocks CLKAG_xgbaser_gt_wrapper_inst/dclk_i] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "xgbaser_gt_wrapper_inst/gt_txusrclk" driven by instance "xgbaser_gt_wrapper_inst/tx322clk_bufg_i" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_xgbaser_gt_wrapper_inst/gt_txusrclk
add_cells_to_pblock [get_pblocks  CLKAG_xgbaser_gt_wrapper_inst/gt_txusrclk] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets xgbaser_gt_wrapper_inst/gt_txusrclk]]]
resize_pblock [get_pblocks CLKAG_xgbaser_gt_wrapper_inst/gt_txusrclk] -add {CLOCKREGION_X0Y8:CLOCKREGION_X0Y8 CLOCKREGION_X0Y9:CLOCKREGION_X0Y9 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y8:CLOCKREGION_X1Y8 CLOCKREGION_X1Y9:CLOCKREGION_X1Y9}
#endgroup

# Clock net "network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2" driven by instance "network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i" located at site "BUFHCE_X1Y36"
#startgroup
create_pblock CLKAG_network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
add_cells_to_pblock [get_pblocks  CLKAG_network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2]]]
resize_pblock [get_pblocks CLKAG_network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2" driven by instance "network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i" located at site "BUFHCE_X1Y37"
#startgroup
create_pblock CLKAG_network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
add_cells_to_pblock [get_pblocks  CLKAG_network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2]]]
resize_pblock [get_pblocks CLKAG_network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2" driven by instance "network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i" located at site "BUFHCE_X1Y38"
#startgroup
create_pblock CLKAG_network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
add_cells_to_pblock [get_pblocks  CLKAG_network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2]]]
resize_pblock [get_pblocks CLKAG_network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2" driven by instance "network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i" located at site "BUFHCE_X1Y39"
#startgroup
create_pblock CLKAG_network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
add_cells_to_pblock [get_pblocks  CLKAG_network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2]]]
resize_pblock [get_pblocks CLKAG_network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "xgbaser_gt_wrapper_inst/clk_156_25_bufh" driven by instance "xgbaser_gt_wrapper_inst/bufhce_156_25_inst" located at site "BUFHCE_X0Y36"
#startgroup
create_pblock CLKAG_xgbaser_gt_wrapper_inst/clk_156_25_bufh
add_cells_to_pblock [get_pblocks  CLKAG_xgbaser_gt_wrapper_inst/clk_156_25_bufh] [get_cells  -filter { IS_PRIMITIVE==1 && NAME!=xgbaser_gt_wrapper_inst/clkgen_i} -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets xgbaser_gt_wrapper_inst/clk_156_25_bufh]]]
resize_pblock [get_pblocks CLKAG_xgbaser_gt_wrapper_inst/clk_156_25_bufh] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup
