{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575922536983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575922536988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:15:36 2019 " "Processing started: Mon Dec 09 14:15:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575922536988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922536988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_test -c FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922536988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575922537810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575922537810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(121) " "Verilog HDL warning at sprite_command_controller.sv(121): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(122) " "Verilog HDL warning at sprite_command_controller.sv(122): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(123) " "Verilog HDL warning at sprite_command_controller.sv(123): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(124) " "Verilog HDL warning at sprite_command_controller.sv(124): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(125) " "Verilog HDL warning at sprite_command_controller.sv(125): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sprite_command_controller.sv(132) " "Verilog HDL warning at sprite_command_controller.sv(132): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_command_controller " "Found entity 1: sprite_command_controller" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_8k " "Found entity 1: instruction_memory_8k" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../../ece554-microgame/v/memory/instruction_memory.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_8k " "Found entity 1: data_memory_8k" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../ece554-microgame/v/memory/data_memory.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "../../ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/testing/cpu_test_harness/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_shifter " "Found entity 1: user_io_shifter" {  } { { "../../ece554-microgame/v/user_input/user_io_shifter.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_shift_out " "Found entity 1: user_io_shift_out" {  } { { "../../ece554-microgame/v/user_input/user_io_shift_out.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_shift_out.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545174 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "user_io_cpu.sv(37) " "Verilog HDL information at user_io_cpu.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575922545176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_io_cpu " "Found entity 1: user_io_cpu" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_input_buffer " "Found entity 1: user_input_buffer" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart.v(35) " "Verilog HDL warning at spart.v(35): extended using \"x\" or \"z\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575922545184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/spart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../../ece554-microgame/v/user_input/driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/driver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/brg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRG " "Found entity 1: BRG" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/hexdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/hexdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "../../ece554-microgame/v/hexdecode.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/hexdecode.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/button.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../../ece554-microgame/v/button.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file our_v/system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_timer " "Found entity 1: system_timer" {  } { { "our_v/system_timer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/system_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/sprite_command_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/sprite_command_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_command_fifo " "Found entity 1: sprite_command_fifo" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_buffer.sv(46) " "Verilog HDL information at sprite_buffer.sv(46): always construct contains both blocking and non-blocking assignments" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575922545219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE sprite_buffer.sv(26) " "Verilog HDL Declaration information at sprite_buffer.sv(26): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575922545219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ sprite_buffer.sv(26) " "Verilog HDL Declaration information at sprite_buffer.sv(26): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575922545219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/sprite_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/sprite_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_buffer " "Found entity 1: sprite_buffer" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/lfsr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file our_v/lfsr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_32 " "Found entity 1: lfsr_32" {  } { { "our_v/lfsr_32.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/lfsr_32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/full_adder_1bit_gp.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/full_adder_1bit_gp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_gp " "Found entity 1: full_adder_1bit_gp" {  } { { "our_v/full_adder_1bit_gp.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/full_adder_1bit_gp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "our_v/alu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "our_v/addsub.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "our_v/add_4bit_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file our_v/add_4bit_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_4bit_lookahead " "Found entity 1: add_4bit_lookahead" {  } { { "our_v/add_4bit_lookahead.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/add_4bit_lookahead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922545265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545279 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(162) " "Verilog HDL Expression warning at VGA_Controller.sv(162): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922545281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(163) " "Verilog HDL Expression warning at VGA_Controller.sv(163): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922545282 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(164) " "Verilog HDL Expression warning at VGA_Controller.sv(164): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922545282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 FPGA_test.sv(261) " "Verilog HDL Expression warning at FPGA_test.sv(261): truncated literal to match 5 bits" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575922545329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/vga_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk/vga_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk/vga_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_0002 " "Found entity 1: vga_clk_0002" {  } { { "vga_clk/vga_clk_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/vga_clk/vga_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_hword spart.v(37) " "Verilog HDL Implicit Net warning at spart.v(37): created implicit net for \"div_hword\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h_overlap collision_detection.sv(34) " "Verilog HDL Implicit Net warning at collision_detection.sv(34): created implicit net for \"h_overlap\"" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_overlap collision_detection.sv(35) " "Verilog HDL Implicit Net warning at collision_detection.sv(35): created implicit net for \"v_overlap\"" {  } { { "our_v/collision_detection.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/collision_detection.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout7 addsub.sv(23) " "Verilog HDL Implicit Net warning at addsub.sv(23): created implicit net for \"cout7\"" {  } { { "our_v/addsub.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n FPGA_test.sv(122) " "Verilog HDL Implicit Net warning at FPGA_test.sv(122): created implicit net for \"rst_n\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst FPGA_test.sv(170) " "Verilog HDL Implicit Net warning at FPGA_test.sv(170): created implicit net for \"rst\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_TRIGGER FPGA_test.sv(176) " "Verilog HDL Implicit Net warning at FPGA_test.sv(176): created implicit net for \"D5M_TRIGGER\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_RESET_N FPGA_test.sv(177) " "Verilog HDL Implicit Net warning at FPGA_test.sv(177): created implicit net for \"D5M_RESET_N\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK FPGA_test.sv(178) " "Verilog HDL Implicit Net warning at FPGA_test.sv(178): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_XCLKIN FPGA_test.sv(204) " "Verilog HDL Implicit Net warning at FPGA_test.sv(204): created implicit net for \"D5M_XCLKIN\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data1 FPGA_test.sv(347) " "Verilog HDL Implicit Net warning at FPGA_test.sv(347): created implicit net for \"write_data1\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_test " "Elaborating entity \"FPGA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575922545563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst FPGA_test.sv(170) " "Verilog HDL or VHDL warning at FPGA_test.sv(170): object \"rst\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_TRIGGER FPGA_test.sv(176) " "Verilog HDL or VHDL warning at FPGA_test.sv(176): object \"D5M_TRIGGER\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_RESET_N FPGA_test.sv(177) " "Verilog HDL or VHDL warning at FPGA_test.sv(177): object \"D5M_RESET_N\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auto_start FPGA_test.sv(103) " "Verilog HDL or VHDL warning at FPGA_test.sv(103): object \"auto_start\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data FPGA_test.sv(236) " "Verilog HDL or VHDL warning at FPGA_test.sv(236): object \"write_data\" assigned a value but never read" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR FPGA_test.sv(51) " "Output port \"LEDR\" at FPGA_test.sv(51) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT FPGA_test.sv(12) " "Output port \"AUD_DACDAT\" at FPGA_test.sv(12) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK FPGA_test.sv(14) " "Output port \"AUD_XCK\" at FPGA_test.sv(14) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK FPGA_test.sv(36) " "Output port \"FPGA_I2C_SCLK\" at FPGA_test.sv(36) has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575922545565 "|FPGA_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:processor " "Elaborating entity \"cpu\" for hierarchy \"cpu:processor\"" {  } { { "FPGA_test.sv" "processor" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(114) " "Verilog HDL assignment warning at cpu.sv(114): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545581 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "itter_rf_i cpu.sv(208) " "Verilog HDL Always Construct warning at cpu.sv(208): inferring latch(es) for variable \"itter_rf_i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922545581 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(259) " "Verilog HDL assignment warning at cpu.sv(259): truncated value with size 32 to match size of target (8)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(611) " "Verilog HDL assignment warning at cpu.sv(611): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(613) " "Verilog HDL assignment warning at cpu.sv(613): truncated value with size 32 to match size of target (11)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(818) " "Verilog HDL assignment warning at cpu.sv(818): truncated value with size 32 to match size of target (1)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(819) " "Verilog HDL assignment warning at cpu.sv(819): truncated value with size 32 to match size of target (1)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(999) " "Verilog HDL assignment warning at cpu.sv(999): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545582 "|FPGA_test|cpu:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu:processor\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\"" {  } { { "../../ece554-microgame/v/cpu.sv" "instruction_memory" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory_8k cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space " "Elaborating entity \"instruction_memory_8k\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory.sv" "instruction_space" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Downloads/sprite_draw.mif " "Parameter \"init_file\" = \"../../../../Downloads/sprite_draw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545648 ""}  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922545648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evr2 " "Found entity 1: altsyncram_evr2" {  } { { "db/altsyncram_evr2.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_evr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922545698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922545698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_evr2 cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated " "Elaborating entity \"altsyncram_evr2\" for hierarchy \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545700 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 198 C:/Users/ECE_STUDENT/Downloads/sprite_draw.mif " "Memory depth (2048) in the design file differs from memory depth (198) in the Memory Initialization File \"C:/Users/ECE_STUDENT/Downloads/sprite_draw.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../../ece554-microgame/v/memory/instruction_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/instruction_memory_8k.v" 97 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1575922545704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:processor\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:processor\|alu:alu\"" {  } { { "../../ece554-microgame/v/cpu.sv" "alu" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub cpu:processor\|alu:alu\|addsub:addsub1 " "Elaborating entity \"addsub\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\"" {  } { { "our_v/alu.sv" "addsub1" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bit_lookahead cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0 " "Elaborating entity \"add_4bit_lookahead\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\"" {  } { { "our_v/addsub.sv" "adder0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/addsub.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_gp cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\|full_adder_1bit_gp:adders\[0\] " "Elaborating entity \"full_adder_1bit_gp\" for hierarchy \"cpu:processor\|alu:alu\|addsub:addsub1\|add_4bit_lookahead:adder0\|full_adder_1bit_gp:adders\[0\]\"" {  } { { "our_v/add_4bit_lookahead.sv" "adders\[0\]" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/add_4bit_lookahead.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection cpu:processor\|collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"cpu:processor\|collision_detection:cd\"" {  } { { "../../ece554-microgame/v/cpu.sv" "cd" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_input_buffer cpu:processor\|user_input_buffer:stimulus " "Elaborating entity \"user_input_buffer\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\"" {  } { { "../../ece554-microgame/v/cpu.sv" "stimulus" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart cpu:processor\|user_input_buffer:stimulus\|spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\"" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "spart0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_shifter cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shifter:rx_shifter " "Elaborating entity \"user_io_shifter\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shifter:rx_shifter\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "rx_shifter" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_shift_out cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shift_out:tx_shifter " "Elaborating entity \"user_io_shift_out\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|user_io_shift_out:tx_shifter\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "tx_shifter" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRG cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|BRG:brg " "Elaborating entity \"BRG\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|spart:spart0\|BRG:brg\"" {  } { { "../../ece554-microgame/v/user_input/spart.v" "brg" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/spart.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 brg.sv(60) " "Verilog HDL assignment warning at brg.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545955 "|FPGA_test|cpu:processor|user_input_buffer:stimulus|spart:spart0|BRG:brg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver cpu:processor\|user_input_buffer:stimulus\|driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|driver:driver0\"" {  } { { "../../ece554-microgame/v/user_input/user_input_buffer.v" "driver0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_input_buffer.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io_cpu cpu:processor\|user_input_buffer:stimulus\|driver:driver0\|user_io_cpu:CPU0 " "Elaborating entity \"user_io_cpu\" for hierarchy \"cpu:processor\|user_input_buffer:stimulus\|driver:driver0\|user_io_cpu:CPU0\"" {  } { { "../../ece554-microgame/v/user_input/driver.v" "CPU0" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/driver.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 user_io_cpu.sv(45) " "Verilog HDL assignment warning at user_io_cpu.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "../../ece554-microgame/v/user_input/user_io_cpu.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/user_io_cpu.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922545961 "|FPGA_test|cpu:processor|user_input_buffer:stimulus|driver:driver0|user_io_cpu:CPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller cpu:processor\|audio_controller:audio " "Elaborating entity \"audio_controller\" for hierarchy \"cpu:processor\|audio_controller:audio\"" {  } { { "../../ece554-microgame/v/cpu.sv" "audio" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_32 cpu:processor\|lfsr_32:randy " "Elaborating entity \"lfsr_32\" for hierarchy \"cpu:processor\|lfsr_32:randy\"" {  } { { "../../ece554-microgame/v/cpu.sv" "randy" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_timer cpu:processor\|system_timer:timer " "Elaborating entity \"system_timer\" for hierarchy \"cpu:processor\|system_timer:timer\"" {  } { { "../../ece554-microgame/v/cpu.sv" "timer" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu:processor\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"cpu:processor\|data_memory:data_memory\"" {  } { { "../../ece554-microgame/v/cpu.sv" "data_memory" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_8k cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space " "Elaborating entity \"data_memory_8k\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\"" {  } { { "../../ece554-microgame/v/memory/data_memory.sv" "user_space" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922545990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922545990 ""}  } { { "../../ece554-microgame/v/memory/data_memory_8k.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/data_memory_8k.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922545990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dl1 " "Found entity 1: altsyncram_0dl1" {  } { { "db/altsyncram_0dl1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_0dl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dl1 cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\|altsyncram_0dl1:auto_generated " "Elaborating entity \"altsyncram_0dl1\" for hierarchy \"cpu:processor\|data_memory:data_memory\|data_memory_8k:user_space\|altsyncram:altsyncram_component\|altsyncram_0dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_command_controller cpu:processor\|sprite_command_controller:sprite_fifo " "Elaborating entity \"sprite_command_controller\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\"" {  } { { "../../ece554-microgame/v/cpu.sv" "sprite_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/cpu.sv" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sprite_command_controller.sv(65) " "Verilog HDL assignment warning at sprite_command_controller.sv(65): truncated value with size 32 to match size of target (24)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546050 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sprite_command_controller.sv(69) " "Verilog HDL assignment warning at sprite_command_controller.sv(69): truncated value with size 32 to match size of target (24)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546050 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sprite_command_controller.sv(147) " "Verilog HDL Case Statement warning at sprite_command_controller.sv(147): incomplete case statement has no default case item" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575922546051 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_controller.sv(160) " "Verilog HDL assignment warning at sprite_command_controller.sv(160): truncated value with size 32 to match size of target (6)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546052 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_controller.sv(167) " "Verilog HDL assignment warning at sprite_command_controller.sv(167): truncated value with size 32 to match size of target (6)" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546052 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sprite_command_controller.sv(194) " "Verilog HDL Case Statement warning at sprite_command_controller.sv(194): incomplete case statement has no default case item" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 194 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575922546053 "|FPGA_test|cpu:processor|sprite_command_controller:sprite_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_command_fifo cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_command_fifo:sprite_command_fifo " "Elaborating entity \"sprite_command_fifo\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_command_fifo:sprite_command_fifo\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "sprite_command_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(17) " "Verilog HDL assignment warning at sprite_command_fifo.sv(17): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546093 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(27) " "Verilog HDL assignment warning at sprite_command_fifo.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546093 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_command_fifo.sv(35) " "Verilog HDL assignment warning at sprite_command_fifo.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_command_fifo.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_command_fifo.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546093 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_command_fifo:sprite_command_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_buffer cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_buffer:gen_sprites\[0\].sprite_buffer " "Elaborating entity \"sprite_buffer\" for hierarchy \"cpu:processor\|sprite_command_controller:sprite_fifo\|sprite_buffer:gen_sprites\[0\].sprite_buffer\"" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "gen_sprites\[0\].sprite_buffer" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(50) " "Verilog HDL assignment warning at sprite_buffer.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546104 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(52) " "Verilog HDL assignment warning at sprite_buffer.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546104 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(56) " "Verilog HDL assignment warning at sprite_buffer.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546104 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_buffer.sv(58) " "Verilog HDL assignment warning at sprite_buffer.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546104 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sprite_buffer.sv(78) " "Verilog HDL assignment warning at sprite_buffer.sv(78): truncated value with size 32 to match size of target (6)" {  } { { "our_v/sprite_buffer.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/our_v/sprite_buffer.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546104 "|FPGA_test|sprite_command_controller:sprite_command_controller|sprite_buffer:gen_sprites[0].sprite_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecode hexdecode:f " "Elaborating entity \"hexdecode\" for hierarchy \"hexdecode:f\"" {  } { { "FPGA_test.sv" "f" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "FPGA_test.sv" "u2" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "FPGA_test.sv" "u6" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0002 sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst " "Elaborating entity \"sdram_pll_0002\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\"" {  } { { "v/sdram_pll.v" "sdram_pll_inst" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "altera_pll_i" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546194 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575922546199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546199 ""}  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922546199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:bram_red " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:bram_red\"" {  } { { "FPGA_test.sv" "bram_red" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:bram_red\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "altsyncram_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:bram_red\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:bram_red\|altsyncram:altsyncram_component\"" {  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:bram_red\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:bram_red\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546223 ""}  } { { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922546223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ju1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ju1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ju1 " "Found entity 1: altsyncram_2ju1" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ju1 frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated " "Elaborating entity \"altsyncram_2ju1\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_2ju1.tdf" "decode2" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|mux_tfb:mux3 " "Elaborating entity \"mux_tfb\" for hierarchy \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|mux_tfb:mux3\"" {  } { { "db/altsyncram_2ju1.tdf" "mux3" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "FPGA_test.sv" "u7" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(388) " "Verilog HDL assignment warning at Sdram_Control.v(388): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546448 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546449 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546450 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546451 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546452 "|FPGA_test|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546455 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546456 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546456 "|FPGA_test|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546459 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546460 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546460 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575922546460 "|FPGA_test|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922546464 "|FPGA_test|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922546711 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922546711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ngp1 " "Found entity 1: dcfifo_ngp1" {  } { { "db/dcfifo_ngp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ngp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated " "Elaborating entity \"dcfifo_ngp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g1p" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "wrptr_g1p" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram\"" {  } { { "db/dcfifo_ngp1.tdf" "fifo_ram" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_brp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_dgwp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922546984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922546984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ngp1.tdf" "ws_dgrp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922546987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_ngp1.tdf" "rdempty_eq_comp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ngp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575922547555 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575922547555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ahp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ahp1 " "Found entity 1: dcfifo_ahp1" {  } { { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ahp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated " "Elaborating entity \"dcfifo_ahp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ahp1.tdf" "rs_dgwp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ahp1.tdf" "ws_dgrp" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575922547699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922547699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "FPGA_test.sv" "u1" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922547996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_index VGA_Controller.sv(121) " "Verilog HDL or VHDL warning at VGA_Controller.sv(121): object \"x_index\" assigned a value but never read" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_index VGA_Controller.sv(121) " "Verilog HDL or VHDL warning at VGA_Controller.sv(121): object \"y_index\" assigned a value but never read" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(155) " "Verilog HDL assignment warning at VGA_Controller.sv(155): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(156) " "Verilog HDL assignment warning at VGA_Controller.sv(156): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(229) " "Verilog HDL assignment warning at VGA_Controller.sv(229): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.sv(255) " "Verilog HDL assignment warning at VGA_Controller.sv(255): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/VGA_Controller.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575922547998 "|FPGA_test|VGA_Controller:u1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 41 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 73 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 105 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 137 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 169 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 201 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 233 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 265 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 297 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 329 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 361 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 393 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 425 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 457 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 489 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 314 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|altsyncram_86d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_86d1.tdf" 521 2 0 } } { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/dcfifo_ahp1.tdf" 56 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 304 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 365 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_blue\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 296 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_blue|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_green\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 287 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_green|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1001 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58 " "Synthesized away node \"frame_buffer:bram_red\|altsyncram:altsyncram_component\|altsyncram_2ju1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_2ju1.tdf" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/db/altsyncram_2ju1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../ece554-microgame/v/memory/frame_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/memory/frame_buffer.v" 88 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 278 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|frame_buffer:bram_red|altsyncram:altsyncram_component|altsyncram_2ju1:auto_generated|ram_block1a58"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575922549048 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/v/sdram_pll.v" 25 0 0 } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 206 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922549048 "|FPGA_test|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575922549048 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575922549048 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922552984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922552984 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1575922552984 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1575922552984 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1575922552984 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[7\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[7\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[6\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[6\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[5\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[5\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[4\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[4\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[3\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[3\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[2\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[2\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[1\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[1\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu:processor\|user_input_buffer:stimulus\|databus\[0\]\" " "Converted tri-state node \"cpu:processor\|user_input_buffer:stimulus\|databus\[0\]\" into a selector" {  } { { "../../ece554-microgame/v/user_input/brg.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/user_input/brg.sv" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 1 1575922552984 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1575922552984 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922553046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922553046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1575922553046 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1575922553046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922553046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922553046 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1575922553046 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1575922553046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1575922553046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1575922553046 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922553093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922553093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1575922553093 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1575922553093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1575922553093 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[39\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[39\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[38\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[38\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[37\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[37\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[36\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[36\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[35\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[35\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[34\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[34\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[33\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[33\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[32\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[32\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[31\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[31\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[30\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[30\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[29\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[29\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[28\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[28\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[27\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[27\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[26\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[26\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[25\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[25\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[24\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[24\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[23\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[23\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[22\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[22\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[21\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[21\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[20\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[20\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[19\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[19\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[15\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[15\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[14\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[14\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[13\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[13\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[12\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[12\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[11\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[11\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[7\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[7\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[6\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[6\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[5\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[5\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[4\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[4\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[3\] " "Converted tri-state buffer \"cpu:processor\|sprite_command_controller:sprite_fifo\|new_cmd\[3\]\" feeding internal logic into a wire" {  } { { "../../ece554-microgame/v/sprite/sprite_command_controller.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/ece554-microgame/v/sprite/sprite_command_controller.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1575922552968 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1575922552968 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922553202 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922553202 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1575922553202 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1575922553202 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1575922553218 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922554753 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922554753 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1575922554753 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1575922554753 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1575922554753 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575922555693 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 5 1575922557679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 5 1575922557695 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "cpu:processor\|gpio\[5\] " "bidirectional pin \"cpu:processor\|gpio\[5\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 5 1575922558132 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 5 1575922558132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1575922558273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1575922558273 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1575922558195 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 4 1575922558195 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[0\] Sdram_Control:u7\|rWR2_ADDR\[0\]~synth Sdram_Control:u7\|rWR2_ADDR\[0\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[0\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[0\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[8\] Sdram_Control:u7\|rWR2_ADDR\[8\]~synth Sdram_Control:u7\|rWR2_ADDR\[8\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[8\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[8\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[1\] Sdram_Control:u7\|rWR2_ADDR\[1\]~synth Sdram_Control:u7\|rWR2_ADDR\[1\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[1\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[1\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[1\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[9\] Sdram_Control:u7\|rWR2_ADDR\[9\]~synth Sdram_Control:u7\|rWR2_ADDR\[9\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[9\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[9\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[2\] Sdram_Control:u7\|rWR2_ADDR\[2\]~synth Sdram_Control:u7\|rWR2_ADDR\[2\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[2\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[2\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[10\] Sdram_Control:u7\|rWR2_ADDR\[10\]~synth Sdram_Control:u7\|rWR2_ADDR\[10\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[10\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[10\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[3\] Sdram_Control:u7\|rWR2_ADDR\[3\]~synth Sdram_Control:u7\|rWR2_ADDR\[3\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[3\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[3\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[3\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[11\] Sdram_Control:u7\|rWR2_ADDR\[11\]~synth Sdram_Control:u7\|rWR2_ADDR\[11\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[11\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[11\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[4\] Sdram_Control:u7\|rWR2_ADDR\[4\]~synth Sdram_Control:u7\|rWR2_ADDR\[4\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[4\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[4\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[12\] Sdram_Control:u7\|rWR2_ADDR\[12\]~synth Sdram_Control:u7\|rWR2_ADDR\[12\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[12\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[12\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[5\] Sdram_Control:u7\|rWR2_ADDR\[5\]~synth Sdram_Control:u7\|rWR2_ADDR\[5\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[5\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[5\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[5\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[13\] Sdram_Control:u7\|rWR2_ADDR\[13\]~synth Sdram_Control:u7\|rWR2_ADDR\[13\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[13\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[13\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[6\] Sdram_Control:u7\|rWR2_ADDR\[6\]~synth Sdram_Control:u7\|rWR2_ADDR\[6\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[6\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[6\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[6\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[14\] Sdram_Control:u7\|rWR2_ADDR\[14\]~synth Sdram_Control:u7\|rWR2_ADDR\[14\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[14\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[14\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[7\] Sdram_Control:u7\|rWR2_ADDR\[7\]~synth Sdram_Control:u7\|rWR2_ADDR\[7\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[7\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[7\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u7\|rWR2_ADDR\[15\] Sdram_Control:u7\|rWR2_ADDR\[15\]~synth Sdram_Control:u7\|rWR2_ADDR\[15\]~synth " "Register \"Sdram_Control:u7\|rWR2_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u7\|rWR2_ADDR\[15\]~synth\" and latch \"Sdram_Control:u7\|rWR2_ADDR\[15\]~synth\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/Sdram_Control/Sdram_Control.v" 446 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1575922558273 "|FPGA_test|Sdram_Control:u7|rWR2_ADDR[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1575922558273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575922561054 "|FPGA_test|VGA_R[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575922561054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575922561618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5233 " "5233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575922567757 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922568212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922568212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922568212 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575922568212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575922568212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922568372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575922569237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575922569237 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922569898 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922569898 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922569908 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922569908 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922569918 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1575922569918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575922570494 "|FPGA_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575922570494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19473 " "Implemented 19473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575922570533 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575922570533 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575922570533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19057 " "Implemented 19057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575922570533 ""} { "Info" "ICUT_CUT_TM_RAMS" "231 " "Implemented 231 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575922570533 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575922570533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575922570533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 347 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 347 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575922570627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:16:10 2019 " "Processing ended: Mon Dec 09 14:16:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575922570627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575922570627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575922570627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575922570627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575922571832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575922571837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:16:11 2019 " "Processing started: Mon Dec 09 14:16:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575922571837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575922571837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_test -c FPGA_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_test -c FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575922571837 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575922571938 ""}
{ "Info" "0" "" "Project  = FPGA_test" {  } {  } 0 0 "Project  = FPGA_test" 0 0 "Fitter" 0 0 1575922571938 ""}
{ "Info" "0" "" "Revision = FPGA_test" {  } {  } 0 0 "Revision = FPGA_test" 0 0 "Fitter" 0 0 1575922571938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575922572252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575922572253 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575922572367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575922572408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575922572408 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1575922572492 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1575922572492 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1575922572505 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated\|ram_block1a4 " "Atom \"cpu:processor\|instruction_memory:instruction_memory\|instruction_memory_8k:instruction_space\|altsyncram:altsyncram_component\|altsyncram_evr2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1575922572534 "|FPGA_test|cpu:processor|instruction_memory:instruction_memory|instruction_memory_8k:instruction_space|altsyncram:altsyncram_component|altsyncram_evr2:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1575922572534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575922572996 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575922573021 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575922573584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575922573797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575922584155 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 576 global CLKCTRL_G3 " "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 576 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575922584859 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G2 " "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575922584859 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 128 global CLKCTRL_G1 " "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 128 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575922584859 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 12049 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 12049 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575922584859 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575922584859 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 3916 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 3916 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1575922584859 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575922584859 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575922584859 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1575922584859 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1575922584859 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1575922584859 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922584859 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575922586394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ahp1 " "Entity dcfifo_ahp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ngp1 " "Entity dcfifo_ngp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575922586411 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575922586411 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_test.sdc " "Reading SDC File: 'FPGA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575922586465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at FPGA_test.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586467 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at FPGA_test.sdc(17): Option -period: Invalid clock period" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FPGA_test.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at FPGA_test.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586468 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 29 altera_reserved_tdi port " "Ignored filter at FPGA_test.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 29 altera_reserved_tck clock " "Ignored filter at FPGA_test.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_test.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586469 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_test.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 30 altera_reserved_tms port " "Ignored filter at FPGA_test.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_test.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586469 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_test.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 31 altera_reserved_tdo port " "Ignored filter at FPGA_test.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586469 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_test.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586470 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922586474 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922586474 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922586474 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922586474 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1575922586474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575922586475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 93 VGA_BLANK port " "Ignored filter at FPGA_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575922586476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586476 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922586476 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575922586476 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u7\|rWR2_ADDR\[9\]~7 KEY\[0\] " "Latch Sdram_Control:u7\|rWR2_ADDR\[9\]~7 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575922586529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575922586529 "|FPGA_test|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922586553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922586553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922586553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922586553 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922586553 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575922586553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575922586674 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575922586679 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575922586680 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575922586680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575922587026 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575922587048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575922587117 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575922587162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575922587162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575922587184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575922588754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "43 I/O output buffer " "Packed 43 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575922588777 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1575922588777 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575922588777 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922589408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575922593582 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575922596243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922641638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575922680535 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575922695276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922695276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575922700923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575922718137 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575922718137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575922760292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575922760292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:56 " "Fitter routing operations ending: elapsed time is 00:00:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922760301 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.09 " "Total time spent on timing analysis during the Fitter is 27.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575922777841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575922778018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575922782633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575922782648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575922787096 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575922808093 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575922808930 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "FPGA_test.sv" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575922809063 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575922809063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.fit.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575922810028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7379 " "Peak virtual memory: 7379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575922813937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:20:13 2019 " "Processing ended: Mon Dec 09 14:20:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575922813937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:02 " "Elapsed time: 00:04:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575922813937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:53 " "Total CPU time (on all processors): 00:10:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575922813937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575922813937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575922815194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575922815198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:20:15 2019 " "Processing started: Mon Dec 09 14:20:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575922815198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575922815198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_test -c FPGA_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_test -c FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575922815199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575922817200 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575922827306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575922827862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:20:27 2019 " "Processing ended: Mon Dec 09 14:20:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575922827862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575922827862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575922827862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575922827862 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575922828555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575922829041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575922829041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 14:20:28 2019 " "Processing started: Mon Dec 09 14:20:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575922829041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575922829041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_test -c FPGA_test " "Command: quartus_sta FPGA_test -c FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575922829041 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575922829156 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922831076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922831076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575922831076 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1575922831076 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1575922831076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575922831319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575922831319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922831359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922831359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575922832303 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ahp1 " "Entity dcfifo_ahp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ngp1 " "Entity dcfifo_ngp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575922832754 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1575922832754 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_test.sdc " "Reading SDC File: 'FPGA_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575922832824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at FPGA_test.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832825 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at FPGA_test.sdc(17): Option -period: Invalid clock period" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FPGA_test.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_test.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at FPGA_test.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832827 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 29 altera_reserved_tdi port " "Ignored filter at FPGA_test.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 29 altera_reserved_tck clock " "Ignored filter at FPGA_test.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_test.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832828 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_test.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 30 altera_reserved_tms port " "Ignored filter at FPGA_test.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_test.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832828 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_test.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_test.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 31 altera_reserved_tdo port " "Ignored filter at FPGA_test.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832828 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_test.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832829 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922832834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922832834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922832834 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575922832834 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922832834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1575922832834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_test.sdc 93 VGA_BLANK port " "Ignored filter at FPGA_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832836 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575922832836 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/chase_testing/galaga_5/blank_demo/FPGA_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1575922832836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 KEY\[0\] " "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575922832904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575922832904 "|FPGA_test|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922832940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922832940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922832940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922832940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922832940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575922832940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922833026 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575922833032 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575922833082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575922833960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575922833960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.727 " "Worst-case setup slack is -11.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.727            -253.390 clk_vga  " "  -11.727            -253.390 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.302            -147.071 clk_dram  " "   -6.302            -147.071 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.217               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 CLOCK_50  " "    5.041               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.330               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.330               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922833965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922833965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 CLOCK_50  " "    0.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.216               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.361               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.045               0.000 clk_vga  " "    8.045               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.754               0.000 clk_dram  " "    8.754               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922834136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.817 " "Worst-case recovery slack is 1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.817               0.000 CLOCK_50  " "    1.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.568               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.907               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.907               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922834187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.730 " "Worst-case removal slack is 0.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.730               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.135               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710               0.000 CLOCK_50  " "    1.710               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922834324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.765               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.765               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.827               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.827               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.865               0.000 CLOCK_50  " "    8.865               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.770               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.770               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922834337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922834337 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.293 ns " "Worst Case Available Settling Time: 15.293 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922834462 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922834462 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575922834470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575922834531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575922840684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 KEY\[0\] " "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575922841406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575922841406 "|FPGA_test|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922841437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922841437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922841437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922841437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922841437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575922841437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922841452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575922841938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575922841938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.508 " "Worst-case setup slack is -11.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.508            -248.650 clk_vga  " "  -11.508            -248.650 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.960            -137.271 clk_dram  " "   -5.960            -137.271 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.338               0.000 CLOCK_50  " "    5.338               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.828               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.828               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922841938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922841938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 CLOCK_50  " "    0.278               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.932               0.000 clk_vga  " "    7.932               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.632               0.000 clk_dram  " "    8.632               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922842094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.211 " "Worst-case recovery slack is 2.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 CLOCK_50  " "    2.211               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.050               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.050               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.368               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.368               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922842141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.496               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.891               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.587               0.000 CLOCK_50  " "    1.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922842173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.747               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.747               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.810               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.810               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.898               0.000 CLOCK_50  " "    8.898               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.747               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.747               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922842188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922842188 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.337 ns " "Worst Case Available Settling Time: 15.337 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922842298 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922842298 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575922842313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575922842540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575922848520 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 KEY\[0\] " "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575922849261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575922849261 "|FPGA_test|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922849293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922849293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922849293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922849293 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922849293 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575922849293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922849308 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575922849472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575922849472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.083 " "Worst-case setup slack is -7.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.083            -153.018 clk_vga  " "   -7.083            -153.018 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -3.058 clk_dram  " "   -0.454              -3.058 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.012               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.012               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.226               0.000 CLOCK_50  " "    9.226               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.204               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.204               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922849477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.134               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.209               0.000 clk_vga  " "    4.209               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.906               0.000 clk_dram  " "    4.906               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922849653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.294 " "Worst-case recovery slack is 4.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.294               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.294               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.636               0.000 CLOCK_50  " "    4.636               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.555               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.555               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922849694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.986               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 CLOCK_50  " "    1.025               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.108               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922849748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.909               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.909               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.475               0.000 CLOCK_50  " "    8.475               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.883               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.883               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922849764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922849764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.321 ns " "Worst Case Available Settling Time: 17.321 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922849876 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922849876 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575922849883 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 KEY\[0\] " "Latch Sdram_Control:u7\|rWR2_ADDR\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575922850448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1575922850448 "|FPGA_test|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922850480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922850480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922850480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922850480 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575922850480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575922850480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922850490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575922850650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575922850650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.757 " "Worst-case setup slack is -6.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.757            -145.563 clk_vga  " "   -6.757            -145.563 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 clk_dram  " "    0.053               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.976               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.976               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368               0.000 CLOCK_50  " "    9.368               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.220               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.220               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922850696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.001               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.123               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLOCK_50  " "    0.146               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.909               0.000 clk_vga  " "    3.909               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.606               0.000 clk_dram  " "    4.606               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922850869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.182 " "Worst-case recovery slack is 5.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.182               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.182               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.450               0.000 CLOCK_50  " "    5.450               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.410               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.410               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922850909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.651 " "Worst-case removal slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.651               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.796               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 CLOCK_50  " "    0.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922850950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.883               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.905               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.905               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.430               0.000 CLOCK_50  " "    8.430               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.882               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.882               0.000 u6\|sdram_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575922850964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575922850964 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 96 " "Number of Synchronizer Chains Found: 96" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.524 ns " "Worst Case Available Settling Time: 17.524 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575922851073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575922851073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575922853755 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575922854014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5637 " "Peak virtual memory: 5637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575922854276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 14:20:54 2019 " "Processing ended: Mon Dec 09 14:20:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575922854276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575922854276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575922854276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575922854276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 409 s " "Quartus Prime Full Compilation was successful. 0 errors, 409 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575922855059 ""}
