{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541032852345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541032852350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 20:40:52 2018 " "Processing started: Wed Oct 31 20:40:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541032852350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032852350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032852350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541032852620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541032852621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_Inner_controller " "Found entity 1: mouse_Inner_controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860107 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altera_UP_PS2_Data_In " "Found entity 2: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860107 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altera_UP_PS2_Command_Out " "Found entity 3: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 4 4 " "Found 4 design units, including 4 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Mouse " "Found entity 1: ps2Mouse" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860109 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoComp " "Found entity 2: twoComp" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860109 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860109 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit8Adder " "Found entity 4: bit8Adder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(43) " "Verilog HDL information at keyboard.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/keyboard.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541032860110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/keyboard.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ih8verilog_main.v 1 1 " "Found 1 design units, including 1 entities, in source file ih8verilog_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PP2VerilogDrawingController " "Found entity 1: PP2VerilogDrawingController" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADriver.v(57) " "Verilog HDL information at VGADriver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/VGADriver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541032860116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/VGADriver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DMA " "Found entity 1: UART_DMA" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541032860117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860117 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mouse.v(187) " "Verilog HDL Instantiation warning at mouse.v(187): instance has no name" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v" 187 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541032860118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541032860161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAr main.v(3) " "Output port \"VGAr\" at main.v(3) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860161 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAg main.v(4) " "Output port \"VGAg\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAb main.v(5) " "Output port \"VGAb\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[6..0\] main.v(10) " "Output port \"leds\[6..0\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync main.v(24) " "Output port \"hsync\" at main.v(24) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync main.v(24) " "Output port \"vsync\" at main.v(24) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAclock main.v(22) " "Output port \"VGAclock\" at main.v(22) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAsync main.v(6) " "Output port \"VGAsync\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGAblanck main.v(6) " "Output port \"VGAblanck\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DMA UART_DMA:uart " "Elaborating entity \"UART_DMA\" for hierarchy \"UART_DMA:uart\"" {  } { { "main.v" "uart" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541032860162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start UART.v(22) " "Verilog HDL or VHDL warning at UART.v(22): object \"start\" assigned a value but never read" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541032860163 "|main|UART_DMA:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity UART.v(24) " "Verilog HDL or VHDL warning at UART.v(24): object \"parity\" assigned a value but never read" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541032860163 "|main|UART_DMA:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(83) " "Verilog HDL assignment warning at UART.v(83): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541032860163 "|main|UART_DMA:uart"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541032860523 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2ck " "bidirectional pin \"ps2ck\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1541032860533 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2dt " "bidirectional pin \"ps2dt\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1541032860533 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2ck2 " "bidirectional pin \"ps2ck2\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1541032860533 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2dt2 " "bidirectional pin \"ps2dt2\" has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1541032860533 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1541032860533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAclock GND " "Pin \"VGAclock\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAclock"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[0\] GND " "Pin \"VGAr\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[1\] GND " "Pin \"VGAr\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[2\] GND " "Pin \"VGAr\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[3\] GND " "Pin \"VGAr\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[4\] GND " "Pin \"VGAr\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[5\] GND " "Pin \"VGAr\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[6\] GND " "Pin \"VGAr\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAr\[7\] GND " "Pin \"VGAr\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[0\] GND " "Pin \"VGAg\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[1\] GND " "Pin \"VGAg\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[2\] GND " "Pin \"VGAg\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[3\] GND " "Pin \"VGAg\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[4\] GND " "Pin \"VGAg\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[5\] GND " "Pin \"VGAg\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[6\] GND " "Pin \"VGAg\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAg\[7\] GND " "Pin \"VGAg\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[0\] GND " "Pin \"VGAb\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[1\] GND " "Pin \"VGAb\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[2\] GND " "Pin \"VGAb\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[3\] GND " "Pin \"VGAb\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[4\] GND " "Pin \"VGAb\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[5\] GND " "Pin \"VGAb\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[6\] GND " "Pin \"VGAb\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAb\[7\] GND " "Pin \"VGAb\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAsync GND " "Pin \"VGAsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGAblanck GND " "Pin \"VGAblanck\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|VGAblanck"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[15\] GND " "Pin \"leds\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541032860547 "|main|leds[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541032860547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541032860607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032860905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541032861014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541032861014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "real100clock " "No output dependent on input pin \"real100clock\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541032861080 "|main|real100clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butt " "No output dependent on input pin \"butt\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541032861080 "|main|butt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541032861080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541032861080 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541032861080 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1541032861080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541032861080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541032861080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541032861114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 20:41:01 2018 " "Processing ended: Wed Oct 31 20:41:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541032861114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541032861114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541032861114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541032861114 ""}
