<stg><name>weight_bias_memory</name>


<trans_list>

<trans id="823" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1600" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1600 %stream_weight_out, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="640" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %stream_weight_row_index, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %stream_bias_out84, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="1600" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1600 %stream_weight_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %stream_bias_col_index82, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="640" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i640 %stream_weight_row_index, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_out_len_ch280, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch378, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control_ch375, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %stream_bias_in, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_weight_in, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:11 %specpipeline_ln420 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln420"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:12 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i8P0A, i8 %control_ch375, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:13 %br_ln437 = br i1 %tmp, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
if.else:0 %control_V_load = load i8 %control_V

]]></Node>
<StgValue><ssdm name="control_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12">
<![CDATA[
if.else:1 %lhs_1 = load i12 %vector_out_length_V

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
if.else:2 %switch_ln442 = switch i8 %control_V_load, void %if.end125, i8 1, void %if.then50, i8 2, void %if.then64, i8 3, void %if.then87, i8 4, void %if.then102

]]></Node>
<StgValue><ssdm name="switch_ln442"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
if.end116:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %stream_bias_col_index82, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end116:1 %br_ln487 = br i1 %tmp_s, void %if.else123, void %if.then120

]]></Node>
<StgValue><ssdm name="br_ln487"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then120:1 %stream_bias_col_index82_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %stream_bias_col_index82

]]></Node>
<StgValue><ssdm name="stream_bias_col_index82_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="10">
<![CDATA[
if.then120:2 %trunc_ln489 = trunc i10 %stream_bias_col_index82_read

]]></Node>
<StgValue><ssdm name="trunc_ln489"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
if.then120:4 %stream_weight_row_index_read = read i640 @_ssdm_op_Read.ap_fifo.volatile.i640P0A, i640 %stream_weight_row_index

]]></Node>
<StgValue><ssdm name="stream_weight_row_index_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="640">
<![CDATA[
if.then120:5 %trunc_ln490 = trunc i640 %stream_weight_row_index_read

]]></Node>
<StgValue><ssdm name="trunc_ln490"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:6 %trunc_ln490_2 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 610, i32 618

]]></Node>
<StgValue><ssdm name="trunc_ln490_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:8 %trunc_ln490_s = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 10, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln490_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:10 %trunc_ln490_3 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 20, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln490_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:12 %trunc_ln490_4 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 30, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln490_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:14 %trunc_ln490_5 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 40, i32 48

]]></Node>
<StgValue><ssdm name="trunc_ln490_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:16 %trunc_ln490_6 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 50, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln490_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:18 %trunc_ln490_7 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 60, i32 68

]]></Node>
<StgValue><ssdm name="trunc_ln490_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:20 %trunc_ln490_8 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 70, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln490_8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:22 %trunc_ln490_9 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 80, i32 88

]]></Node>
<StgValue><ssdm name="trunc_ln490_9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:24 %trunc_ln490_1 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 90, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln490_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:26 %trunc_ln490_10 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 100, i32 108

]]></Node>
<StgValue><ssdm name="trunc_ln490_10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:28 %trunc_ln490_11 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 110, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln490_11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:30 %trunc_ln490_12 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 120, i32 128

]]></Node>
<StgValue><ssdm name="trunc_ln490_12"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:32 %trunc_ln490_13 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 130, i32 138

]]></Node>
<StgValue><ssdm name="trunc_ln490_13"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:34 %trunc_ln490_14 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 140, i32 148

]]></Node>
<StgValue><ssdm name="trunc_ln490_14"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:36 %trunc_ln490_15 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 150, i32 158

]]></Node>
<StgValue><ssdm name="trunc_ln490_15"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:38 %trunc_ln490_16 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 160, i32 168

]]></Node>
<StgValue><ssdm name="trunc_ln490_16"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:40 %trunc_ln490_17 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 170, i32 178

]]></Node>
<StgValue><ssdm name="trunc_ln490_17"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:42 %trunc_ln490_18 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 180, i32 188

]]></Node>
<StgValue><ssdm name="trunc_ln490_18"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:44 %trunc_ln490_19 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 190, i32 198

]]></Node>
<StgValue><ssdm name="trunc_ln490_19"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:46 %trunc_ln490_20 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 200, i32 208

]]></Node>
<StgValue><ssdm name="trunc_ln490_20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:48 %trunc_ln490_21 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 210, i32 218

]]></Node>
<StgValue><ssdm name="trunc_ln490_21"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:50 %trunc_ln490_22 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 220, i32 228

]]></Node>
<StgValue><ssdm name="trunc_ln490_22"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:52 %trunc_ln490_23 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 230, i32 238

]]></Node>
<StgValue><ssdm name="trunc_ln490_23"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:54 %trunc_ln490_24 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 240, i32 248

]]></Node>
<StgValue><ssdm name="trunc_ln490_24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:56 %trunc_ln490_25 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 250, i32 258

]]></Node>
<StgValue><ssdm name="trunc_ln490_25"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:58 %trunc_ln490_26 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 260, i32 268

]]></Node>
<StgValue><ssdm name="trunc_ln490_26"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:60 %trunc_ln490_27 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 270, i32 278

]]></Node>
<StgValue><ssdm name="trunc_ln490_27"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:62 %trunc_ln490_28 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 280, i32 288

]]></Node>
<StgValue><ssdm name="trunc_ln490_28"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:64 %trunc_ln490_29 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 290, i32 298

]]></Node>
<StgValue><ssdm name="trunc_ln490_29"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:66 %trunc_ln490_30 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 300, i32 308

]]></Node>
<StgValue><ssdm name="trunc_ln490_30"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:68 %trunc_ln490_31 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 310, i32 318

]]></Node>
<StgValue><ssdm name="trunc_ln490_31"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:70 %trunc_ln490_32 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 320, i32 328

]]></Node>
<StgValue><ssdm name="trunc_ln490_32"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:72 %trunc_ln490_33 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 330, i32 338

]]></Node>
<StgValue><ssdm name="trunc_ln490_33"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:74 %trunc_ln490_34 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 340, i32 348

]]></Node>
<StgValue><ssdm name="trunc_ln490_34"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:76 %trunc_ln490_35 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 350, i32 358

]]></Node>
<StgValue><ssdm name="trunc_ln490_35"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:78 %trunc_ln490_36 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 360, i32 368

]]></Node>
<StgValue><ssdm name="trunc_ln490_36"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:80 %trunc_ln490_37 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 370, i32 378

]]></Node>
<StgValue><ssdm name="trunc_ln490_37"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:82 %trunc_ln490_38 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 380, i32 388

]]></Node>
<StgValue><ssdm name="trunc_ln490_38"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:84 %trunc_ln490_39 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 390, i32 398

]]></Node>
<StgValue><ssdm name="trunc_ln490_39"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:86 %trunc_ln490_40 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 400, i32 408

]]></Node>
<StgValue><ssdm name="trunc_ln490_40"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:88 %trunc_ln490_41 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 410, i32 418

]]></Node>
<StgValue><ssdm name="trunc_ln490_41"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:90 %trunc_ln490_42 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 420, i32 428

]]></Node>
<StgValue><ssdm name="trunc_ln490_42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:92 %trunc_ln490_43 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 430, i32 438

]]></Node>
<StgValue><ssdm name="trunc_ln490_43"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:94 %trunc_ln490_44 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 440, i32 448

]]></Node>
<StgValue><ssdm name="trunc_ln490_44"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:96 %trunc_ln490_45 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 450, i32 458

]]></Node>
<StgValue><ssdm name="trunc_ln490_45"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:98 %trunc_ln490_46 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 460, i32 468

]]></Node>
<StgValue><ssdm name="trunc_ln490_46"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:100 %trunc_ln490_47 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 470, i32 478

]]></Node>
<StgValue><ssdm name="trunc_ln490_47"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:102 %trunc_ln490_48 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 480, i32 488

]]></Node>
<StgValue><ssdm name="trunc_ln490_48"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:104 %trunc_ln490_49 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 490, i32 498

]]></Node>
<StgValue><ssdm name="trunc_ln490_49"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:106 %trunc_ln490_50 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 500, i32 508

]]></Node>
<StgValue><ssdm name="trunc_ln490_50"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:108 %trunc_ln490_51 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 510, i32 518

]]></Node>
<StgValue><ssdm name="trunc_ln490_51"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:110 %trunc_ln490_52 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 520, i32 528

]]></Node>
<StgValue><ssdm name="trunc_ln490_52"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:112 %trunc_ln490_53 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 530, i32 538

]]></Node>
<StgValue><ssdm name="trunc_ln490_53"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:114 %trunc_ln490_54 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 540, i32 548

]]></Node>
<StgValue><ssdm name="trunc_ln490_54"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:116 %trunc_ln490_55 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 550, i32 558

]]></Node>
<StgValue><ssdm name="trunc_ln490_55"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:118 %trunc_ln490_56 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 560, i32 568

]]></Node>
<StgValue><ssdm name="trunc_ln490_56"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:120 %trunc_ln490_57 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 570, i32 578

]]></Node>
<StgValue><ssdm name="trunc_ln490_57"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:122 %trunc_ln490_58 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 580, i32 588

]]></Node>
<StgValue><ssdm name="trunc_ln490_58"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:124 %trunc_ln490_59 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 590, i32 598

]]></Node>
<StgValue><ssdm name="trunc_ln490_59"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:126 %trunc_ln490_60 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 600, i32 608

]]></Node>
<StgValue><ssdm name="trunc_ln490_60"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:129 %trunc_ln490_61 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 620, i32 628

]]></Node>
<StgValue><ssdm name="trunc_ln490_61"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="9" op_1_bw="640" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then120:131 %trunc_ln490_62 = partselect i9 @_ssdm_op_PartSelect.i9.i640.i32.i32, i640 %stream_weight_row_index_read, i32 630, i32 638

]]></Node>
<StgValue><ssdm name="trunc_ln490_62"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
if.end124:0 %br_ln494 = br void %if.end125

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then87:0 %store_ln469 = store i1 0, i1 %stream_index_valid

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10">
<![CDATA[
if.then87:1 %rhs_2 = load i10 %bias_in_col_index_V

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="10">
<![CDATA[
if.then87:2 %zext_ln1496_3 = zext i10 %rhs_2

]]></Node>
<StgValue><ssdm name="zext_ln1496_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then87:3 %bias_in_col_index_valid = icmp_eq  i12 %lhs_1, i12 %zext_ln1496_3

]]></Node>
<StgValue><ssdm name="bias_in_col_index_valid"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
if.then87:4 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i48P128A, i48 %stream_bias_in, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87:5 %br_ln472 = br i1 %tmp_3, void %if.end99, void %if.then93

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
if.then93:0 %bias_temp = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %stream_bias_in

]]></Node>
<StgValue><ssdm name="bias_temp"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then93:1 %br_ln474 = br i1 %bias_in_col_index_valid, void %if.then94, void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="10">
<![CDATA[
if.then94:0 %zext_ln541_66 = zext i10 %rhs_2

]]></Node>
<StgValue><ssdm name="zext_ln541_66"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then94:1 %bias_V_addr_1 = getelementptr i48 %bias_V, i64 0, i64 %zext_ln541_66

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="48" op_1_bw="6">
<![CDATA[
if.then94:2 %store_ln475 = store i48 %bias_temp, i6 %bias_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then94:3 %add_ln840 = add i10 %rhs_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then94:4 %store_ln840 = store i10 %add_ln840, i10 %bias_in_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="bias_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
if.then94:5 %br_ln477 = br void %if.end98

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
if.end98:0 %br_ln478 = br void %if.end99

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
if.end99:0 %br_ln479 = br void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then64:0 %store_ln450 = store i1 0, i1 %stream_index_valid

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="10">
<![CDATA[
if.then64:1 %lhs = load i10 %weight_in_row_index_V

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="10">
<![CDATA[
if.then64:2 %zext_ln1496 = zext i10 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1496"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="12">
<![CDATA[
if.then64:3 %rhs = load i12 %vector_in_length_V

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then64:4 %weight_in_row_index_valid = icmp_eq  i12 %zext_ln1496, i12 %rhs

]]></Node>
<StgValue><ssdm name="weight_in_row_index_valid"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="12">
<![CDATA[
if.then64:5 %zext_ln1496_1 = zext i12 %lhs_1

]]></Node>
<StgValue><ssdm name="zext_ln1496_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then64:6 %ret_V = add i13 %zext_ln1496_1, i13 8191

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="10">
<![CDATA[
if.then64:7 %lhs_2 = load i10 %weight_in_col_index_V

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="13" op_0_bw="10">
<![CDATA[
if.then64:8 %zext_ln1496_2 = zext i10 %lhs_2

]]></Node>
<StgValue><ssdm name="zext_ln1496_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then64:9 %weight_in_col_index_valid = icmp_eq  i13 %zext_ln1496_2, i13 %ret_V

]]></Node>
<StgValue><ssdm name="weight_in_col_index_valid"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then64:10 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %stream_weight_in, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then64:11 %br_ln455 = br i1 %tmp_2, void %if.end84, void %if.then73

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then73:0 %stream_weight_in_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %stream_weight_in

]]></Node>
<StgValue><ssdm name="stream_weight_in_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="25" op_0_bw="32">
<![CDATA[
if.then73:1 %weight_temp = trunc i32 %stream_weight_in_read

]]></Node>
<StgValue><ssdm name="weight_temp"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then73:2 %br_ln457 = br i1 %weight_in_row_index_valid, void %if.then74, void %if.end83

]]></Node>
<StgValue><ssdm name="br_ln457"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="10">
<![CDATA[
if.then74:0 %zext_ln541_65 = zext i10 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln541_65"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:1 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_20 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_20"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:2 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_21 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_21"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:3 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_22 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_22"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:4 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_23 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_23"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:5 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_24 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_24"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:6 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_25 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_25"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:7 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_26 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_26"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:8 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_27 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_27"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_28 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_28"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:10 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_29 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_29"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:11 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_115 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_115"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:12 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_116 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_116"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:13 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_117 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_117"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:14 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_118 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_118"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:15 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_119 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_119"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:16 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_120 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_120"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:17 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_121 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_121"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:18 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_122 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_122"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:19 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_123 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_123"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:20 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_124 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_124"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:21 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_125 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_125"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:22 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_126 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_126"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:23 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_127 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_127"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:24 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_128 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_128"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_129 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_129"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:26 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_130 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_130"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:27 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_131 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_131"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:28 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_132 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_132"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:29 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_133 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_133"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:30 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_134 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_134"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:31 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_135 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_135"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:32 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_136 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_136"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:33 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_137 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_137"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:34 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_138 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_138"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:35 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_139 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_139"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:36 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_140 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_140"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:37 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_141 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_141"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:38 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_142 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_142"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:39 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_143 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_143"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:40 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_144 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_144"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:41 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_145 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_145"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:42 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_146 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_146"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:43 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_147 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_147"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:44 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_148 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_148"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:45 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_149 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_149"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:46 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_150 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_150"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:47 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_151 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_151"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:48 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_152 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_152"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:49 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_153 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_153"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:50 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_154 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_154"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:51 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_155 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_155"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:52 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_156 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_156"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:53 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_157 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_157"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:54 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_158 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_158"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:55 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_159 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_159"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:56 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_160 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_160"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:57 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_161 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_161"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:58 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_162 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_162"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:59 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_163 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_163"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:60 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_164 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_164"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:61 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_165 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_165"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:62 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_166 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_166"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:63 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_167 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_167"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then74:64 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_168 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES, i64 0, i64 %zext_ln541_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_168"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="10">
<![CDATA[
if.then74:65 %trunc_ln458 = trunc i10 %lhs_2

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
if.then74:66 %switch_ln458 = switch i6 %trunc_ln458, void %arrayidx774.case.63, i6 0, void %arrayidx774.case.0, i6 1, void %arrayidx774.case.1, i6 2, void %arrayidx774.case.2, i6 3, void %arrayidx774.case.3, i6 4, void %arrayidx774.case.4, i6 5, void %arrayidx774.case.5, i6 6, void %arrayidx774.case.6, i6 7, void %arrayidx774.case.7, i6 8, void %arrayidx774.case.8, i6 9, void %arrayidx774.case.9, i6 10, void %arrayidx774.case.10, i6 11, void %arrayidx774.case.11, i6 12, void %arrayidx774.case.12, i6 13, void %arrayidx774.case.13, i6 14, void %arrayidx774.case.14, i6 15, void %arrayidx774.case.15, i6 16, void %arrayidx774.case.16, i6 17, void %arrayidx774.case.17, i6 18, void %arrayidx774.case.18, i6 19, void %arrayidx774.case.19, i6 20, void %arrayidx774.case.20, i6 21, void %arrayidx774.case.21, i6 22, void %arrayidx774.case.22, i6 23, void %arrayidx774.case.23, i6 24, void %arrayidx774.case.24, i6 25, void %arrayidx774.case.25, i6 26, void %arrayidx774.case.26, i6 27, void %arrayidx774.case.27, i6 28, void %arrayidx774.case.28, i6 29, void %arrayidx774.case.29, i6 30, void %arrayidx774.case.30, i6 31, void %arrayidx774.case.31, i6 32, void %arrayidx774.case.32, i6 33, void %arrayidx774.case.33, i6 34, void %arrayidx774.case.34, i6 35, void %arrayidx774.case.35, i6 36, void %arrayidx774.case.36, i6 37, void %arrayidx774.case.37, i6 38, void %arrayidx774.case.38, i6 39, void %arrayidx774.case.39, i6 40, void %arrayidx774.case.40, i6 41, void %arrayidx774.case.41, i6 42, void %arrayidx774.case.42, i6 43, void %arrayidx774.case.43, i6 44, void %arrayidx774.case.44, i6 45, void %arrayidx774.case.45, i6 46, void %arrayidx774.case.46, i6 47, void %arrayidx774.case.47, i6 48, void %arrayidx774.case.48, i6 49, void %arrayidx774.case.49, i6 50, void %arrayidx774.case.50, i6 51, void %arrayidx774.case.51, i6 52, void %arrayidx774.case.52, i6 53, void %arrayidx774.case.53, i6 54, void %arrayidx774.case.54, i6 55, void %arrayidx774.case.55, i6 56, void %arrayidx774.case.56, i6 57, void %arrayidx774.case.57, i6 58, void %arrayidx774.case.58, i6 59, void %arrayidx774.case.59, i6 60, void %arrayidx774.case.60, i6 61, void %arrayidx774.case.61, i6 62, void %arrayidx774.case.62

]]></Node>
<StgValue><ssdm name="switch_ln458"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.62:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_167

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.62:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.61:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_166

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.61:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.60:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_165

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.60:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.59:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_164

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.59:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.58:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_163

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.58:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.57:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_162

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.57:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.56:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_161

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.56:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.55:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_160

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.55:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.54:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_159

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.54:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.53:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_158

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.53:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.52:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_157

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.52:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.51:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_156

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.51:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.50:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_155

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.50:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.49:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_154

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.49:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.48:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_153

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.48:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.47:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_152

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.47:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.46:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_151

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.46:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.45:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_150

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.45:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.44:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_149

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.44:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.43:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_148

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.43:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.42:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_147

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.42:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.41:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_146

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.41:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.40:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_145

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.40:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.39:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_144

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.39:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.38:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_143

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.38:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.37:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_142

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.37:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.36:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_141

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.36:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.35:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_140

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.35:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.34:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_139

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.34:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.33:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_138

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.33:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.32:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_137

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.32:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.31:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_136

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.31:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.30:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_135

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.30:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.29:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_134

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.29:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.28:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_133

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.28:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.27:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_132

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.27:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.26:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_131

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.26:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.25:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_130

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.25:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.24:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_129

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.24:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.23:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_128

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.23:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.22:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_127

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.22:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.21:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_126

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.21:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.20:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_125

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.20:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.19:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_124

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.19:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.18:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_123

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.18:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.17:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_122

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.17:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.16:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_121

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.16:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.15:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_120

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.15:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.14:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_119

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.14:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.13:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_118

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.13:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.12:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_117

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.12:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.11:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_116

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.11:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.10:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_115

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.10:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.9:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_29

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.9:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.8:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_28

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.8:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.7:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_27

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.7:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.6:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_26

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.6:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.5:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_25

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.5:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.4:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_24

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.4:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.3:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_23

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.3:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.2:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_22

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.2:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.1:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_21

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.1:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.0:0 %store_ln458 = store i25 %weight_temp, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_20

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.0:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="25" op_1_bw="9">
<![CDATA[
arrayidx774.case.63:0 %store_ln458 = store i25 %weight_temp, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_168

]]></Node>
<StgValue><ssdm name="store_ln458"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="trunc_ln458" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
arrayidx774.case.63:1 %br_ln458 = br void %arrayidx774.exit

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then78:0 %add_ln840_2 = add i10 %lhs_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then78:1 %store_ln840 = store i10 %add_ln840_2, i10 %weight_in_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
if.then78:2 %br_ln462 = br void %if.end82

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else79:0 %store_ln463 = store i10 0, i10 %weight_in_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else79:1 %add_ln840_1 = add i10 %lhs, i10 1

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else79:2 %store_ln840 = store i10 %add_ln840_1, i10 %weight_in_row_index_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
<literal name="weight_in_col_index_valid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
if.else79:3 %br_ln0 = br void %if.end82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
if.end82:0 %br_ln466 = br void %if.end83

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
if.end83:0 %br_ln467 = br void %if.end84

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
if.end84:0 %br_ln468 = br void %if.end127

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.then50:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i12P0A, i12 %vector_in_len_ch378, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then50:1 %br_ln443 = br i1 %tmp_1, void %if.end, void %if.then54

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then54:0 %vector_in_len_ch378_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch378

]]></Node>
<StgValue><ssdm name="vector_in_len_ch378_read"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then54:1 %store_ln444 = store i12 %vector_in_len_ch378_read, i12 %vector_in_length_V

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
if.then54:2 %br_ln445 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.end:0 %tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i12P0A, i12 %vector_out_len_ch280, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:1 %br_ln446 = br i1 %tmp_4, void %if.end61, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then59:0 %vector_out_len_ch280_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %vector_out_len_ch280

]]></Node>
<StgValue><ssdm name="vector_out_len_ch280_read"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then59:1 %store_ln447 = store i12 %vector_out_len_ch280_read, i12 %vector_out_length_V

]]></Node>
<StgValue><ssdm name="store_ln447"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
if.then59:2 %br_ln448 = br void %if.end61

]]></Node>
<StgValue><ssdm name="br_ln448"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
if.end61:0 %br_ln449 = br void %if.end128

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="!1"/>
<literal name="control_V_load" val="!2"/>
<literal name="control_V_load" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
if.end125:0 %br_ln0 = br void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="!1"/>
<literal name="control_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
if.end126:0 %br_ln0 = br void %if.end127

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
if.end127:0 %br_ln0 = br void %if.end128

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
if.end128:0 %br_ln0 = br void %if.end129

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:0 %control_ch375_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %control_ch375

]]></Node>
<StgValue><ssdm name="control_ch375_read"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:1 %store_ln438 = store i8 %control_ch375_read, i8 %control_V

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:2 %store_ln439 = store i10 0, i10 %weight_in_row_index_V

]]></Node>
<StgValue><ssdm name="store_ln439"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:3 %store_ln440 = store i10 0, i10 %weight_in_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln440"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:4 %store_ln441 = store i10 0, i10 %bias_in_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln441"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
if.then:5 %br_ln442 = br void %if.end129

]]></Node>
<StgValue><ssdm name="br_ln442"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1">
<![CDATA[
if.then102:0 %stream_index_valid_load = load i1 %stream_index_valid

]]></Node>
<StgValue><ssdm name="stream_index_valid_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then102:1 %br_ln480 = br i1 %stream_index_valid_load, void %if.end116, void %if.then103

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6">
<![CDATA[
if.then103:0 %bias_col_index_V_load = load i6 %bias_col_index_V

]]></Node>
<StgValue><ssdm name="bias_col_index_V_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="6">
<![CDATA[
if.then103:1 %zext_ln541 = zext i6 %bias_col_index_V_load

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:2 %bias_V_addr = getelementptr i48 %bias_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="48" op_0_bw="6">
<![CDATA[
if.then103:3 %bias_V_load = load i6 %bias_V_addr

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9">
<![CDATA[
if.then103:5 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_30 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_30"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
if.then103:6 %zext_ln541_1 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_30

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:7 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_31 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_31"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="9">
<![CDATA[
if.then103:8 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_32 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_31

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_32"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9">
<![CDATA[
if.then103:9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_33 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_1

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_33"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="9">
<![CDATA[
if.then103:10 %zext_ln541_2 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_33

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:11 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_34 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_34"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="9">
<![CDATA[
if.then103:12 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_35 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_34

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_35"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9">
<![CDATA[
if.then103:13 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_36 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_2

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_36"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
if.then103:14 %zext_ln541_3 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_36

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:15 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_37 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_37"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="9">
<![CDATA[
if.then103:16 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_38 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_37

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_38"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9">
<![CDATA[
if.then103:17 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_39 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_3

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_39"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
if.then103:18 %zext_ln541_4 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_39

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:19 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_40 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_40"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="9">
<![CDATA[
if.then103:20 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_41 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_40

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_41"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9">
<![CDATA[
if.then103:21 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_42 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_4

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_42"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
if.then103:22 %zext_ln541_5 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_42

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:23 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_43 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_14, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_43"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="9">
<![CDATA[
if.then103:24 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_44 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_43

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_44"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9">
<![CDATA[
if.then103:25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_45 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_5

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_45"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
if.then103:26 %zext_ln541_6 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_45

]]></Node>
<StgValue><ssdm name="zext_ln541_6"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:27 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_46 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_15, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_46"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="9">
<![CDATA[
if.then103:28 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_47 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_46

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_47"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9">
<![CDATA[
if.then103:29 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_48 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_6

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_48"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
if.then103:30 %zext_ln541_7 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_48

]]></Node>
<StgValue><ssdm name="zext_ln541_7"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:31 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_49 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_16, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_49"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="9">
<![CDATA[
if.then103:32 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_50 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_49

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_50"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9">
<![CDATA[
if.then103:33 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_51 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_7

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_51"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
if.then103:34 %zext_ln541_8 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_51

]]></Node>
<StgValue><ssdm name="zext_ln541_8"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:35 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_52 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_17, i64 0, i64 %zext_ln541_8

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_52"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="9">
<![CDATA[
if.then103:36 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_53 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_52

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_53"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9">
<![CDATA[
if.then103:37 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_54 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_8

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_54"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
if.then103:38 %zext_ln541_9 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_54

]]></Node>
<StgValue><ssdm name="zext_ln541_9"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:39 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_55 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln541_9

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_55"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="9">
<![CDATA[
if.then103:40 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_55

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_56"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9">
<![CDATA[
if.then103:41 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_57 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_9

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_57"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
if.then103:42 %zext_ln541_10 = zext i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_57

]]></Node>
<StgValue><ssdm name="zext_ln541_10"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:43 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_58 = getelementptr i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln541_10

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_58"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="25" op_0_bw="9">
<![CDATA[
if.then103:44 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_58

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_59"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9">
<![CDATA[
if.then103:45 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_169 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_107

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_169"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="9">
<![CDATA[
if.then103:46 %zext_ln541_11 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_169

]]></Node>
<StgValue><ssdm name="zext_ln541_11"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:47 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_170 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_53, i64 0, i64 %zext_ln541_11

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_170"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="9">
<![CDATA[
if.then103:48 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_171 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_170

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_171"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9">
<![CDATA[
if.then103:49 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_172 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_108

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_172"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="9">
<![CDATA[
if.then103:50 %zext_ln541_12 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_172

]]></Node>
<StgValue><ssdm name="zext_ln541_12"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:51 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_173 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_52, i64 0, i64 %zext_ln541_12

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_173"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="9">
<![CDATA[
if.then103:52 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_174 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_173

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_174"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9">
<![CDATA[
if.then103:53 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_175 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_109

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_175"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="9">
<![CDATA[
if.then103:54 %zext_ln541_13 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_175

]]></Node>
<StgValue><ssdm name="zext_ln541_13"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:55 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_176 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_51, i64 0, i64 %zext_ln541_13

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_176"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="25" op_0_bw="9">
<![CDATA[
if.then103:56 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_177 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_176

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_177"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9">
<![CDATA[
if.then103:57 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_178 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_110

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_178"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
if.then103:58 %zext_ln541_14 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_178

]]></Node>
<StgValue><ssdm name="zext_ln541_14"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:59 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_179 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_50, i64 0, i64 %zext_ln541_14

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_179"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="25" op_0_bw="9">
<![CDATA[
if.then103:60 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_180 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_179

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_180"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9">
<![CDATA[
if.then103:61 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_181 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_111

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_181"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="9">
<![CDATA[
if.then103:62 %zext_ln541_15 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_181

]]></Node>
<StgValue><ssdm name="zext_ln541_15"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:63 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_182 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_49, i64 0, i64 %zext_ln541_15

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_182"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="9">
<![CDATA[
if.then103:64 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_183 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_182

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_183"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9">
<![CDATA[
if.then103:65 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_184 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_112

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_184"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="9">
<![CDATA[
if.then103:66 %zext_ln541_16 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_184

]]></Node>
<StgValue><ssdm name="zext_ln541_16"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:67 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_185 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_48, i64 0, i64 %zext_ln541_16

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_185"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="9">
<![CDATA[
if.then103:68 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_186 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_185

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_186"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9">
<![CDATA[
if.then103:69 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_187 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_113

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_187"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
if.then103:70 %zext_ln541_17 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_187

]]></Node>
<StgValue><ssdm name="zext_ln541_17"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:71 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_188 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_47, i64 0, i64 %zext_ln541_17

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_188"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="9">
<![CDATA[
if.then103:72 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_189 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_188

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_189"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9">
<![CDATA[
if.then103:73 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_190 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_114

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_190"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
if.then103:74 %zext_ln541_18 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_190

]]></Node>
<StgValue><ssdm name="zext_ln541_18"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:75 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_191 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_46, i64 0, i64 %zext_ln541_18

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_191"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="9">
<![CDATA[
if.then103:76 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_192 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_191

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_192"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9">
<![CDATA[
if.then103:77 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_193 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_99

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_193"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="9">
<![CDATA[
if.then103:78 %zext_ln541_19 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_193

]]></Node>
<StgValue><ssdm name="zext_ln541_19"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:79 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_194 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_45, i64 0, i64 %zext_ln541_19

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_194"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="9">
<![CDATA[
if.then103:80 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_195 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_194

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_195"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9">
<![CDATA[
if.then103:81 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_196 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_98

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_196"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="9">
<![CDATA[
if.then103:82 %zext_ln541_20 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_196

]]></Node>
<StgValue><ssdm name="zext_ln541_20"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:83 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_197 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_44, i64 0, i64 %zext_ln541_20

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_197"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="25" op_0_bw="9">
<![CDATA[
if.then103:84 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_198 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_197

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_198"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9">
<![CDATA[
if.then103:85 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_199 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_97

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_199"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
if.then103:86 %zext_ln541_21 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_199

]]></Node>
<StgValue><ssdm name="zext_ln541_21"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:87 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_200 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_43, i64 0, i64 %zext_ln541_21

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_200"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="25" op_0_bw="9">
<![CDATA[
if.then103:88 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_201 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_200

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_201"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9">
<![CDATA[
if.then103:89 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_202 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_96

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_202"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="9">
<![CDATA[
if.then103:90 %zext_ln541_22 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_202

]]></Node>
<StgValue><ssdm name="zext_ln541_22"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:91 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_203 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_42, i64 0, i64 %zext_ln541_22

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_203"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="25" op_0_bw="9">
<![CDATA[
if.then103:92 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_204 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_203

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_204"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9">
<![CDATA[
if.then103:93 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_205 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_95

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_205"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="9">
<![CDATA[
if.then103:94 %zext_ln541_23 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_205

]]></Node>
<StgValue><ssdm name="zext_ln541_23"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:95 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_206 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_41, i64 0, i64 %zext_ln541_23

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_206"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="9">
<![CDATA[
if.then103:96 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_207 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_206

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_207"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9">
<![CDATA[
if.then103:97 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_208 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_94

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_208"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="9">
<![CDATA[
if.then103:98 %zext_ln541_24 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_208

]]></Node>
<StgValue><ssdm name="zext_ln541_24"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:99 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_209 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_40, i64 0, i64 %zext_ln541_24

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_209"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="25" op_0_bw="9">
<![CDATA[
if.then103:100 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_210 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_209

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_210"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9">
<![CDATA[
if.then103:101 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_211 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_93

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_211"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="9">
<![CDATA[
if.then103:102 %zext_ln541_25 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_211

]]></Node>
<StgValue><ssdm name="zext_ln541_25"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:103 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_212 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_39, i64 0, i64 %zext_ln541_25

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_212"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="25" op_0_bw="9">
<![CDATA[
if.then103:104 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_213 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_212

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_213"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9">
<![CDATA[
if.then103:105 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_214 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_92

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_214"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="9">
<![CDATA[
if.then103:106 %zext_ln541_26 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_214

]]></Node>
<StgValue><ssdm name="zext_ln541_26"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:107 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_215 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_38, i64 0, i64 %zext_ln541_26

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_215"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="25" op_0_bw="9">
<![CDATA[
if.then103:108 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_216 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_215

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_216"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9">
<![CDATA[
if.then103:109 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_217 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_91

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_217"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="9">
<![CDATA[
if.then103:110 %zext_ln541_27 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_217

]]></Node>
<StgValue><ssdm name="zext_ln541_27"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:111 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_218 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_37, i64 0, i64 %zext_ln541_27

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_218"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="9">
<![CDATA[
if.then103:112 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_219 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_218

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_219"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9">
<![CDATA[
if.then103:113 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_220 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_90

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_220"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="9">
<![CDATA[
if.then103:114 %zext_ln541_28 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_220

]]></Node>
<StgValue><ssdm name="zext_ln541_28"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:115 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_221 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_36, i64 0, i64 %zext_ln541_28

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_221"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="25" op_0_bw="9">
<![CDATA[
if.then103:116 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_222 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_221

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_222"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9">
<![CDATA[
if.then103:117 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_223 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_89

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_223"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="9">
<![CDATA[
if.then103:118 %zext_ln541_29 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_223

]]></Node>
<StgValue><ssdm name="zext_ln541_29"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:119 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_224 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_35, i64 0, i64 %zext_ln541_29

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_224"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="9">
<![CDATA[
if.then103:120 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_225 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_224

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_225"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9">
<![CDATA[
if.then103:121 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_226 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_88

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_226"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="9">
<![CDATA[
if.then103:122 %zext_ln541_30 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_226

]]></Node>
<StgValue><ssdm name="zext_ln541_30"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:123 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_227 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_34, i64 0, i64 %zext_ln541_30

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_227"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="25" op_0_bw="9">
<![CDATA[
if.then103:124 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_228 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_227

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_228"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9">
<![CDATA[
if.then103:125 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_229 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_87

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_229"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="9">
<![CDATA[
if.then103:126 %zext_ln541_31 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_229

]]></Node>
<StgValue><ssdm name="zext_ln541_31"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:127 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_230 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_33, i64 0, i64 %zext_ln541_31

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_230"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="25" op_0_bw="9">
<![CDATA[
if.then103:128 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_231 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_230

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_231"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9">
<![CDATA[
if.then103:129 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_232 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_86

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_232"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="9">
<![CDATA[
if.then103:130 %zext_ln541_32 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_232

]]></Node>
<StgValue><ssdm name="zext_ln541_32"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:131 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_233 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_32, i64 0, i64 %zext_ln541_32

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_233"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="9">
<![CDATA[
if.then103:132 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_234 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_233

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_234"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9">
<![CDATA[
if.then103:133 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_235 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_85

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_235"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="9">
<![CDATA[
if.then103:134 %zext_ln541_33 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_235

]]></Node>
<StgValue><ssdm name="zext_ln541_33"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:135 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_236 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_31, i64 0, i64 %zext_ln541_33

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_236"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="9">
<![CDATA[
if.then103:136 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_237 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_236

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_237"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9">
<![CDATA[
if.then103:137 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_238 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_84

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_238"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
if.then103:138 %zext_ln541_34 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_238

]]></Node>
<StgValue><ssdm name="zext_ln541_34"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:139 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_239 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_30, i64 0, i64 %zext_ln541_34

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_239"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="25" op_0_bw="9">
<![CDATA[
if.then103:140 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_240 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_239

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_240"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9">
<![CDATA[
if.then103:141 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_241 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_83

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_241"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="9">
<![CDATA[
if.then103:142 %zext_ln541_35 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_241

]]></Node>
<StgValue><ssdm name="zext_ln541_35"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:143 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_242 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_29, i64 0, i64 %zext_ln541_35

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_242"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="25" op_0_bw="9">
<![CDATA[
if.then103:144 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_243 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_242

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_243"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9">
<![CDATA[
if.then103:145 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_244 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_82

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_244"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="9">
<![CDATA[
if.then103:146 %zext_ln541_36 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_244

]]></Node>
<StgValue><ssdm name="zext_ln541_36"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:147 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_245 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_28, i64 0, i64 %zext_ln541_36

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_245"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="25" op_0_bw="9">
<![CDATA[
if.then103:148 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_246 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_245

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_246"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="9">
<![CDATA[
if.then103:149 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_247 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_81

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_247"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="9">
<![CDATA[
if.then103:150 %zext_ln541_37 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_247

]]></Node>
<StgValue><ssdm name="zext_ln541_37"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:151 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_248 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_27, i64 0, i64 %zext_ln541_37

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_248"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="25" op_0_bw="9">
<![CDATA[
if.then103:152 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_249 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_248

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_249"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9">
<![CDATA[
if.then103:153 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_250 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_80

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_250"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="9">
<![CDATA[
if.then103:154 %zext_ln541_38 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_250

]]></Node>
<StgValue><ssdm name="zext_ln541_38"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:155 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_251 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_26, i64 0, i64 %zext_ln541_38

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_251"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="9">
<![CDATA[
if.then103:156 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_252 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_251

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_252"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9">
<![CDATA[
if.then103:157 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_253 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_79

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_253"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
if.then103:158 %zext_ln541_39 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_253

]]></Node>
<StgValue><ssdm name="zext_ln541_39"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:159 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_254 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_25, i64 0, i64 %zext_ln541_39

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_254"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="25" op_0_bw="9">
<![CDATA[
if.then103:160 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_255 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_254

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_255"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="9">
<![CDATA[
if.then103:161 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_256 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_78

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_256"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="9">
<![CDATA[
if.then103:162 %zext_ln541_40 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_256

]]></Node>
<StgValue><ssdm name="zext_ln541_40"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:163 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_257 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_24, i64 0, i64 %zext_ln541_40

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_257"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="25" op_0_bw="9">
<![CDATA[
if.then103:164 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_258 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_257

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_258"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9">
<![CDATA[
if.then103:165 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_259 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_77

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_259"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
if.then103:166 %zext_ln541_41 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_259

]]></Node>
<StgValue><ssdm name="zext_ln541_41"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:167 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_260 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_23, i64 0, i64 %zext_ln541_41

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_260"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="25" op_0_bw="9">
<![CDATA[
if.then103:168 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_261 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_260

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_261"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9">
<![CDATA[
if.then103:169 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_262 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_76

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_262"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="9">
<![CDATA[
if.then103:170 %zext_ln541_42 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_262

]]></Node>
<StgValue><ssdm name="zext_ln541_42"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:171 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_263 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_22, i64 0, i64 %zext_ln541_42

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_263"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="9">
<![CDATA[
if.then103:172 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_264 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_263

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_264"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9">
<![CDATA[
if.then103:173 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_265 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_75

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_265"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="9">
<![CDATA[
if.then103:174 %zext_ln541_43 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_265

]]></Node>
<StgValue><ssdm name="zext_ln541_43"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:175 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_266 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_21, i64 0, i64 %zext_ln541_43

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_266"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="25" op_0_bw="9">
<![CDATA[
if.then103:176 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_267 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_266

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_267"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="9">
<![CDATA[
if.then103:177 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_268 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_74

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_268"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="9">
<![CDATA[
if.then103:178 %zext_ln541_44 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_268

]]></Node>
<StgValue><ssdm name="zext_ln541_44"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:179 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_269 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_20, i64 0, i64 %zext_ln541_44

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_269"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="25" op_0_bw="9">
<![CDATA[
if.then103:180 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_270 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_269

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_270"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9">
<![CDATA[
if.then103:181 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_271 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_73

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_271"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="9">
<![CDATA[
if.then103:182 %zext_ln541_45 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_271

]]></Node>
<StgValue><ssdm name="zext_ln541_45"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:183 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_272 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_19, i64 0, i64 %zext_ln541_45

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_272"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="25" op_0_bw="9">
<![CDATA[
if.then103:184 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_273 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_272

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_273"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9">
<![CDATA[
if.then103:185 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_274 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_72

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_274"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="9">
<![CDATA[
if.then103:186 %zext_ln541_46 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_274

]]></Node>
<StgValue><ssdm name="zext_ln541_46"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:187 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_275 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_18, i64 0, i64 %zext_ln541_46

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_275"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="9">
<![CDATA[
if.then103:188 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_276 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_275

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_276"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9">
<![CDATA[
if.then103:189 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_277 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_71

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_277"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="9">
<![CDATA[
if.then103:190 %zext_ln541_47 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_277

]]></Node>
<StgValue><ssdm name="zext_ln541_47"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:191 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_278 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_17, i64 0, i64 %zext_ln541_47

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_278"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="25" op_0_bw="9">
<![CDATA[
if.then103:192 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_279 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_278

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_279"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9">
<![CDATA[
if.then103:193 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_280 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_70

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_280"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="9">
<![CDATA[
if.then103:194 %zext_ln541_48 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_280

]]></Node>
<StgValue><ssdm name="zext_ln541_48"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:195 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_281 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_16, i64 0, i64 %zext_ln541_48

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_281"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="9">
<![CDATA[
if.then103:196 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_282 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_281

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_282"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9">
<![CDATA[
if.then103:197 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_283 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_69

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_283"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="9">
<![CDATA[
if.then103:198 %zext_ln541_49 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_283

]]></Node>
<StgValue><ssdm name="zext_ln541_49"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:199 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_284 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_15, i64 0, i64 %zext_ln541_49

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_284"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="25" op_0_bw="9">
<![CDATA[
if.then103:200 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_285 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_284

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_285"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9">
<![CDATA[
if.then103:201 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_286 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_68

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_286"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="9">
<![CDATA[
if.then103:202 %zext_ln541_50 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_286

]]></Node>
<StgValue><ssdm name="zext_ln541_50"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:203 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_287 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_14, i64 0, i64 %zext_ln541_50

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_287"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="9">
<![CDATA[
if.then103:204 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_288 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_287

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_288"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9">
<![CDATA[
if.then103:205 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_289 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_67

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_289"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="9">
<![CDATA[
if.then103:206 %zext_ln541_51 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_289

]]></Node>
<StgValue><ssdm name="zext_ln541_51"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:207 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_290 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_13, i64 0, i64 %zext_ln541_51

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_290"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="25" op_0_bw="9">
<![CDATA[
if.then103:208 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_291 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_290

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_291"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9">
<![CDATA[
if.then103:209 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_292 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_66

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_292"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="9">
<![CDATA[
if.then103:210 %zext_ln541_52 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_292

]]></Node>
<StgValue><ssdm name="zext_ln541_52"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:211 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_293 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_12, i64 0, i64 %zext_ln541_52

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_293"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="9">
<![CDATA[
if.then103:212 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_294 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_293

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_294"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9">
<![CDATA[
if.then103:213 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_295 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_65

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_295"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="9">
<![CDATA[
if.then103:214 %zext_ln541_53 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_295

]]></Node>
<StgValue><ssdm name="zext_ln541_53"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:215 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_296 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_11, i64 0, i64 %zext_ln541_53

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_296"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="25" op_0_bw="9">
<![CDATA[
if.then103:216 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_297 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_296

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_297"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9">
<![CDATA[
if.then103:217 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_298 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_64

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_298"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="9">
<![CDATA[
if.then103:218 %zext_ln541_54 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_298

]]></Node>
<StgValue><ssdm name="zext_ln541_54"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:219 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_299 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_10, i64 0, i64 %zext_ln541_54

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_299"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="25" op_0_bw="9">
<![CDATA[
if.then103:220 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_300 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_299

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_300"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9">
<![CDATA[
if.then103:221 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_301 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_63

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_301"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="9">
<![CDATA[
if.then103:222 %zext_ln541_55 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_301

]]></Node>
<StgValue><ssdm name="zext_ln541_55"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:223 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_302 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_9, i64 0, i64 %zext_ln541_55

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_302"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="25" op_0_bw="9">
<![CDATA[
if.then103:224 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_303 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_302

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_303"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="9">
<![CDATA[
if.then103:225 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_304 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_62

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_304"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="9">
<![CDATA[
if.then103:226 %zext_ln541_56 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_304

]]></Node>
<StgValue><ssdm name="zext_ln541_56"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:227 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_305 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_8, i64 0, i64 %zext_ln541_56

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_305"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="25" op_0_bw="9">
<![CDATA[
if.then103:228 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_306 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_305

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_306"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9">
<![CDATA[
if.then103:229 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_307 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_61

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_307"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="9">
<![CDATA[
if.then103:230 %zext_ln541_57 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_307

]]></Node>
<StgValue><ssdm name="zext_ln541_57"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:231 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_308 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_7, i64 0, i64 %zext_ln541_57

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_308"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="25" op_0_bw="9">
<![CDATA[
if.then103:232 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_309 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_308

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_309"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="9">
<![CDATA[
if.then103:233 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_310 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_60

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_310"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="9">
<![CDATA[
if.then103:234 %zext_ln541_58 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_310

]]></Node>
<StgValue><ssdm name="zext_ln541_58"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:235 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_311 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_6, i64 0, i64 %zext_ln541_58

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_311"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="9">
<![CDATA[
if.then103:236 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_312 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_311

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_312"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9">
<![CDATA[
if.then103:237 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_313 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_59

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_313"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="9">
<![CDATA[
if.then103:238 %zext_ln541_59 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_313

]]></Node>
<StgValue><ssdm name="zext_ln541_59"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:239 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_314 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_5, i64 0, i64 %zext_ln541_59

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_314"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="25" op_0_bw="9">
<![CDATA[
if.then103:240 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_315 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_314

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_315"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="9">
<![CDATA[
if.then103:241 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_316 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_58

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_316"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="9">
<![CDATA[
if.then103:242 %zext_ln541_60 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_316

]]></Node>
<StgValue><ssdm name="zext_ln541_60"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:243 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_317 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_4, i64 0, i64 %zext_ln541_60

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_317"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="25" op_0_bw="9">
<![CDATA[
if.then103:244 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_318 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_317

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_318"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9">
<![CDATA[
if.then103:245 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_319 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_57

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_319"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="9">
<![CDATA[
if.then103:246 %zext_ln541_61 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_319

]]></Node>
<StgValue><ssdm name="zext_ln541_61"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:247 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_320 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_3, i64 0, i64 %zext_ln541_61

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_320"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="25" op_0_bw="9">
<![CDATA[
if.then103:248 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_321 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_320

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_321"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="9">
<![CDATA[
if.then103:249 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_322 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_56

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_322"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="9">
<![CDATA[
if.then103:250 %zext_ln541_62 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_322

]]></Node>
<StgValue><ssdm name="zext_ln541_62"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:251 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_323 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_2, i64 0, i64 %zext_ln541_62

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_323"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="25" op_0_bw="9">
<![CDATA[
if.then103:252 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_324 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_323

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_324"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9">
<![CDATA[
if.then103:253 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_325 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_55

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_325"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="9">
<![CDATA[
if.then103:254 %zext_ln541_63 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_325

]]></Node>
<StgValue><ssdm name="zext_ln541_63"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:255 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_326 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_1, i64 0, i64 %zext_ln541_63

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_326"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="25" op_0_bw="9">
<![CDATA[
if.then103:256 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_327 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_326

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_327"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9">
<![CDATA[
if.then103:257 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_328 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_54

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_328"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="9">
<![CDATA[
if.then103:258 %zext_ln541_64 = zext i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_328

]]></Node>
<StgValue><ssdm name="zext_ln541_64"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then103:259 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_329 = getelementptr i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES, i64 0, i64 %zext_ln541_64

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_329"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="25" op_0_bw="9">
<![CDATA[
if.then103:260 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_330 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_329

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_330"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else123:0 %store_ln492 = store i1 0, i1 %stream_index_valid

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
if.else123:1 %br_ln0 = br void %if.end124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then120:0 %store_ln488 = store i1 1, i1 %stream_index_valid

]]></Node>
<StgValue><ssdm name="store_ln488"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then120:3 %store_ln489 = store i6 %trunc_ln489, i6 %bias_col_index_V

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:7 %store_ln490 = store i9 %trunc_ln490, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:9 %store_ln490 = store i9 %trunc_ln490_s, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_1

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:11 %store_ln490 = store i9 %trunc_ln490_3, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_2

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:13 %store_ln490 = store i9 %trunc_ln490_4, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_3

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:15 %store_ln490 = store i9 %trunc_ln490_5, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_4

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:17 %store_ln490 = store i9 %trunc_ln490_6, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_5

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:19 %store_ln490 = store i9 %trunc_ln490_7, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_6

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:21 %store_ln490 = store i9 %trunc_ln490_8, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_7

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:23 %store_ln490 = store i9 %trunc_ln490_9, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_8

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:25 %store_ln490 = store i9 %trunc_ln490_1, i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_9

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:27 %store_ln490 = store i9 %trunc_ln490_10, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_107

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:29 %store_ln490 = store i9 %trunc_ln490_11, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_108

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:31 %store_ln490 = store i9 %trunc_ln490_12, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_109

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:33 %store_ln490 = store i9 %trunc_ln490_13, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_110

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:35 %store_ln490 = store i9 %trunc_ln490_14, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_111

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:37 %store_ln490 = store i9 %trunc_ln490_15, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_112

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:39 %store_ln490 = store i9 %trunc_ln490_16, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_113

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:41 %store_ln490 = store i9 %trunc_ln490_17, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_114

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:43 %store_ln490 = store i9 %trunc_ln490_18, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_99

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:45 %store_ln490 = store i9 %trunc_ln490_19, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_98

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:47 %store_ln490 = store i9 %trunc_ln490_20, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_97

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:49 %store_ln490 = store i9 %trunc_ln490_21, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_96

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:51 %store_ln490 = store i9 %trunc_ln490_22, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_95

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:53 %store_ln490 = store i9 %trunc_ln490_23, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_94

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:55 %store_ln490 = store i9 %trunc_ln490_24, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_93

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:57 %store_ln490 = store i9 %trunc_ln490_25, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_92

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:59 %store_ln490 = store i9 %trunc_ln490_26, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_91

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:61 %store_ln490 = store i9 %trunc_ln490_27, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_90

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:63 %store_ln490 = store i9 %trunc_ln490_28, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_89

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:65 %store_ln490 = store i9 %trunc_ln490_29, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_88

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:67 %store_ln490 = store i9 %trunc_ln490_30, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_87

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:69 %store_ln490 = store i9 %trunc_ln490_31, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_86

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:71 %store_ln490 = store i9 %trunc_ln490_32, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_85

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:73 %store_ln490 = store i9 %trunc_ln490_33, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_84

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:75 %store_ln490 = store i9 %trunc_ln490_34, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_83

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:77 %store_ln490 = store i9 %trunc_ln490_35, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_82

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:79 %store_ln490 = store i9 %trunc_ln490_36, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_81

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:81 %store_ln490 = store i9 %trunc_ln490_37, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_80

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:83 %store_ln490 = store i9 %trunc_ln490_38, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_79

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:85 %store_ln490 = store i9 %trunc_ln490_39, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_78

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:87 %store_ln490 = store i9 %trunc_ln490_40, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_77

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:89 %store_ln490 = store i9 %trunc_ln490_41, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_76

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:91 %store_ln490 = store i9 %trunc_ln490_42, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_75

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:93 %store_ln490 = store i9 %trunc_ln490_43, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_74

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:95 %store_ln490 = store i9 %trunc_ln490_44, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_73

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:97 %store_ln490 = store i9 %trunc_ln490_45, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_72

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:99 %store_ln490 = store i9 %trunc_ln490_46, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_71

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:101 %store_ln490 = store i9 %trunc_ln490_47, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_70

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:103 %store_ln490 = store i9 %trunc_ln490_48, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_69

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:105 %store_ln490 = store i9 %trunc_ln490_49, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_68

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:107 %store_ln490 = store i9 %trunc_ln490_50, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_67

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:109 %store_ln490 = store i9 %trunc_ln490_51, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_66

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:111 %store_ln490 = store i9 %trunc_ln490_52, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_65

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:113 %store_ln490 = store i9 %trunc_ln490_53, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_64

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:115 %store_ln490 = store i9 %trunc_ln490_54, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_63

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:117 %store_ln490 = store i9 %trunc_ln490_55, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_62

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:119 %store_ln490 = store i9 %trunc_ln490_56, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_61

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:121 %store_ln490 = store i9 %trunc_ln490_57, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_60

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:123 %store_ln490 = store i9 %trunc_ln490_58, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_59

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:125 %store_ln490 = store i9 %trunc_ln490_59, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_58

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:127 %store_ln490 = store i9 %trunc_ln490_60, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_57

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:128 %store_ln490 = store i9 %trunc_ln490_2, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_56

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:130 %store_ln490 = store i9 %trunc_ln490_61, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_55

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then120:132 %store_ln490 = store i9 %trunc_ln490_62, i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_54

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
if.then120:133 %br_ln491 = br void %if.end124

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="weight_in_row_index_valid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx774.exit:0 %br_ln459 = br i1 %weight_in_col_index_valid, void %if.then78, void %if.else79

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="680" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="48" op_0_bw="6">
<![CDATA[
if.then103:3 %bias_V_load = load i6 %bias_V_addr

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then103:4 %write_ln481 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %stream_bias_out84, i48 %bias_V_load

]]></Node>
<StgValue><ssdm name="write_ln481"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="9">
<![CDATA[
if.then103:8 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_32 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_31

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_32"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="9">
<![CDATA[
if.then103:12 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_35 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_34

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_35"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="9">
<![CDATA[
if.then103:16 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_38 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_37

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_38"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="9">
<![CDATA[
if.then103:20 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_41 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_40

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_41"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="9">
<![CDATA[
if.then103:24 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_44 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_43

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_44"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="9">
<![CDATA[
if.then103:28 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_47 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_46

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_47"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="9">
<![CDATA[
if.then103:32 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_50 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_49

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_50"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="9">
<![CDATA[
if.then103:36 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_53 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_52

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_53"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="9">
<![CDATA[
if.then103:40 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_55

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_56"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="25" op_0_bw="9">
<![CDATA[
if.then103:44 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i9 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_58

]]></Node>
<StgValue><ssdm name="weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_59"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="9">
<![CDATA[
if.then103:48 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_171 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_170

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_171"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="9">
<![CDATA[
if.then103:52 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_174 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_173

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_174"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="25" op_0_bw="9">
<![CDATA[
if.then103:56 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_177 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_176

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_177"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="25" op_0_bw="9">
<![CDATA[
if.then103:60 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_180 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_179

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_180"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="9">
<![CDATA[
if.then103:64 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_183 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_182

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_183"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="9">
<![CDATA[
if.then103:68 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_186 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_185

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_186"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="9">
<![CDATA[
if.then103:72 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_189 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_188

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_189"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="9">
<![CDATA[
if.then103:76 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_192 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_191

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_192"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="9">
<![CDATA[
if.then103:80 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_195 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_194

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_195"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="25" op_0_bw="9">
<![CDATA[
if.then103:84 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_198 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_197

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_198"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="25" op_0_bw="9">
<![CDATA[
if.then103:88 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_201 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_200

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_201"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="25" op_0_bw="9">
<![CDATA[
if.then103:92 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_204 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_203

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_204"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="9">
<![CDATA[
if.then103:96 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_207 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_206

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_207"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="25" op_0_bw="9">
<![CDATA[
if.then103:100 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_210 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_209

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_210"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="25" op_0_bw="9">
<![CDATA[
if.then103:104 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_213 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_212

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_213"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="25" op_0_bw="9">
<![CDATA[
if.then103:108 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_216 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_215

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_216"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="9">
<![CDATA[
if.then103:112 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_219 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_218

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_219"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="25" op_0_bw="9">
<![CDATA[
if.then103:116 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_222 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_221

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_222"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="9">
<![CDATA[
if.then103:120 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_225 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_224

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_225"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="25" op_0_bw="9">
<![CDATA[
if.then103:124 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_228 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_227

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_228"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="25" op_0_bw="9">
<![CDATA[
if.then103:128 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_231 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_230

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_231"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="9">
<![CDATA[
if.then103:132 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_234 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_233

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_234"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="9">
<![CDATA[
if.then103:136 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_237 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_236

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_237"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="25" op_0_bw="9">
<![CDATA[
if.then103:140 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_240 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_239

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_240"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="25" op_0_bw="9">
<![CDATA[
if.then103:144 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_243 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_242

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_243"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="25" op_0_bw="9">
<![CDATA[
if.then103:148 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_246 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_245

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_246"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="25" op_0_bw="9">
<![CDATA[
if.then103:152 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_249 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_248

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_249"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="9">
<![CDATA[
if.then103:156 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_252 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_251

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_252"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="25" op_0_bw="9">
<![CDATA[
if.then103:160 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_255 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_254

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_255"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="25" op_0_bw="9">
<![CDATA[
if.then103:164 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_258 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_257

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_258"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="25" op_0_bw="9">
<![CDATA[
if.then103:168 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_261 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_260

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_261"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="9">
<![CDATA[
if.then103:172 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_264 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_263

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_264"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="25" op_0_bw="9">
<![CDATA[
if.then103:176 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_267 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_266

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_267"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="25" op_0_bw="9">
<![CDATA[
if.then103:180 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_270 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_269

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_270"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="25" op_0_bw="9">
<![CDATA[
if.then103:184 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_273 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_272

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_273"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="9">
<![CDATA[
if.then103:188 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_276 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_275

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_276"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="25" op_0_bw="9">
<![CDATA[
if.then103:192 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_279 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_278

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_279"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="9">
<![CDATA[
if.then103:196 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_282 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_281

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_282"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="25" op_0_bw="9">
<![CDATA[
if.then103:200 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_285 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_284

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_285"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="9">
<![CDATA[
if.then103:204 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_288 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_287

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_288"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="25" op_0_bw="9">
<![CDATA[
if.then103:208 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_291 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_290

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_291"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="9">
<![CDATA[
if.then103:212 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_294 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_293

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_294"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="25" op_0_bw="9">
<![CDATA[
if.then103:216 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_297 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_296

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_297"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="25" op_0_bw="9">
<![CDATA[
if.then103:220 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_300 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_299

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_300"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="25" op_0_bw="9">
<![CDATA[
if.then103:224 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_303 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_302

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_303"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="25" op_0_bw="9">
<![CDATA[
if.then103:228 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_306 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_305

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_306"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="25" op_0_bw="9">
<![CDATA[
if.then103:232 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_309 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_308

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_309"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="9">
<![CDATA[
if.then103:236 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_312 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_311

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_312"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="25" op_0_bw="9">
<![CDATA[
if.then103:240 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_315 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_314

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_315"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="25" op_0_bw="9">
<![CDATA[
if.then103:244 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_318 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_317

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_318"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="25" op_0_bw="9">
<![CDATA[
if.then103:248 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_321 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_320

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_321"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="25" op_0_bw="9">
<![CDATA[
if.then103:252 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_324 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_323

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_324"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="25" op_0_bw="9">
<![CDATA[
if.then103:256 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_327 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_326

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_327"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="25" op_0_bw="9">
<![CDATA[
if.then103:260 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_330 = load i9 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_329

]]></Node>
<StgValue><ssdm name="p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_330"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1600" op_0_bw="1600" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="25" op_34_bw="25" op_35_bw="25" op_36_bw="25" op_37_bw="25" op_38_bw="25" op_39_bw="25" op_40_bw="25" op_41_bw="25" op_42_bw="25" op_43_bw="25" op_44_bw="25" op_45_bw="25" op_46_bw="25" op_47_bw="25" op_48_bw="25" op_49_bw="25" op_50_bw="25" op_51_bw="25" op_52_bw="25" op_53_bw="25" op_54_bw="25" op_55_bw="25" op_56_bw="25" op_57_bw="25" op_58_bw="25" op_59_bw="25" op_60_bw="25" op_61_bw="25" op_62_bw="25" op_63_bw="25" op_64_bw="25">
<![CDATA[
if.then103:261 %p_s = bitconcatenate i1600 @_ssdm_op_BitConcatenate.i1600.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25.i25, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_330, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_327, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_324, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_321, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_318, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_315, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_312, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_309, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_306, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_303, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_300, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_297, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_294, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_291, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_288, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_285, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_282, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_279, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_276, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_273, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_270, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_267, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_264, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_261, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_258, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_255, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_252, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_249, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_246, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_243, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_240, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_237, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_234, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_231, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_228, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_225, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_222, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_219, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_216, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_213, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_210, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_207, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_204, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_201, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_198, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_195, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_192, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_189, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_186, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_183, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_180, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_177, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_174, i25 %p_ZZ18weight_bias_memoryRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES_171, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_59, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_56, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_53, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_50, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_47, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_44, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_41, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_38, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_35, i25 %weight_bias_memory_stream_stream_stream_stream_stream_stream_stream_strea_32

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="1600" op_2_bw="1600">
<![CDATA[
if.then103:262 %write_ln485 = write void @_ssdm_op_Write.ap_fifo.volatile.i1600P0A, i1600 %stream_weight_out, i1600 %p_s

]]></Node>
<StgValue><ssdm name="write_ln485"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="control_V_load" val="4"/>
<literal name="stream_index_valid_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
if.then103:263 %br_ln486 = br void %if.end116

]]></Node>
<StgValue><ssdm name="br_ln486"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0">
<![CDATA[
if.end129:0 %ret_ln495 = ret

]]></Node>
<StgValue><ssdm name="ret_ln495"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
