|VGASystem
Hsync <= vga_driver:inst.hsync
RST => inst3.IN0
CLK => ip:inst2.inclk0
<<<<<<< HEAD
CLK => Debouncer:inst8.Clock
CLK => inst11.IN1
CLK => wrapper:I2C_Read.clk
VALUE[0] => write_mem:inst5.value[0]
VALUE[1] => write_mem:inst5.value[1]
VALUE[2] => write_mem:inst5.value[2]
VALUE[3] => write_mem:inst5.value[3]
VALUE[4] => write_mem:inst5.value[4]
VALUE[5] => write_mem:inst5.value[5]
VALUE[6] => write_mem:inst5.value[6]
VALUE[7] => write_mem:inst5.value[7]
VALUE[8] => write_mem:inst5.value[8]
=======
>>>>>>> 2b2d23e03e29c2c4482c96b3e9214fc5a5347dea
Vsync <= vga_driver:inst.vsync
out_R <= color_Thirds:inst4.red_Out
out_G <= color_Thirds:inst4.green_Out
out_B <= color_Thirds:inst4.blue_Out
<<<<<<< HEAD
segA <= SegNOT[0].DB_MAX_OUTPUT_PORT_TYPE
b0 => Debouncer:inst8.D_in
SCL <> wrapper:I2C_Read.scl
SDA <> wrapper:I2C_Read.sda
segB <= SegNOT[1].DB_MAX_OUTPUT_PORT_TYPE
segC <= SegNOT[2].DB_MAX_OUTPUT_PORT_TYPE
segD <= SegNOT[3].DB_MAX_OUTPUT_PORT_TYPE
segE <= SegNOT[4].DB_MAX_OUTPUT_PORT_TYPE
segF <= SegNOT[5].DB_MAX_OUTPUT_PORT_TYPE
segG <= SegNOT[6].DB_MAX_OUTPUT_PORT_TYPE
display1 <= DisplayNOT[0].DB_MAX_OUTPUT_PORT_TYPE
display2 <= DisplayNOT[1].DB_MAX_OUTPUT_PORT_TYPE
display3 <= DisplayNOT[2].DB_MAX_OUTPUT_PORT_TYPE
display4 <= DisplayNOT[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= inLineRegister:inst1.out[15]
OUT[14] <= inLineRegister:inst1.out[14]
OUT[13] <= inLineRegister:inst1.out[13]
OUT[12] <= inLineRegister:inst1.out[12]
OUT[11] <= inLineRegister:inst1.out[11]
OUT[10] <= inLineRegister:inst1.out[10]
OUT[9] <= inLineRegister:inst1.out[9]
OUT[8] <= inLineRegister:inst1.out[8]
OUT[7] <= inLineRegister:inst1.out[7]
OUT[6] <= inLineRegister:inst1.out[6]
OUT[5] <= inLineRegister:inst1.out[5]
OUT[4] <= inLineRegister:inst1.out[4]
OUT[3] <= inLineRegister:inst1.out[3]
OUT[2] <= inLineRegister:inst1.out[2]
OUT[1] <= inLineRegister:inst1.out[1]
OUT[0] <= inLineRegister:inst1.out[0]
ENABLE => inLineRegister:inst1.enable
TEST[15] => inLineRegister:inst1.data[15]
TEST[14] => inLineRegister:inst1.data[14]
TEST[13] => inLineRegister:inst1.data[13]
TEST[12] => inLineRegister:inst1.data[12]
TEST[11] => inLineRegister:inst1.data[11]
TEST[10] => inLineRegister:inst1.data[10]
TEST[9] => inLineRegister:inst1.data[9]
TEST[8] => inLineRegister:inst1.data[8]
TEST[7] => inLineRegister:inst1.data[7]
TEST[6] => inLineRegister:inst1.data[6]
TEST[5] => inLineRegister:inst1.data[5]
TEST[4] => inLineRegister:inst1.data[4]
TEST[3] => inLineRegister:inst1.data[3]
TEST[2] => inLineRegister:inst1.data[2]
TEST[1] => inLineRegister:inst1.data[1]
TEST[0] => inLineRegister:inst1.data[0]
=======
>>>>>>> 2b2d23e03e29c2c4482c96b3e9214fc5a5347dea


|VGASystem|vga_driver:inst
clk => v_count[0].CLK
clk => v_count[1].CLK
clk => v_count[2].CLK
clk => v_count[3].CLK
clk => v_count[4].CLK
clk => v_count[5].CLK
clk => v_count[6].CLK
clk => v_count[7].CLK
clk => v_count[8].CLK
clk => v_count[9].CLK
clk => h_count[0].CLK
clk => h_count[1].CLK
clk => h_count[2].CLK
clk => h_count[3].CLK
clk => h_count[4].CLK
clk => h_count[5].CLK
clk => h_count[6].CLK
clk => h_count[7].CLK
clk => h_count[8].CLK
clk => h_count[9].CLK
rst => v_count[0].ACLR
rst => v_count[1].ACLR
rst => v_count[2].ACLR
rst => v_count[3].ACLR
rst => v_count[4].ACLR
rst => v_count[5].ACLR
rst => v_count[6].ACLR
rst => v_count[7].ACLR
rst => v_count[8].ACLR
rst => v_count[9].ACLR
rst => h_count[0].ACLR
rst => h_count[1].ACLR
rst => h_count[2].ACLR
rst => h_count[3].ACLR
rst => h_count[4].ACLR
rst => h_count[5].ACLR
rst => h_count[6].ACLR
rst => h_count[7].ACLR
rst => h_count[8].ACLR
rst => h_count[9].ACLR
pixel_on => pixel_out.IN1
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
pixel_out <= pixel_out.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|ip:inst2
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|VGASystem|ip:inst2|altpll:altpll_component
inclk[0] => ip_altpll:auto_generated.inclk[0]
inclk[1] => ip_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ip_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= ip_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGASystem|ip:inst2|altpll:altpll_component|ip_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


<<<<<<< HEAD
|VGASystem|read_mem:inst6
clk => out~reg0.CLK
current_vertical[9] => ~NO_FANOUT~
current_vertical[8] => ~NO_FANOUT~
current_vertical[7] => ~NO_FANOUT~
current_vertical[6] => ~NO_FANOUT~
current_vertical[5] => ~NO_FANOUT~
current_vertical[4] => ~NO_FANOUT~
current_vertical[3] => ~NO_FANOUT~
current_vertical[2] => ~NO_FANOUT~
current_vertical[1] => ~NO_FANOUT~
current_vertical[0] => out.IN0
current_horizontal[9] => ~NO_FANOUT~
current_horizontal[8] => ~NO_FANOUT~
current_horizontal[7] => ~NO_FANOUT~
current_horizontal[6] => ~NO_FANOUT~
current_horizontal[5] => ~NO_FANOUT~
current_horizontal[4] => ~NO_FANOUT~
current_horizontal[3] => ~NO_FANOUT~
current_horizontal[2] => ~NO_FANOUT~
current_horizontal[1] => ~NO_FANOUT~
current_horizontal[0] => out.IN1
offset[9] => ~NO_FANOUT~
offset[8] => ~NO_FANOUT~
offset[7] => ~NO_FANOUT~
offset[6] => ~NO_FANOUT~
offset[5] => ~NO_FANOUT~
offset[4] => ~NO_FANOUT~
offset[3] => ~NO_FANOUT~
offset[2] => ~NO_FANOUT~
offset[1] => ~NO_FANOUT~
offset[0] => ~NO_FANOUT~
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|write_mem:inst5
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => offset[4]~reg0.CLK
clk => offset[5]~reg0.CLK
clk => offset[6]~reg0.CLK
clk => offset[7]~reg0.CLK
clk => offset[8]~reg0.CLK
clk => offset[9]~reg0.CLK
value[0] => ~NO_FANOUT~
value[1] => ~NO_FANOUT~
value[2] => ~NO_FANOUT~
value[3] => ~NO_FANOUT~
value[4] => ~NO_FANOUT~
value[5] => ~NO_FANOUT~
value[6] => ~NO_FANOUT~
value[7] => ~NO_FANOUT~
value[8] => ~NO_FANOUT~
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[8] <= offset[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[9] <= offset[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
=======
|VGASystem|pixel_pattern:inst1
x[0] => LessThan0.IN20
x[0] => LessThan2.IN20
x[1] => LessThan0.IN19
x[1] => LessThan2.IN19
x[2] => LessThan0.IN18
x[2] => LessThan2.IN18
x[3] => LessThan0.IN17
x[3] => LessThan2.IN17
x[4] => LessThan0.IN16
x[4] => LessThan2.IN16
x[5] => LessThan0.IN15
x[5] => LessThan2.IN15
x[6] => LessThan0.IN14
x[6] => LessThan2.IN14
x[7] => LessThan0.IN13
x[7] => LessThan2.IN13
x[8] => LessThan0.IN12
x[8] => LessThan2.IN12
x[9] => LessThan0.IN11
x[9] => LessThan2.IN11
y[0] => LessThan1.IN20
y[0] => LessThan3.IN20
y[1] => LessThan1.IN19
y[1] => LessThan3.IN19
y[2] => LessThan1.IN18
y[2] => LessThan3.IN18
y[3] => LessThan1.IN17
y[3] => LessThan3.IN17
y[4] => LessThan1.IN16
y[4] => LessThan3.IN16
y[5] => LessThan1.IN15
y[5] => LessThan3.IN15
y[6] => LessThan1.IN14
y[6] => LessThan3.IN14
y[7] => LessThan1.IN13
y[7] => LessThan3.IN13
y[8] => LessThan1.IN12
y[8] => LessThan3.IN12
y[9] => LessThan1.IN11
y[9] => LessThan3.IN11
pixel_on <= always0.DB_MAX_OUTPUT_PORT_TYPE
>>>>>>> 2b2d23e03e29c2c4482c96b3e9214fc5a5347dea


|VGASystem|color_Thirds:inst4
pixel_on => red_Out.OUTPUTSELECT
pixel_on => green_Out.OUTPUTSELECT
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
y[0] => LessThan0.IN20
y[0] => LessThan1.IN20
y[1] => LessThan0.IN19
y[1] => LessThan1.IN19
y[2] => LessThan0.IN18
y[2] => LessThan1.IN18
y[3] => LessThan0.IN17
y[3] => LessThan1.IN17
y[4] => LessThan0.IN16
y[4] => LessThan1.IN16
y[5] => LessThan0.IN15
y[5] => LessThan1.IN15
y[6] => LessThan0.IN14
y[6] => LessThan1.IN14
y[7] => LessThan0.IN13
y[7] => LessThan1.IN13
y[8] => LessThan0.IN12
y[8] => LessThan1.IN12
y[9] => LessThan0.IN11
y[9] => LessThan1.IN11
red_Out <= red_Out.DB_MAX_OUTPUT_PORT_TYPE
green_Out <= green_Out.DB_MAX_OUTPUT_PORT_TYPE
blue_Out <= <GND>


<<<<<<< HEAD
|VGASystem|FourDigitSSD:MUX
Anode[0] <= Decoder2to4:inst.D1
Anode[1] <= Decoder2to4:inst.D2
Anode[2] <= Decoder2to4:inst.D3
Anode[3] <= Decoder2to4:inst.D4
Quartz => LPM_COUNTER:FrequencyDivider.clock
Cathode[0] <= Sept4x1Mutiplexer:inst3.Display[0]
Cathode[1] <= Sept4x1Mutiplexer:inst3.Display[1]
Cathode[2] <= Sept4x1Mutiplexer:inst3.Display[2]
Cathode[3] <= Sept4x1Mutiplexer:inst3.Display[3]
Cathode[4] <= Sept4x1Mutiplexer:inst3.Display[4]
Cathode[5] <= Sept4x1Mutiplexer:inst3.Display[5]
Cathode[6] <= Sept4x1Mutiplexer:inst3.Display[6]
Di0[0] => Sept4x1Mutiplexer:inst3.Di0[0]
Di0[1] => Sept4x1Mutiplexer:inst3.Di0[1]
Di0[2] => Sept4x1Mutiplexer:inst3.Di0[2]
Di0[3] => Sept4x1Mutiplexer:inst3.Di0[3]
Di0[4] => Sept4x1Mutiplexer:inst3.Di0[4]
Di0[5] => Sept4x1Mutiplexer:inst3.Di0[5]
Di0[6] => Sept4x1Mutiplexer:inst3.Di0[6]
Di1[0] => Sept4x1Mutiplexer:inst3.Di1[0]
Di1[1] => Sept4x1Mutiplexer:inst3.Di1[1]
Di1[2] => Sept4x1Mutiplexer:inst3.Di1[2]
Di1[3] => Sept4x1Mutiplexer:inst3.Di1[3]
Di1[4] => Sept4x1Mutiplexer:inst3.Di1[4]
Di1[5] => Sept4x1Mutiplexer:inst3.Di1[5]
Di1[6] => Sept4x1Mutiplexer:inst3.Di1[6]
Di2[0] => Sept4x1Mutiplexer:inst3.Di2[0]
Di2[1] => Sept4x1Mutiplexer:inst3.Di2[1]
Di2[2] => Sept4x1Mutiplexer:inst3.Di2[2]
Di2[3] => Sept4x1Mutiplexer:inst3.Di2[3]
Di2[4] => Sept4x1Mutiplexer:inst3.Di2[4]
Di2[5] => Sept4x1Mutiplexer:inst3.Di2[5]
Di2[6] => Sept4x1Mutiplexer:inst3.Di2[6]
Di3[0] => Sept4x1Mutiplexer:inst3.Di3[0]
Di3[1] => Sept4x1Mutiplexer:inst3.Di3[1]
Di3[2] => Sept4x1Mutiplexer:inst3.Di3[2]
Di3[3] => Sept4x1Mutiplexer:inst3.Di3[3]
Di3[4] => Sept4x1Mutiplexer:inst3.Di3[4]
Di3[5] => Sept4x1Mutiplexer:inst3.Di3[5]
Di3[6] => Sept4x1Mutiplexer:inst3.Di3[6]


|VGASystem|FourDigitSSD:MUX|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sequencer:inst2
Q0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst4.IN0
Clock => inst.CLK
Q1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|LPM_COUNTER:FrequencyDivider
clock => cntr_c3g:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c3g:auto_generated.q[0]
q[1] <= cntr_c3g:auto_generated.q[1]
q[2] <= cntr_c3g:auto_generated.q[2]
q[3] <= cntr_c3g:auto_generated.q[3]
q[4] <= cntr_c3g:auto_generated.q[4]
q[5] <= cntr_c3g:auto_generated.q[5]
q[6] <= cntr_c3g:auto_generated.q[6]
q[7] <= cntr_c3g:auto_generated.q[7]
q[8] <= cntr_c3g:auto_generated.q[8]
q[9] <= cntr_c3g:auto_generated.q[9]
q[10] <= cntr_c3g:auto_generated.q[10]
q[11] <= cntr_c3g:auto_generated.q[11]
q[12] <= cntr_c3g:auto_generated.q[12]
q[13] <= cntr_c3g:auto_generated.q[13]
q[14] <= cntr_c3g:auto_generated.q[14]
q[15] <= cntr_c3g:auto_generated.q[15]
q[16] <= cntr_c3g:auto_generated.q[16]
q[17] <= cntr_c3g:auto_generated.q[17]
q[18] <= cntr_c3g:auto_generated.q[18]
q[19] <= cntr_c3g:auto_generated.q[19]
q[20] <= cntr_c3g:auto_generated.q[20]
q[21] <= cntr_c3g:auto_generated.q[21]
q[22] <= cntr_c3g:auto_generated.q[22]
q[23] <= cntr_c3g:auto_generated.q[23]
q[24] <= cntr_c3g:auto_generated.q[24]
q[25] <= cntr_c3g:auto_generated.q[25]
q[26] <= cntr_c3g:auto_generated.q[26]
q[27] <= cntr_c3g:auto_generated.q[27]
q[28] <= cntr_c3g:auto_generated.q[28]
q[29] <= cntr_c3g:auto_generated.q[29]
q[30] <= cntr_c3g:auto_generated.q[30]
q[31] <= cntr_c3g:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|VGASystem|FourDigitSSD:MUX|LPM_COUNTER:FrequencyDivider|cntr_c3g:auto_generated
clock => counter_reg_bit[31].CLK
clock => counter_reg_bit[30].CLK
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= counter_reg_bit[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= counter_reg_bit[31].DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3
Display[0] <= MUX4-1:inst3.OUT1
Display[1] <= MUX4-1:inst2.OUT1
Display[2] <= MUX4-1:inst1.OUT1
Display[3] <= MUX4-1:inst5.OUT1
Display[4] <= MUX4-1:inst4.OUT1
Display[5] <= MUX4-1:inst7.OUT1
Display[6] <= MUX4-1:inst6.OUT1
Di0[0] => MUX4-1:inst3.EN0
Di0[1] => MUX4-1:inst2.EN0
Di0[2] => MUX4-1:inst1.EN0
Di0[3] => MUX4-1:inst5.EN0
Di0[4] => MUX4-1:inst4.EN0
Di0[5] => MUX4-1:inst7.EN0
Di0[6] => MUX4-1:inst6.EN0
Sel[0] => MUX4-1:inst3.A0
Sel[0] => MUX4-1:inst2.A0
Sel[0] => MUX4-1:inst1.A0
Sel[0] => MUX4-1:inst5.A0
Sel[0] => MUX4-1:inst4.A0
Sel[0] => MUX4-1:inst7.A0
Sel[0] => MUX4-1:inst6.A0
Sel[1] => MUX4-1:inst3.A1
Sel[1] => MUX4-1:inst2.A1
Sel[1] => MUX4-1:inst1.A1
Sel[1] => MUX4-1:inst5.A1
Sel[1] => MUX4-1:inst4.A1
Sel[1] => MUX4-1:inst7.A1
Sel[1] => MUX4-1:inst6.A1
Di1[0] => MUX4-1:inst3.En1
Di1[1] => MUX4-1:inst2.En1
Di1[2] => MUX4-1:inst1.En1
Di1[3] => MUX4-1:inst5.En1
Di1[4] => MUX4-1:inst4.En1
Di1[5] => MUX4-1:inst7.En1
Di1[6] => MUX4-1:inst6.En1
Di2[0] => MUX4-1:inst3.EN2
Di2[1] => MUX4-1:inst2.EN2
Di2[2] => MUX4-1:inst1.EN2
Di2[3] => MUX4-1:inst5.EN2
Di2[4] => MUX4-1:inst4.EN2
Di2[5] => MUX4-1:inst7.EN2
Di2[6] => MUX4-1:inst6.EN2
Di3[0] => MUX4-1:inst3.EN3
Di3[1] => MUX4-1:inst2.EN3
Di3[2] => MUX4-1:inst1.EN3
Di3[3] => MUX4-1:inst5.EN3
Di3[4] => MUX4-1:inst4.EN3
Di3[5] => MUX4-1:inst7.EN3
Di3[6] => MUX4-1:inst6.EN3


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst3
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst3|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst2
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst2|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst1
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst1|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst5
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst5|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst4
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst4|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst7
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst7|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst6
OUT1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A0 => Decoder2to4:inst.A0
A1 => Decoder2to4:inst.A1
EN0 => inst9.IN1
EN2 => inst5.IN0
EN3 => inst4.IN0
En1 => inst7.IN1


|VGASystem|FourDigitSSD:MUX|Sept4x1Mutiplexer:inst3|MUX4-1:inst6|Decoder2to4:inst
D1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A0 => NotA90.IN0
A0 => inst8.IN0
A0 => inst10.IN0
A1 => NotA1.IN0
A1 => inst9.IN1
A1 => inst10.IN1
D2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
D3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
D4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|Debouncer:inst8
Q_Out <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst.CLK
Clock => inst1.CLK
Clock => inst2.CLK
D_in => inst.DATAIN


|VGASystem|HexToSSDBus:Dig0
SSDOut[0] <= Hex[0].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= Hex[1].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= Hex[2].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= Hex[3].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= Hex[4].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= Hex[5].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= Hex[6].DB_MAX_OUTPUT_PORT_TYPE
DigitBin[0] => HexToSSD:inst.Z
DigitBin[1] => HexToSSD:inst.Y
DigitBin[2] => HexToSSD:inst.X
DigitBin[3] => HexToSSD:inst.W


|VGASystem|HexToSSDBus:Dig0|HexToSSD:inst
A <= instA.DB_MAX_OUTPUT_PORT_TYPE
X => inst5.IN0
X => 3.IN0
X => 5.IN1
X => 19.IN0
X => 20.IN0
X => 24.IN1
X => 27.IN0
X => 30.IN1
X => 35.IN1
X => 15.IN1
Z => inst.IN0
Z => 5.IN2
Z => 0.IN2
Z => 11.IN2
Z => 19.IN2
Z => 18.IN2
Z => 34.IN1
Z => 14.IN1
Z => 13.IN1
Y => 3.IN1
Y => 2.IN1
Y => inst1.IN0
Y => 0.IN1
Y => 18.IN1
Y => 20.IN1
Y => 25.IN1
Y => 23.IN0
Y => 29.IN1
Y => 31.IN1
Y => 32.IN0
W => inst4.IN0
W => 4.IN0
W => 6.IN0
W => 11.IN0
W => 21.IN0
W => 24.IN0
W => 25.IN0
W => 28.IN0
W => 29.IN0
W => 33.IN0
W => 34.IN0
W => 16.IN0
B <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D <= instD.DB_MAX_OUTPUT_PORT_TYPE
E <= inst41.DB_MAX_OUTPUT_PORT_TYPE
F <= instF.DB_MAX_OUTPUT_PORT_TYPE
G <= instG.DB_MAX_OUTPUT_PORT_TYPE
C <= inst42.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|wrapper:I2C_Read
clk => i2c_master_clock.IN1
reset => i2c_master_reset_n.IN1
enable => i2c_master_enable.IN1
scl <> i2c_master:i2c_master.external_serial_clock
sda <> i2c_master:i2c_master.external_serial_data
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>
data[10] <= <GND>
data[11] <= <GND>
data[12] <= <GND>
data[13] <= <GND>
data[14] <= <GND>
data[15] <= <GND>


|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master
clock => busy~reg0.CLK
clock => post_serial_data.CLK
clock => serial_data.CLK
clock => serial_clock.CLK
clock => saved_mosi_data[0].CLK
clock => saved_mosi_data[1].CLK
clock => saved_mosi_data[2].CLK
clock => saved_mosi_data[3].CLK
clock => saved_mosi_data[4].CLK
clock => saved_mosi_data[5].CLK
clock => saved_mosi_data[6].CLK
clock => saved_mosi_data[7].CLK
clock => saved_mosi_data[8].CLK
clock => saved_mosi_data[9].CLK
clock => saved_mosi_data[10].CLK
clock => saved_mosi_data[11].CLK
clock => saved_mosi_data[12].CLK
clock => saved_mosi_data[13].CLK
clock => saved_mosi_data[14].CLK
clock => saved_mosi_data[15].CLK
clock => saved_register_address[0].CLK
clock => saved_register_address[1].CLK
clock => saved_register_address[2].CLK
clock => saved_register_address[3].CLK
clock => saved_register_address[4].CLK
clock => saved_register_address[5].CLK
clock => saved_register_address[6].CLK
clock => saved_register_address[7].CLK
clock => saved_register_address[8].CLK
clock => saved_register_address[9].CLK
clock => saved_register_address[10].CLK
clock => saved_register_address[11].CLK
clock => saved_register_address[12].CLK
clock => saved_register_address[13].CLK
clock => saved_register_address[14].CLK
clock => saved_register_address[15].CLK
clock => saved_device_address[0].CLK
clock => saved_device_address[1].CLK
clock => saved_device_address[2].CLK
clock => saved_device_address[3].CLK
clock => saved_device_address[4].CLK
clock => saved_device_address[5].CLK
clock => saved_device_address[6].CLK
clock => saved_device_address[7].CLK
clock => saved_device_address[8].CLK
clock => saved_device_address[9].CLK
clock => saved_device_address[10].CLK
clock => saved_device_address[11].CLK
clock => saved_device_address[12].CLK
clock => saved_device_address[13].CLK
clock => saved_device_address[14].CLK
clock => saved_device_address[15].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
clock => divider_counter[3].CLK
clock => divider_counter[4].CLK
clock => divider_counter[5].CLK
clock => divider_counter[6].CLK
clock => divider_counter[7].CLK
clock => divider_counter[8].CLK
clock => divider_counter[9].CLK
clock => divider_counter[10].CLK
clock => divider_counter[11].CLK
clock => divider_counter[12].CLK
clock => divider_counter[13].CLK
clock => divider_counter[14].CLK
clock => divider_counter[15].CLK
clock => miso_data[0]~reg0.CLK
clock => miso_data[1]~reg0.CLK
clock => miso_data[2]~reg0.CLK
clock => miso_data[3]~reg0.CLK
clock => miso_data[4]~reg0.CLK
clock => miso_data[5]~reg0.CLK
clock => miso_data[6]~reg0.CLK
clock => miso_data[7]~reg0.CLK
clock => miso_data[8]~reg0.CLK
clock => miso_data[9]~reg0.CLK
clock => miso_data[10]~reg0.CLK
clock => miso_data[11]~reg0.CLK
clock => miso_data[12]~reg0.CLK
clock => miso_data[13]~reg0.CLK
clock => miso_data[14]~reg0.CLK
clock => miso_data[15]~reg0.CLK
clock => last_acknowledge.CLK
clock => bit_counter[0].CLK
clock => bit_counter[1].CLK
clock => bit_counter[2].CLK
clock => bit_counter[3].CLK
clock => bit_counter[4].CLK
clock => bit_counter[5].CLK
clock => bit_counter[6].CLK
clock => bit_counter[7].CLK
clock => post_state[0].CLK
clock => post_state[1].CLK
clock => post_state[2].CLK
clock => post_state[3].CLK
clock => post_state[4].CLK
clock => post_state[5].CLK
clock => post_state[6].CLK
clock => post_state[7].CLK
clock => post_state[8].CLK
clock => post_state[9].CLK
clock => post_state[10].CLK
clock => post_state[11].CLK
clock => post_state[12].CLK
clock => post_state[13].CLK
clock => post_state[14].CLK
clock => post_state[15].CLK
clock => post_state[16].CLK
clock => post_state[17].CLK
clock => post_state[18].CLK
clock => post_state[19].CLK
clock => post_state[20].CLK
clock => post_state[21].CLK
clock => post_state[22].CLK
clock => post_state[23].CLK
clock => post_state[24].CLK
clock => post_state[25].CLK
clock => post_state[26].CLK
clock => post_state[27].CLK
clock => post_state[28].CLK
clock => post_state[29].CLK
clock => post_state[30].CLK
clock => post_state[31].CLK
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => state[4].CLK
clock => state[5].CLK
clock => state[6].CLK
clock => state[7].CLK
clock => state[8].CLK
clock => state[9].CLK
clock => state[10].CLK
clock => state[11].CLK
clock => state[12].CLK
clock => state[13].CLK
clock => state[14].CLK
clock => state[15].CLK
clock => state[16].CLK
clock => state[17].CLK
clock => state[18].CLK
clock => state[19].CLK
clock => state[20].CLK
clock => state[21].CLK
clock => state[22].CLK
clock => state[23].CLK
clock => state[24].CLK
clock => state[25].CLK
clock => state[26].CLK
clock => state[27].CLK
clock => state[28].CLK
clock => state[29].CLK
clock => state[30].CLK
clock => state[31].CLK
clock => process_counter~1.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => post_state.OUTPUTSELECT
reset_n => process_counter.OUTPUTSELECT
reset_n => process_counter.OUTPUTSELECT
reset_n => process_counter.OUTPUTSELECT
reset_n => process_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => bit_counter.OUTPUTSELECT
reset_n => last_acknowledge.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => miso_data.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => divider_counter.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_device_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_register_address.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => saved_mosi_data.OUTPUTSELECT
reset_n => serial_clock.OUTPUTSELECT
reset_n => serial_data.OUTPUTSELECT
reset_n => post_serial_data.OUTPUTSELECT
reset_n => busy.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _post_state.OUTPUTSELECT
enable => _busy.DATAB
read_write => _post_state.DATAB
read_write => _post_serial_data.OUTPUTSELECT
read_write => _post_state.DATAB
mosi_data[0] => _saved_mosi_data[0].DATAB
mosi_data[1] => _saved_mosi_data[1].DATAB
mosi_data[2] => _saved_mosi_data[2].DATAB
mosi_data[3] => _saved_mosi_data[3].DATAB
mosi_data[4] => _saved_mosi_data[4].DATAB
mosi_data[5] => _saved_mosi_data[5].DATAB
mosi_data[6] => _saved_mosi_data[6].DATAB
mosi_data[7] => _saved_mosi_data[7].DATAB
mosi_data[8] => _saved_mosi_data[8].DATAB
mosi_data[9] => _saved_mosi_data[9].DATAB
mosi_data[10] => _saved_mosi_data[10].DATAB
mosi_data[11] => _saved_mosi_data[11].DATAB
mosi_data[12] => _saved_mosi_data[12].DATAB
mosi_data[13] => _saved_mosi_data[13].DATAB
mosi_data[14] => _saved_mosi_data[14].DATAB
mosi_data[15] => _saved_mosi_data[15].DATAB
register_address[0] => _saved_register_address[0].DATAB
register_address[1] => _saved_register_address[1].DATAB
register_address[2] => _saved_register_address[2].DATAB
register_address[3] => _saved_register_address[3].DATAB
register_address[4] => _saved_register_address[4].DATAB
register_address[5] => _saved_register_address[5].DATAB
register_address[6] => _saved_register_address[6].DATAB
register_address[7] => _saved_register_address[7].DATAB
register_address[8] => _saved_register_address[8].DATAB
register_address[9] => _saved_register_address[9].DATAB
register_address[10] => _saved_register_address[10].DATAB
register_address[11] => _saved_register_address[11].DATAB
register_address[12] => _saved_register_address[12].DATAB
register_address[13] => _saved_register_address[13].DATAB
register_address[14] => _saved_register_address[14].DATAB
register_address[15] => _saved_register_address[15].DATAB
device_address[0] => _saved_device_address[1].DATAB
device_address[1] => _saved_device_address[2].DATAB
device_address[2] => _saved_device_address[3].DATAB
device_address[3] => _saved_device_address[4].DATAB
device_address[4] => _saved_device_address[5].DATAB
device_address[5] => _saved_device_address[6].DATAB
device_address[6] => _saved_device_address[7].DATAB
device_address[7] => _saved_device_address[8].DATAB
device_address[8] => _saved_device_address[9].DATAB
device_address[9] => _saved_device_address[10].DATAB
device_address[10] => _saved_device_address[11].DATAB
device_address[11] => _saved_device_address[12].DATAB
device_address[12] => _saved_device_address[13].DATAB
device_address[13] => _saved_device_address[14].DATAB
device_address[14] => _saved_device_address[15].DATAB
divider[0] => Equal0.IN15
divider[1] => Equal0.IN14
divider[2] => Equal0.IN13
divider[3] => Equal0.IN12
divider[4] => Equal0.IN11
divider[5] => Equal0.IN10
divider[6] => Equal0.IN9
divider[7] => Equal0.IN8
divider[8] => Equal0.IN7
divider[9] => Equal0.IN6
divider[10] => Equal0.IN5
divider[11] => Equal0.IN4
divider[12] => Equal0.IN3
divider[13] => Equal0.IN2
divider[14] => Equal0.IN1
divider[15] => Equal0.IN0
miso_data[0] <= miso_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[1] <= miso_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[2] <= miso_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[3] <= miso_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[4] <= miso_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[5] <= miso_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[6] <= miso_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[7] <= miso_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[8] <= miso_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[9] <= miso_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[10] <= miso_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[11] <= miso_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[12] <= miso_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[13] <= miso_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[14] <= miso_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_data[15] <= miso_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
external_serial_data <> external_serial_data
external_serial_clock <> external_serial_clock


|VGASystem|HexToSSDBus:Dig1
SSDOut[0] <= Hex[0].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= Hex[1].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= Hex[2].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= Hex[3].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= Hex[4].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= Hex[5].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= Hex[6].DB_MAX_OUTPUT_PORT_TYPE
DigitBin[0] => HexToSSD:inst.Z
DigitBin[1] => HexToSSD:inst.Y
DigitBin[2] => HexToSSD:inst.X
DigitBin[3] => HexToSSD:inst.W


|VGASystem|HexToSSDBus:Dig1|HexToSSD:inst
A <= instA.DB_MAX_OUTPUT_PORT_TYPE
X => inst5.IN0
X => 3.IN0
X => 5.IN1
X => 19.IN0
X => 20.IN0
X => 24.IN1
X => 27.IN0
X => 30.IN1
X => 35.IN1
X => 15.IN1
Z => inst.IN0
Z => 5.IN2
Z => 0.IN2
Z => 11.IN2
Z => 19.IN2
Z => 18.IN2
Z => 34.IN1
Z => 14.IN1
Z => 13.IN1
Y => 3.IN1
Y => 2.IN1
Y => inst1.IN0
Y => 0.IN1
Y => 18.IN1
Y => 20.IN1
Y => 25.IN1
Y => 23.IN0
Y => 29.IN1
Y => 31.IN1
Y => 32.IN0
W => inst4.IN0
W => 4.IN0
W => 6.IN0
W => 11.IN0
W => 21.IN0
W => 24.IN0
W => 25.IN0
W => 28.IN0
W => 29.IN0
W => 33.IN0
W => 34.IN0
W => 16.IN0
B <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D <= instD.DB_MAX_OUTPUT_PORT_TYPE
E <= inst41.DB_MAX_OUTPUT_PORT_TYPE
F <= instF.DB_MAX_OUTPUT_PORT_TYPE
G <= instG.DB_MAX_OUTPUT_PORT_TYPE
C <= inst42.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|HexToSSDBus:Dig2
SSDOut[0] <= Hex[0].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= Hex[1].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= Hex[2].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= Hex[3].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= Hex[4].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= Hex[5].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= Hex[6].DB_MAX_OUTPUT_PORT_TYPE
DigitBin[0] => HexToSSD:inst.Z
DigitBin[1] => HexToSSD:inst.Y
DigitBin[2] => HexToSSD:inst.X
DigitBin[3] => HexToSSD:inst.W


|VGASystem|HexToSSDBus:Dig2|HexToSSD:inst
A <= instA.DB_MAX_OUTPUT_PORT_TYPE
X => inst5.IN0
X => 3.IN0
X => 5.IN1
X => 19.IN0
X => 20.IN0
X => 24.IN1
X => 27.IN0
X => 30.IN1
X => 35.IN1
X => 15.IN1
Z => inst.IN0
Z => 5.IN2
Z => 0.IN2
Z => 11.IN2
Z => 19.IN2
Z => 18.IN2
Z => 34.IN1
Z => 14.IN1
Z => 13.IN1
Y => 3.IN1
Y => 2.IN1
Y => inst1.IN0
Y => 0.IN1
Y => 18.IN1
Y => 20.IN1
Y => 25.IN1
Y => 23.IN0
Y => 29.IN1
Y => 31.IN1
Y => 32.IN0
W => inst4.IN0
W => 4.IN0
W => 6.IN0
W => 11.IN0
W => 21.IN0
W => 24.IN0
W => 25.IN0
W => 28.IN0
W => 29.IN0
W => 33.IN0
W => 34.IN0
W => 16.IN0
B <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D <= instD.DB_MAX_OUTPUT_PORT_TYPE
E <= inst41.DB_MAX_OUTPUT_PORT_TYPE
F <= instF.DB_MAX_OUTPUT_PORT_TYPE
G <= instG.DB_MAX_OUTPUT_PORT_TYPE
C <= inst42.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|HexToSSDBus:Dig3
SSDOut[0] <= Hex[0].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= Hex[1].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= Hex[2].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= Hex[3].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= Hex[4].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= Hex[5].DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= Hex[6].DB_MAX_OUTPUT_PORT_TYPE
DigitBin[0] => HexToSSD:inst.Z
DigitBin[1] => HexToSSD:inst.Y
DigitBin[2] => HexToSSD:inst.X
DigitBin[3] => HexToSSD:inst.W


|VGASystem|HexToSSDBus:Dig3|HexToSSD:inst
A <= instA.DB_MAX_OUTPUT_PORT_TYPE
X => inst5.IN0
X => 3.IN0
X => 5.IN1
X => 19.IN0
X => 20.IN0
X => 24.IN1
X => 27.IN0
X => 30.IN1
X => 35.IN1
X => 15.IN1
Z => inst.IN0
Z => 5.IN2
Z => 0.IN2
Z => 11.IN2
Z => 19.IN2
Z => 18.IN2
Z => 34.IN1
Z => 14.IN1
Z => 13.IN1
Y => 3.IN1
Y => 2.IN1
Y => inst1.IN0
Y => 0.IN1
Y => 18.IN1
Y => 20.IN1
Y => 25.IN1
Y => 23.IN0
Y => 29.IN1
Y => 31.IN1
Y => 32.IN0
W => inst4.IN0
W => 4.IN0
W => 6.IN0
W => 11.IN0
W => 21.IN0
W => 24.IN0
W => 25.IN0
W => 28.IN0
W => 29.IN0
W => 33.IN0
W => 34.IN0
W => 16.IN0
B <= inst40.DB_MAX_OUTPUT_PORT_TYPE
D <= instD.DB_MAX_OUTPUT_PORT_TYPE
E <= inst41.DB_MAX_OUTPUT_PORT_TYPE
F <= instF.DB_MAX_OUTPUT_PORT_TYPE
G <= instG.DB_MAX_OUTPUT_PORT_TYPE
C <= inst42.DB_MAX_OUTPUT_PORT_TYPE


|VGASystem|inLineRegister:inst1
enable => out[15]~reg0.CLK
enable => out[14]~reg0.CLK
enable => out[13]~reg0.CLK
enable => out[12]~reg0.CLK
enable => out[11]~reg0.CLK
enable => out[10]~reg0.CLK
enable => out[9]~reg0.CLK
enable => out[8]~reg0.CLK
enable => out[7]~reg0.CLK
enable => out[6]~reg0.CLK
enable => out[5]~reg0.CLK
enable => out[4]~reg0.CLK
enable => out[3]~reg0.CLK
enable => out[2]~reg0.CLK
enable => out[1]~reg0.CLK
enable => out[0]~reg0.CLK
data[15] => out[15]~reg0.DATAIN
data[14] => out[14]~reg0.DATAIN
data[13] => out[13]~reg0.DATAIN
data[12] => out[12]~reg0.DATAIN
data[11] => out[11]~reg0.DATAIN
data[10] => out[10]~reg0.DATAIN
data[9] => out[9]~reg0.DATAIN
data[8] => out[8]~reg0.DATAIN
data[7] => out[7]~reg0.DATAIN
data[6] => out[6]~reg0.DATAIN
data[5] => out[5]~reg0.DATAIN
data[4] => out[4]~reg0.DATAIN
data[3] => out[3]~reg0.DATAIN
data[2] => out[2]~reg0.DATAIN
data[1] => out[1]~reg0.DATAIN
data[0] => out[0]~reg0.DATAIN
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


=======
>>>>>>> 2b2d23e03e29c2c4482c96b3e9214fc5a5347dea
