<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/hal/halppc/include/apic.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_83d8611388f03c2b99d102a9553cb007.html">hal</a></li><li class="navelem"><a class="el" href="dir_2bebd8eb27cc2bc91fde05bde632d098.html">halppc</a></li><li class="navelem"><a class="el" href="dir_9bb223d92c0dc3f308d286835c07eae5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">apic.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define APIC_DEFAULT_BASE     0xFEE00000    </span><span class="comment">/* Default Local APIC Base Register Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* APIC Register Address Map */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define APIC_ID      0x0020 </span><span class="comment">/* Local APIC ID Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define APIC_VER     0x0030 </span><span class="comment">/* Local APIC Version Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define APIC_TPR     0x0080 </span><span class="comment">/* Task Priority Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define APIC_APR     0x0090 </span><span class="comment">/* Arbitration Priority Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define APIC_PPR     0x00A0 </span><span class="comment">/* Processor Priority Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define APIC_EOI     0x00B0 </span><span class="comment">/* EOI Register (W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define APIC_LDR     0x00D0 </span><span class="comment">/* Logical Destination Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define APIC_DFR     0x00E0 </span><span class="comment">/* Destination Format Register (0-27 R, 28-31 R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define APIC_SIVR    0x00F0 </span><span class="comment">/* Spurious Interrupt Vector Register (0-3 R, 4-9 R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define APIC_ISR     0x0100 </span><span class="comment">/* Interrupt Service Register 0-255 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define APIC_TMR     0x0180 </span><span class="comment">/* Trigger Mode Register 0-255 (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define APIC_IRR     0x0200 </span><span class="comment">/* Interrupt Request Register 0-255 (r) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define APIC_ESR     0x0280 </span><span class="comment">/* Error Status Register (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define APIC_ICR0    0x0300 </span><span class="comment">/* Interrupt Command Register 0-31 (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define APIC_ICR1    0x0310 </span><span class="comment">/* Interrupt Command Register 32-63 (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define APIC_LVTT    0x0320 </span><span class="comment">/* Local Vector Table (Timer) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define APIC_LVTTHMR 0x0330</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define APIC_LVTPC   0x0340 </span><span class="comment">/* Performance Counter LVT (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define APIC_LINT0   0x0350 </span><span class="comment">/* Local Vector Table (LINT0) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define APIC_LINT1   0x0360 </span><span class="comment">/* Local Vector Table (LINT1) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define APIC_LVT3    0x0370 </span><span class="comment">/* Local Vector Table (Error) (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define APIC_ICRT    0x0380 </span><span class="comment">/* Initial Count Register for Timer (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define APIC_CCRT    0x0390 </span><span class="comment">/* Current Count Register for Timer (R) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define APIC_TDCR    0x03E0 </span><span class="comment">/* Timer Divide Configuration Register (R/W) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define APIC_ID_MASK        (0xF &lt;&lt; 24)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define GET_APIC_ID(x)      (((x) &amp; APIC_ID_MASK) &gt;&gt; 24)</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define GET_APIC_LOGICAL_ID(x)  (((x)&gt;&gt;24)&amp;0xFF)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define APIC_VER_MASK       0xFF00FF</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define GET_APIC_VERSION(x) ((x) &amp; 0xFF)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define GET_APIC_MAXLVT(x)  (((x) &gt;&gt; 16) &amp; 0xFF)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define APIC_TPR_PRI       0xFF</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define APIC_TPR_INT       0xF0</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define APIC_TPR_SUB       0xF</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define APIC_TPR_MAX       0xFF           </span><span class="comment">/* Maximum priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define APIC_TPR_MIN       0x20           </span><span class="comment">/* Minimum priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define APIC_LDR_MASK      (0xFF &lt;&lt; 24)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define APIC_SIVR_ENABLE   (0x1 &lt;&lt; 8)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define APIC_SIVR_FOCUS    (0x1 &lt;&lt; 9)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define APIC_ESR_MASK      (0xFE &lt;&lt; 0)    </span><span class="comment">/* Error Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define APIC_ICR0_VECTOR   (0xFF &lt;&lt; 0)    </span><span class="comment">/* Vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define APIC_ICR0_DM       (0x7 &lt;&lt; 8)     </span><span class="comment">/* Delivery Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTM    (0x1 &lt;&lt; 11)    </span><span class="comment">/* Destination Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define APIC_ICR0_DS       (0x1 &lt;&lt; 12)    </span><span class="comment">/* Delivery Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define APIC_ICR0_LEVEL    (0x1 &lt;&lt; 14)    </span><span class="comment">/* Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define APIC_ICR0_TM       (0x1 &lt;&lt; 15)    </span><span class="comment">/* Trigger Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTS    (0x3 &lt;&lt; 18)    </span><span class="comment">/* Destination Shorthand */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Delivery Modes */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define APIC_DM_FIXED     (0x0 &lt;&lt; 8)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define APIC_DM_LOWEST    (0x1 &lt;&lt; 8)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define APIC_DM_SMI       (0x2 &lt;&lt; 8)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define APIC_DM_REMRD     (0x3 &lt;&lt; 8)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define APIC_DM_NMI       (0x4 &lt;&lt; 8)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define APIC_DM_INIT      (0x5 &lt;&lt; 8)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define APIC_DM_STARTUP   (0x6 &lt;&lt; 8)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define APIC_DM_EXTINT    (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define GET_APIC_DELIVERY_MODE(x)   (((x) &gt;&gt; 8) &amp; 0x7)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SET_APIC_DELIVERY_MODE(x,y) (((x) &amp; ~0x700) | ((y) &lt;&lt; 8))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Destination Shorthand values */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTS_FIELD          (0x0 &lt;&lt; 0)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTS_SELF           (0x1 &lt;&lt; 18)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTS_ALL            (0x2 &lt;&lt; 18)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define APIC_ICR0_DESTS_ALL_BUT_SELF   (0x3 &lt;&lt; 18)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define APIC_ICR0_LEVEL_DEASSERT (0x0 &lt;&lt; 14) </span><span class="comment">/* Deassert level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define APIC_ICR0_LEVEL_ASSERT   (0x1 &lt;&lt; 14) </span><span class="comment">/* Assert level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define GET_APIC_DEST_FIELD(x)   (((x) &gt;&gt; 24) &amp; 0xFF)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SET_APIC_DEST_FIELD(x)   (((x) &amp; 0xFF) &lt;&lt; 24)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define GET_APIC_TIMER_BASE(x)   (((x) &gt;&gt; 18) &amp; 0x3)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SET_APIC_TIMER_BASE(x)   ((x) &lt;&lt; 18)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define APIC_TIMER_BASE_CLKIN    0x0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define APIC_TIMER_BASE_TMBASE   0x1</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define APIC_TIMER_BASE_DIV      0x2</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define APIC_LVT_VECTOR           (0xFF &lt;&lt; 0)   </span><span class="comment">/* Vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define APIC_LVT_DS               (0x1 &lt;&lt; 12)   </span><span class="comment">/* Delivery Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define APIC_LVT_REMOTE_IRR       (0x1 &lt;&lt; 14)       </span><span class="comment">/* Remote IRR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define APIC_LVT_LEVEL_TRIGGER  (0x1 &lt;&lt; 15)     </span><span class="comment">/* Lvel Triggered */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define APIC_LVT_MASKED         (0x1 &lt;&lt; 16)   </span><span class="comment">/* Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define APIC_LVT_PERIODIC       (0x1 &lt;&lt; 17)   </span><span class="comment">/* Timer Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define APIC_LVT3_DM        (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define APIC_LVT3_IIPP      (0x1 &lt;&lt; 13)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define APIC_LVT3_TM        (0x1 &lt;&lt; 15)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define APIC_LVT3_MASKED    (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define APIC_LVT3_OS        (0x1 &lt;&lt; 17)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define APIC_TDCR_TMBASE   (0x1 &lt;&lt; 2)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define APIC_TDCR_MASK     0x0F</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define APIC_TDCR_2        0x00</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define APIC_TDCR_4        0x01</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define APIC_TDCR_8        0x02</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define APIC_TDCR_16       0x03</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define APIC_TDCR_32       0x08</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define APIC_TDCR_64       0x09</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define APIC_TDCR_128      0x0A</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define APIC_TDCR_1        0x0B</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define APIC_LVT_VECTOR           (0xFF &lt;&lt; 0)   </span><span class="comment">/* Vector */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define APIC_LVT_DS               (0x1 &lt;&lt; 12)   </span><span class="comment">/* Delivery Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define APIC_LVT_REMOTE_IRR       (0x1 &lt;&lt; 14)       </span><span class="comment">/* Remote IRR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define APIC_LVT_LEVEL_TRIGGER  (0x1 &lt;&lt; 15)     </span><span class="comment">/* Lvel Triggered */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define APIC_LVT_MASKED         (0x1 &lt;&lt; 16)   </span><span class="comment">/* Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define APIC_LVT_PERIODIC       (0x1 &lt;&lt; 17)   </span><span class="comment">/* Timer Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define APIC_LVT3_DM        (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define APIC_LVT3_IIPP      (0x1 &lt;&lt; 13)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define APIC_LVT3_TM        (0x1 &lt;&lt; 15)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define APIC_LVT3_MASKED    (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define APIC_LVT3_OS        (0x1 &lt;&lt; 17)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define APIC_TDCR_TMBASE   (0x1 &lt;&lt; 2)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define APIC_TDCR_MASK     0x0F</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define APIC_TDCR_2        0x00</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define APIC_TDCR_4        0x01</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define APIC_TDCR_8        0x02</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define APIC_TDCR_16       0x03</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define APIC_TDCR_32       0x08</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define APIC_TDCR_64       0x09</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define APIC_TDCR_128      0x0A</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define APIC_TDCR_1        0x0B</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define APIC_TARGET_SELF         0x100</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define APIC_TARGET_ALL          0x200</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define APIC_TARGET_ALL_BUT_SELF 0x300</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define APIC_INTEGRATED(version) (version &amp; 0xF0)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  amPIC = 0,    <span class="comment">/* IMCR and PIC compatibility mode */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  amVWIRE       <span class="comment">/* Virtual Wire compatibility mode */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} APIC_MODE;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#ifdef CONFIG_SMP</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MAX_CPU   32</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define MAX_CPU   1</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * Local APIC timer IRQ vector is on a different priority level,</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * to work around the &#39;lost local interrupt if more than 2 IRQ</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * sources per level&#39; errata.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define LOCAL_TIMER_VECTOR      0xEF</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define IPI_VECTOR          0xFB</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ERROR_VECTOR            0xFE</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SPURIOUS_VECTOR         0xFF  </span><span class="comment">/* Must be 0xXF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* CPU flags */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define CPU_USABLE   0x01  </span><span class="comment">/* 1 if the CPU is usable (ie. can be used) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define CPU_ENABLED  0x02  </span><span class="comment">/* 1 if the CPU is enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CPU_BSP      0x04  </span><span class="comment">/* 1 if the CPU is the bootstrap processor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define CPU_TSC      0x08  </span><span class="comment">/* 1 if the CPU has a time stamp counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct___c_p_u___i_n_f_o.html">  175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___c_p_u___i_n_f_o.html">_CPU_INFO</a></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;   UCHAR    Flags;            <span class="comment">/* CPU flags */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   UCHAR    APICId;           <span class="comment">/* Local APIC ID */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;   UCHAR    APICVersion;      <span class="comment">/* Local APIC version */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//   UCHAR    MaxLVT;           /* Number of LVT registers */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;   ULONG    BusSpeed;         <span class="comment">/* BUS speed */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;   ULONG    CoreSpeed;        <span class="comment">/* Core speed */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   UCHAR    Padding[16-12];   <span class="comment">/* Padding to 16-byte */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="struct___c_p_u___i_n_f_o.html">CPU_INFO</a>, *<a class="code" href="struct___c_p_u___i_n_f_o.html">PCPU_INFO</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">extern</span> ULONG CPUCount;          <span class="comment">/* Total number of CPUs */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">extern</span> ULONG BootCPU;                   <span class="comment">/* Bootstrap processor */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">extern</span> ULONG OnlineCPUs;        <span class="comment">/* Bitmask of online CPUs */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct___c_p_u___i_n_f_o.html">CPU_INFO</a> CPUMap[MAX_CPU];    <span class="comment">/* Map of all CPUs in the system */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* Prototypes */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;__inline <a class="code" href="interfacevoid.html">VOID</a> APICWrite(ULONG Offset, ULONG Value);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;__inline ULONG APICRead(ULONG Offset);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> APICSendIPI(ULONG Target, ULONG Mode);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> APICSetup(<a class="code" href="interfacevoid.html">VOID</a>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> HaliInitBSP(<a class="code" href="interfacevoid.html">VOID</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> APICSyncArbIDs(<a class="code" href="interfacevoid.html">VOID</a>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;__inline <a class="code" href="interfacevoid.html">VOID</a> APICSendEOI(<a class="code" href="interfacevoid.html">VOID</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> APICCalibrateTimer(ULONG CPU);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<a class="code" href="interfacevoid.html">VOID</a> HaliStartApplicationProcessor(ULONG Cpu, ULONG Stack);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">static</span> __inline ULONG ThisCPU(<a class="code" href="interfacevoid.html">VOID</a>)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">return</span> (APICRead(APIC_ID) &amp; APIC_ID_MASK) &gt;&gt; 24;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct___c_p_u___i_n_f_o_html"><div class="ttname"><a href="struct___c_p_u___i_n_f_o.html">_CPU_INFO</a></div><div class="ttdef"><b>Definition:</b> apic.h:175</div></div>
<div class="ttc" id="interfacevoid_html"><div class="ttname"><a href="interfacevoid.html">void</a></div><div class="ttdef"><b>Definition:</b> nsiface.idl:2306</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
