<html><body>
<pre>
 
cpldfit:  version K.31                              Xilinx Inc.
                                  No Fit Report
Design Name: display                             Date: 11-23-2017, 11:19PM
Device Used: XA95144XL-15-CS144
Fitting Status: Design Rule Checking Failed

**************************  Errors and Warnings  ***************************

ERROR:Cpld:837 - Insufficient number of macrocells. The design needs at least
   2721 but only 144 left after allocating other resources.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

No logic has been mapped.

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
0  /144 (  0%) 0   /720  (  0%) 0  /432 (  0%)   0  /144 (  0%) 0  /117 (  0%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90       0/15
FB2           0/18        0/54        0/90       0/15
FB3           0/18        0/54        0/90       0/15
FB4           0/18        0/54        0/90       0/15
FB5           0/18        0/54        0/90       0/14
FB6           0/18        0/54        0/90       0/13
FB7           0/18        0/54        0/90       0/15
FB8           0/18        0/54        0/90       0/15
             -----       -----       -----      -----    
              0/144       0/432       0/720      0/117

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           0    |  I/O              :     0     109
Output        :   11           0    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       4
GCK           :    2           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    1           0    |
                 ----        ----
        Total     20           0

End of Mapped Resource Summary
*************************  Summary of UnMapped Logic  ************************

** 11 Outputs **

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
ssddis<0>                                                                                                                4     4     
ssddis<1>                                                                                                                4     4     
ssddis<2>                                                                                                                3     4     
ssddis<3>                                                                                                                4     4     
ssddis<4>                                                                                                                3     4     
ssddis<5>                                                                                                                4     4     
ssddis<6>                                                                                                                3     4     
ssdsel<0>                                                                                                                2     2     
ssdsel<1>                                                                                                                2     2     
ssdsel<2>                                                                                                                2     2     
ssdsel<3>                                                                                                                2     2     

** 2710 Buried Nodes **

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$BIN_OR$3351                                                                                                        13    18    
$OpTx$BIN_OR$3353                                                                                                        13    18    
$OpTx$BIN_OR$3355                                                                                                        13    18    
$OpTx$BIN_OR$3357                                                                                                        13    18    
$OpTx$BIN_OR$3359                                                                                                        13    18    
$OpTx$BIN_OR$3361                                                                                                        13    18    
$OpTx$BIN_OR$3363                                                                                                        13    18    
$OpTx$BIN_OR$3365                                                                                                        13    18    
$OpTx$BIN_OR$3367                                                                                                        13    18    
$OpTx$BIN_OR$3369                                                                                                        13    18    
$OpTx$BIN_OR$3371                                                                                                        13    18    
$OpTx$BIN_OR$3373                                                                                                        13    18    
$OpTx$BIN_OR$3375                                                                                                        13    18    
$OpTx$BIN_OR$3377                                                                                                        13    18    
$OpTx$BIN_OR$3379                                                                                                        13    18    
$OpTx$BIN_OR$3381                                                                                                        13    18    
$OpTx$BIN_OR$3383                                                                                                        13    18    
$OpTx$BIN_OR$3385                                                                                                        13    18    
$OpTx$BIN_OR$3387                                                                                                        13    18    
$OpTx$BIN_OR$3389                                                                                                        13    18    
$OpTx$BIN_OR$3391                                                                                                        13    18    
$OpTx$BIN_OR$3393                                                                                                        13    18    
$OpTx$BIN_OR$3395                                                                                                        13    18    
$OpTx$BIN_OR$3397                                                                                                        13    18    
$OpTx$BIN_OR$3399                                                                                                        13    18    
$OpTx$BIN_OR$3401                                                                                                        13    18    
$OpTx$BIN_OR$3403                                                                                                        13    18    
$OpTx$BIN_OR$3405                                                                                                        13    18    
$OpTx$BIN_OR$3407                                                                                                        13    18    
$OpTx$BIN_OR$3409                                                                                                        13    18    
$OpTx$BIN_OR$3411                                                                                                        13    18    
$OpTx$BIN_OR$3413                                                                                                        13    18    
$OpTx$BIN_OR$3415                                                                                                        13    18    
$OpTx$BIN_OR$3417                                                                                                        13    18    
$OpTx$BIN_OR$3419                                                                                                        13    18    
$OpTx$BIN_OR$3421                                                                                                        13    18    
$OpTx$BIN_OR$3423                                                                                                        13    18    
$OpTx$BIN_OR$3425                                                                                                        13    18    
$OpTx$BIN_OR$3427                                                                                                        13    18    
$OpTx$BIN_OR$3429                                                                                                        13    18    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$BIN_OR$3431                                                                                                        13    18    
$OpTx$BIN_OR$3433                                                                                                        13    18    
$OpTx$BIN_OR$3435                                                                                                        13    18    
$OpTx$BIN_OR$3437                                                                                                        13    18    
$OpTx$BIN_OR$3439                                                                                                        13    18    
$OpTx$BIN_OR$3441                                                                                                        13    18    
$OpTx$BIN_OR$3443                                                                                                        13    18    
$OpTx$BIN_OR$3445                                                                                                        13    18    
$OpTx$BIN_OR$3447                                                                                                        13    18    
$OpTx$BIN_OR$3449                                                                                                        13    18    
$OpTx$BIN_OR$3451                                                                                                        13    18    
$OpTx$BIN_OR$3453                                                                                                        13    18    
$OpTx$BIN_OR$3455                                                                                                        13    18    
$OpTx$BIN_OR$3457                                                                                                        13    18    
$OpTx$BIN_OR$3459                                                                                                        13    18    
$OpTx$BIN_OR$3461                                                                                                        13    18    
$OpTx$BIN_OR$3463                                                                                                        13    18    
$OpTx$BIN_OR$3465                                                                                                        13    18    
$OpTx$BIN_OR$3467                                                                                                        13    18    
$OpTx$BIN_OR$3469                                                                                                        13    18    
$OpTx$BIN_OR$3471                                                                                                        13    18    
$OpTx$BIN_OR$3473                                                                                                        13    18    
$OpTx$BIN_OR$3475                                                                                                        13    18    
$OpTx$BIN_OR$3477                                                                                                        13    18    
$OpTx$BIN_STEP$3479                                                                                                      52    54    
$OpTx$BIN_STEP$3481                                                                                                      26    54    
$OpTx$BIN_STEP$3482                                                                                                      27    54    
$OpTx$BIN_STEP$3483                                                                                                      26    54    
$OpTx$BIN_STEP$3484                                                                                                      27    54    
$OpTx$BIN_STEP$3485                                                                                                      26    54    
$OpTx$BIN_STEP$3486                                                                                                      27    54    
$OpTx$BIN_STEP$3487                                                                                                      27    54    
$OpTx$BIN_STEP$3488                                                                                                      27    54    
$OpTx$FX_DC$100                                                                                                          2     3     
$OpTx$FX_DC$101                                                                                                          2     3     
$OpTx$FX_DC$102                                                                                                          2     3     
$OpTx$FX_DC$103                                                                                                          2     3     
$OpTx$FX_DC$104                                                                                                          2     3     
$OpTx$FX_DC$105                                                                                                          2     3     
$OpTx$FX_DC$106                                                                                                          2     3     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$FX_DC$107                                                                                                          2     3     
$OpTx$FX_DC$108                                                                                                          2     3     
$OpTx$FX_DC$109                                                                                                          2     3     
$OpTx$FX_DC$110                                                                                                          2     3     
$OpTx$FX_DC$111                                                                                                          2     3     
$OpTx$FX_DC$112                                                                                                          2     3     
$OpTx$FX_DC$113                                                                                                          2     3     
$OpTx$FX_DC$114                                                                                                          2     3     
$OpTx$FX_DC$115                                                                                                          2     3     
$OpTx$FX_DC$116                                                                                                          2     3     
$OpTx$FX_DC$117                                                                                                          2     3     
$OpTx$FX_DC$118                                                                                                          2     3     
$OpTx$FX_DC$119                                                                                                          2     3     
$OpTx$FX_DC$120                                                                                                          2     3     
$OpTx$FX_DC$121                                                                                                          2     3     
$OpTx$FX_DC$122                                                                                                          2     3     
$OpTx$FX_DC$123                                                                                                          2     3     
$OpTx$FX_DC$124                                                                                                          2     3     
$OpTx$FX_DC$160                                                                                                          3     4     
$OpTx$FX_DC$169                                                                                                          2     3     
$OpTx$FX_DC$253                                                                                                          2     3     
$OpTx$FX_DC$254                                                                                                          2     3     
$OpTx$FX_DC$255                                                                                                          2     3     
$OpTx$FX_DC$256                                                                                                          2     3     
$OpTx$FX_DC$257                                                                                                          2     3     
$OpTx$FX_DC$258                                                                                                          2     3     
$OpTx$FX_DC$259                                                                                                          2     3     
$OpTx$FX_DC$260                                                                                                          2     3     
$OpTx$FX_DC$261                                                                                                          2     3     
$OpTx$FX_DC$262                                                                                                          2     3     
$OpTx$FX_DC$263                                                                                                          2     3     
$OpTx$FX_DC$264                                                                                                          2     3     
$OpTx$FX_DC$265                                                                                                          2     3     
$OpTx$FX_DC$266                                                                                                          2     3     
$OpTx$FX_DC$267                                                                                                          2     3     
$OpTx$FX_DC$268                                                                                                          2     3     
$OpTx$FX_DC$269                                                                                                          2     3     
$OpTx$FX_DC$270                                                                                                          2     3     
$OpTx$FX_DC$271                                                                                                          2     3     
$OpTx$FX_DC$272                                                                                                          2     3     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$FX_DC$273                                                                                                          2     3     
$OpTx$FX_DC$274                                                                                                          2     3     
$OpTx$FX_DC$275                                                                                                          2     3     
$OpTx$FX_DC$276                                                                                                          2     3     
$OpTx$FX_DC$277                                                                                                          2     3     
$OpTx$FX_DC$278                                                                                                          2     3     
$OpTx$FX_DC$279                                                                                                          2     3     
$OpTx$FX_DC$280                                                                                                          2     3     
$OpTx$FX_DC$388                                                                                                          2     9     
$OpTx$FX_DC$507                                                                                                          2     9     
$OpTx$FX_DC$508                                                                                                          2     9     
$OpTx$FX_DC$509                                                                                                          2     9     
$OpTx$FX_DC$510                                                                                                          2     9     
$OpTx$FX_DC$525                                                                                                          25    23    
$OpTx$FX_DC$538                                                                                                          3     11    
$OpTx$FX_DC$544                                                                                                          4     12    
$OpTx$FX_DC$545                                                                                                          6     7     
$OpTx$FX_DC$90                                                                                                           2     2     
$OpTx$FX_DC$96                                                                                                           2     3     
$OpTx$FX_DC$97                                                                                                           2     3     
$OpTx$FX_DC$98                                                                                                           2     3     
$OpTx$FX_DC$99                                                                                                           2     3     
$OpTx$FX_SC$130                                                                                                          1     2     
$OpTx$FX_SC$352                                                                                                          4     6     
$OpTx$FX_SC$361                                                                                                          1     2     
$OpTx$FX_SC$405                                                                                                          1     9     
$OpTx$FX_SC$406                                                                                                          1     10    
$OpTx$FX_SC$408                                                                                                          1     10    
$OpTx$FX_SC$409                                                                                                          1     10    
$OpTx$FX_SC$411                                                                                                          1     10    
$OpTx$FX_SC$412                                                                                                          1     10    
$OpTx$FX_SC$413                                                                                                          1     9     
$OpTx$FX_SC$415                                                                                                          1     9     
$OpTx$FX_SC$417                                                                                                          1     10    
$OpTx$FX_SC$418                                                                                                          1     9     
$OpTx$FX_SC$419                                                                                                          1     9     
$OpTx$FX_SC$421                                                                                                          1     9     
$OpTx$FX_SC$422                                                                                                          1     9     
$OpTx$FX_SC$423                                                                                                          1     10    
$OpTx$FX_SC$426                                                                                                          1     10    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$FX_SC$428                                                                                                          1     10    
$OpTx$FX_SC$429                                                                                                          1     10    
$OpTx$FX_SC$430                                                                                                          1     9     
$OpTx$FX_SC$431                                                                                                          1     10    
$OpTx$FX_SC$433                                                                                                          1     10    
$OpTx$FX_SC$436                                                                                                          1     9     
$OpTx$FX_SC$437                                                                                                          1     10    
$OpTx$FX_SC$438                                                                                                          1     10    
$OpTx$FX_SC$439                                                                                                          1     10    
$OpTx$FX_SC$440                                                                                                          1     10    
$OpTx$FX_SC$441                                                                                                          1     10    
$OpTx$FX_SC$443                                                                                                          1     10    
$OpTx$FX_SC$445                                                                                                          1     10    
$OpTx$FX_SC$446                                                                                                          1     10    
$OpTx$FX_SC$449                                                                                                          1     10    
$OpTx$FX_SC$450                                                                                                          1     9     
$OpTx$FX_SC$451                                                                                                          1     9     
$OpTx$FX_SC$452                                                                                                          1     10    
$OpTx$FX_SC$453                                                                                                          1     10    
$OpTx$FX_SC$454                                                                                                          1     10    
$OpTx$FX_SC$455                                                                                                          1     10    
$OpTx$FX_SC$456                                                                                                          1     10    
$OpTx$FX_SC$457                                                                                                          1     10    
$OpTx$FX_SC$458                                                                                                          1     10    
$OpTx$FX_SC$461                                                                                                          1     10    
$OpTx$FX_SC$462                                                                                                          1     9     
$OpTx$FX_SC$463                                                                                                          1     10    
$OpTx$FX_SC$464                                                                                                          1     10    
$OpTx$FX_SC$465                                                                                                          1     9     
$OpTx$FX_SC$466                                                                                                          1     10    
$OpTx$FX_SC$467                                                                                                          1     10    
$OpTx$FX_SC$470                                                                                                          1     9     
$OpTx$FX_SC$471                                                                                                          1     10    
$OpTx$FX_SC$472                                                                                                          1     9     
$OpTx$FX_SC$473                                                                                                          1     10    
$OpTx$FX_SC$474                                                                                                          1     10    
$OpTx$FX_SC$475                                                                                                          1     9     
$OpTx$FX_SC$476                                                                                                          1     10    
$OpTx$FX_SC$478                                                                                                          1     10    
$OpTx$FX_SC$479                                                                                                          1     10    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
$OpTx$FX_SC$481                                                                                                          1     10    
$OpTx$FX_SC$483                                                                                                          1     10    
$OpTx$FX_SC$484                                                                                                          1     10    
$OpTx$FX_SC$485                                                                                                          1     10    
$OpTx$FX_SC$486                                                                                                          1     4     
$OpTx$FX_SC$487                                                                                                          1     10    
$OpTx$FX_SC$488                                                                                                          1     10    
$OpTx$FX_SC$489                                                                                                          1     10    
$OpTx$INV$45                                                                                                             2     5     
$OpTx$INV$46                                                                                                             2     5     
$OpTx$INV$47                                                                                                             14    12    
$OpTx$INV$48                                                                                                             14    13    
BUF_CPU/ID_EX_r1<0>                                                                                                      19    24    
BUF_CPU/ID_EX_r1<2>                                                                                                      19    24    
BUF_CPU/ID_EX_r1<10>                                                                                                     19    24    
CPU/ALUctr<0>/CPU/ALUctr<0>_D2                                                                                           2     8     
CPU/ALUctr<1>/CPU/ALUctr<1>_D2                                                                                           3     8     
CPU/ALUctr<2>/CPU/ALUctr<2>_D2                                                                                           2     7     
CPU/ALUina<2>/CPU/ALUina<2>_D22081_                                                                                      3     5     
CPU/ALUina<4>/CPU/ALUina<4>_D22084_                                                                                      3     5     
CPU/ALUina<6>/CPU/ALUina<6>_D22086_                                                                                      3     5     
CPU/ALUina<7>/CPU/ALUina<7>_D22087_                                                                                      3     5     
CPU/ALUina<8>/CPU/ALUina<8>_D22088_                                                                                      3     5     
CPU/ALUina<9>/CPU/ALUina<9>_D22089_                                                                                      3     5     
CPU/ALUina<10>/CPU/ALUina<10>_D22060_                                                                                    3     5     
CPU/ALUina<12>/CPU/ALUina<12>_D22062_                                                                                    3     5     
CPU/ALUina<14>/CPU/ALUina<14>_D22064_                                                                                    3     5     
CPU/ALUina<16>/CPU/ALUina<16>_D22066_                                                                                    3     5     
CPU/ALUina<18>/CPU/ALUina<18>_D22068_                                                                                    3     5     
CPU/ALUina<20>/CPU/ALUina<20>_D22071_                                                                                    3     5     
CPU/ALUina<22>/CPU/ALUina<22>_D22073_                                                                                    3     5     
CPU/ALUina<24>/CPU/ALUina<24>_D22075_                                                                                    3     5     
CPU/ALUina<26>/CPU/ALUina<26>_D22077_                                                                                    3     5     
CPU/ALUina<28>/CPU/ALUina<28>_D22079_                                                                                    3     5     
CPU/ALUina<31>/CPU/ALUina<31>_D22101_                                                                                    3     5     
CPU/ALUinb<1>/CPU/ALUinb<1>_D2                                                                                           4     7     
CPU/ALUinb<3>/CPU/ALUinb<3>_D2                                                                                           4     7     
CPU/ALUinb<5>/CPU/ALUinb<5>_D2                                                                                           4     7     
CPU/ALUinb<11>/CPU/ALUinb<11>_D2                                                                                         4     7     
CPU/ALUinb<13>/CPU/ALUinb<13>_D2                                                                                         4     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/ALUinb<15>/CPU/ALUinb<15>_D2                                                                                         4     7     
CPU/ALUinb<17>/CPU/ALUinb<17>_D2                                                                                         4     7     
CPU/ALUinb<19>/CPU/ALUinb<19>_D2                                                                                         4     7     
CPU/ALUinb<21>/CPU/ALUinb<21>_D2                                                                                         4     7     
CPU/ALUinb<23>/CPU/ALUinb<23>_D2                                                                                         4     7     
CPU/ALUinb<25>/CPU/ALUinb<25>_D2                                                                                         4     7     
CPU/ALUinb<27>/CPU/ALUinb<27>_D2                                                                                         4     7     
CPU/ALUinb<29>/CPU/ALUinb<29>_D2                                                                                         4     7     
CPU/ALUinb<30>/CPU/ALUinb<30>_D2                                                                                         4     7     
CPU/ALUsrca<0>/CPU/ALUsrca<0>_D2                                                                                         13    14    
CPU/ALUsrcb<0>/CPU/ALUsrcb<0>_D2                                                                                         12    13    
CPU/Cmpina<1>/CPU/Cmpina<1>_D2                                                                                           21    28    
CPU/Cmpina<3>/CPU/Cmpina<3>_D2                                                                                           21    28    
CPU/Cmpina<4>/CPU/Cmpina<4>_D2                                                                                           21    28    
CPU/Cmpina<5>/CPU/Cmpina<5>_D2                                                                                           21    28    
CPU/Cmpina<6>/CPU/Cmpina<6>_D2                                                                                           21    28    
CPU/Cmpina<7>/CPU/Cmpina<7>_D2                                                                                           21    28    
CPU/Cmpina<8>/CPU/Cmpina<8>_D2                                                                                           21    28    
CPU/Cmpina<9>/CPU/Cmpina<9>_D2                                                                                           21    28    
CPU/Cmpina<11>/CPU/Cmpina<11>_D2                                                                                         21    28    
CPU/Cmpina<12>/CPU/Cmpina<12>_D2                                                                                         21    28    
CPU/Cmpina<13>/CPU/Cmpina<13>_D2                                                                                         21    28    
CPU/Cmpina<14>/CPU/Cmpina<14>_D2                                                                                         21    28    
CPU/Cmpina<15>/CPU/Cmpina<15>_D2                                                                                         21    28    
CPU/Cmpina<16>/CPU/Cmpina<16>_D2                                                                                         21    28    
CPU/Cmpina<17>/CPU/Cmpina<17>_D2                                                                                         21    28    
CPU/Cmpina<18>/CPU/Cmpina<18>_D2                                                                                         21    28    
CPU/Cmpina<19>/CPU/Cmpina<19>_D2                                                                                         21    28    
CPU/Cmpina<20>/CPU/Cmpina<20>_D2                                                                                         21    28    
CPU/Cmpina<21>/CPU/Cmpina<21>_D2                                                                                         21    28    
CPU/Cmpina<22>/CPU/Cmpina<22>_D2                                                                                         21    28    
CPU/Cmpina<23>/CPU/Cmpina<23>_D2                                                                                         21    28    
CPU/Cmpina<24>/CPU/Cmpina<24>_D2                                                                                         21    28    
CPU/Cmpina<25>/CPU/Cmpina<25>_D2                                                                                         21    28    
CPU/Cmpina<26>/CPU/Cmpina<26>_D2                                                                                         21    28    
CPU/Cmpina<27>/CPU/Cmpina<27>_D2                                                                                         21    28    
CPU/Cmpina<28>/CPU/Cmpina<28>_D2                                                                                         21    28    
CPU/Cmpina<29>/CPU/Cmpina<29>_D2                                                                                         21    28    
CPU/Cmpina<30>/CPU/Cmpina<30>_D2                                                                                         21    28    
CPU/Cmpina<31>/CPU/Cmpina<31>_D2                                                                                         21    28    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/Cmpinb<0>/CPU/Cmpinb<0>_D2                                                                                           17    24    
CPU/Cmpinb<1>/CPU/Cmpinb<1>_D2                                                                                           17    24    
CPU/Cmpinb<2>/CPU/Cmpinb<2>_D2                                                                                           17    24    
CPU/Cmpinb<3>/CPU/Cmpinb<3>_D2                                                                                           17    24    
CPU/Cmpinb<4>/CPU/Cmpinb<4>_D2                                                                                           17    24    
CPU/Cmpinb<5>/CPU/Cmpinb<5>_D2                                                                                           17    24    
CPU/Cmpinb<6>/CPU/Cmpinb<6>_D2                                                                                           17    24    
CPU/Cmpinb<7>/CPU/Cmpinb<7>_D2                                                                                           17    24    
CPU/Cmpinb<8>/CPU/Cmpinb<8>_D2                                                                                           17    24    
CPU/Cmpinb<9>/CPU/Cmpinb<9>_D2                                                                                           17    24    
CPU/Cmpinb<10>/CPU/Cmpinb<10>_D2                                                                                         17    24    
CPU/Cmpinb<11>/CPU/Cmpinb<11>_D2                                                                                         17    24    
CPU/Cmpinb<12>/CPU/Cmpinb<12>_D2                                                                                         17    24    
CPU/Cmpinb<13>/CPU/Cmpinb<13>_D2                                                                                         17    24    
CPU/Cmpinb<14>/CPU/Cmpinb<14>_D2                                                                                         17    24    
CPU/Cmpinb<15>/CPU/Cmpinb<15>_D2                                                                                         17    24    
CPU/Cmpinb<16>/CPU/Cmpinb<16>_D2                                                                                         17    24    
CPU/Cmpinb<17>/CPU/Cmpinb<17>_D2                                                                                         17    24    
CPU/Cmpinb<18>/CPU/Cmpinb<18>_D2                                                                                         17    24    
CPU/Cmpinb<19>/CPU/Cmpinb<19>_D2                                                                                         17    24    
CPU/Cmpinb<20>/CPU/Cmpinb<20>_D2                                                                                         17    24    
CPU/Cmpinb<21>/CPU/Cmpinb<21>_D2                                                                                         17    24    
CPU/Cmpinb<22>/CPU/Cmpinb<22>_D2                                                                                         17    24    
CPU/Cmpinb<23>/CPU/Cmpinb<23>_D2                                                                                         17    24    
CPU/Cmpinb<24>/CPU/Cmpinb<24>_D2                                                                                         17    24    
CPU/Cmpinb<25>/CPU/Cmpinb<25>_D2                                                                                         17    24    
CPU/Cmpinb<26>/CPU/Cmpinb<26>_D2                                                                                         17    24    
CPU/Cmpinb<27>/CPU/Cmpinb<27>_D2                                                                                         17    24    
CPU/Cmpinb<28>/CPU/Cmpinb<28>_D2                                                                                         17    24    
CPU/Cmpinb<29>/CPU/Cmpinb<29>_D2                                                                                         17    24    
CPU/Cmpinb<30>/CPU/Cmpinb<30>_D2                                                                                         17    24    
CPU/Cmpinb<31>/CPU/Cmpinb<31>_D2                                                                                         17    24    
CPU/DM/memory_0_0                                                                                                        2     7     
CPU/DM/memory_0_1                                                                                                        2     7     
CPU/DM/memory_0_10                                                                                                       2     7     
CPU/DM/memory_0_11                                                                                                       2     7     
CPU/DM/memory_0_12                                                                                                       2     7     
CPU/DM/memory_0_13                                                                                                       2     7     
CPU/DM/memory_0_14                                                                                                       2     7     
CPU/DM/memory_0_15                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_0_16                                                                                                       2     7     
CPU/DM/memory_0_17                                                                                                       2     7     
CPU/DM/memory_0_18                                                                                                       2     7     
CPU/DM/memory_0_19                                                                                                       2     7     
CPU/DM/memory_0_2                                                                                                        2     7     
CPU/DM/memory_0_20                                                                                                       2     7     
CPU/DM/memory_0_21                                                                                                       2     7     
CPU/DM/memory_0_22                                                                                                       2     7     
CPU/DM/memory_0_23                                                                                                       2     7     
CPU/DM/memory_0_24                                                                                                       2     7     
CPU/DM/memory_0_25                                                                                                       2     7     
CPU/DM/memory_0_26                                                                                                       2     7     
CPU/DM/memory_0_27                                                                                                       2     7     
CPU/DM/memory_0_28                                                                                                       2     7     
CPU/DM/memory_0_29                                                                                                       2     7     
CPU/DM/memory_0_3                                                                                                        2     7     
CPU/DM/memory_0_30                                                                                                       2     7     
CPU/DM/memory_0_31                                                                                                       2     7     
CPU/DM/memory_0_4                                                                                                        2     7     
CPU/DM/memory_0_5                                                                                                        2     7     
CPU/DM/memory_0_6                                                                                                        2     7     
CPU/DM/memory_0_7                                                                                                        2     7     
CPU/DM/memory_0_8                                                                                                        2     7     
CPU/DM/memory_0_9                                                                                                        2     7     
CPU/DM/memory_10_0                                                                                                       2     7     
CPU/DM/memory_10_1                                                                                                       2     7     
CPU/DM/memory_10_10                                                                                                      2     7     
CPU/DM/memory_10_11                                                                                                      2     7     
CPU/DM/memory_10_12                                                                                                      2     7     
CPU/DM/memory_10_13                                                                                                      2     7     
CPU/DM/memory_10_14                                                                                                      2     7     
CPU/DM/memory_10_15                                                                                                      2     7     
CPU/DM/memory_10_16                                                                                                      2     7     
CPU/DM/memory_10_17                                                                                                      2     7     
CPU/DM/memory_10_18                                                                                                      2     7     
CPU/DM/memory_10_19                                                                                                      2     7     
CPU/DM/memory_10_2                                                                                                       2     7     
CPU/DM/memory_10_20                                                                                                      2     7     
CPU/DM/memory_10_21                                                                                                      2     7     
CPU/DM/memory_10_22                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_10_23                                                                                                      2     7     
CPU/DM/memory_10_24                                                                                                      2     7     
CPU/DM/memory_10_25                                                                                                      2     7     
CPU/DM/memory_10_26                                                                                                      2     7     
CPU/DM/memory_10_27                                                                                                      2     7     
CPU/DM/memory_10_28                                                                                                      2     7     
CPU/DM/memory_10_29                                                                                                      2     7     
CPU/DM/memory_10_3                                                                                                       2     7     
CPU/DM/memory_10_30                                                                                                      2     7     
CPU/DM/memory_10_31                                                                                                      2     7     
CPU/DM/memory_10_4                                                                                                       2     7     
CPU/DM/memory_10_5                                                                                                       2     7     
CPU/DM/memory_10_6                                                                                                       2     7     
CPU/DM/memory_10_7                                                                                                       2     7     
CPU/DM/memory_10_8                                                                                                       2     7     
CPU/DM/memory_10_9                                                                                                       2     7     
CPU/DM/memory_11_0                                                                                                       2     7     
CPU/DM/memory_11_1                                                                                                       2     7     
CPU/DM/memory_11_10                                                                                                      2     7     
CPU/DM/memory_11_11                                                                                                      2     7     
CPU/DM/memory_11_12                                                                                                      2     7     
CPU/DM/memory_11_13                                                                                                      2     7     
CPU/DM/memory_11_14                                                                                                      2     7     
CPU/DM/memory_11_15                                                                                                      2     7     
CPU/DM/memory_11_16                                                                                                      2     7     
CPU/DM/memory_11_17                                                                                                      2     7     
CPU/DM/memory_11_18                                                                                                      2     7     
CPU/DM/memory_11_19                                                                                                      2     7     
CPU/DM/memory_11_2                                                                                                       2     7     
CPU/DM/memory_11_20                                                                                                      2     7     
CPU/DM/memory_11_21                                                                                                      2     7     
CPU/DM/memory_11_22                                                                                                      2     7     
CPU/DM/memory_11_23                                                                                                      2     7     
CPU/DM/memory_11_24                                                                                                      2     7     
CPU/DM/memory_11_25                                                                                                      2     7     
CPU/DM/memory_11_26                                                                                                      2     7     
CPU/DM/memory_11_27                                                                                                      2     7     
CPU/DM/memory_11_28                                                                                                      2     7     
CPU/DM/memory_11_29                                                                                                      2     7     
CPU/DM/memory_11_3                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_11_30                                                                                                      2     7     
CPU/DM/memory_11_31                                                                                                      2     7     
CPU/DM/memory_11_4                                                                                                       2     7     
CPU/DM/memory_11_5                                                                                                       2     7     
CPU/DM/memory_11_6                                                                                                       2     7     
CPU/DM/memory_11_7                                                                                                       2     7     
CPU/DM/memory_11_8                                                                                                       2     7     
CPU/DM/memory_11_9                                                                                                       2     7     
CPU/DM/memory_12_0                                                                                                       2     7     
CPU/DM/memory_12_1                                                                                                       2     7     
CPU/DM/memory_12_10                                                                                                      2     7     
CPU/DM/memory_12_11                                                                                                      2     7     
CPU/DM/memory_12_12                                                                                                      2     7     
CPU/DM/memory_12_13                                                                                                      2     7     
CPU/DM/memory_12_14                                                                                                      2     7     
CPU/DM/memory_12_15                                                                                                      2     7     
CPU/DM/memory_12_16                                                                                                      2     7     
CPU/DM/memory_12_17                                                                                                      2     7     
CPU/DM/memory_12_18                                                                                                      2     7     
CPU/DM/memory_12_19                                                                                                      2     7     
CPU/DM/memory_12_2                                                                                                       2     7     
CPU/DM/memory_12_20                                                                                                      2     7     
CPU/DM/memory_12_21                                                                                                      2     7     
CPU/DM/memory_12_22                                                                                                      2     7     
CPU/DM/memory_12_23                                                                                                      2     7     
CPU/DM/memory_12_24                                                                                                      2     7     
CPU/DM/memory_12_25                                                                                                      2     7     
CPU/DM/memory_12_26                                                                                                      2     7     
CPU/DM/memory_12_27                                                                                                      2     7     
CPU/DM/memory_12_28                                                                                                      2     7     
CPU/DM/memory_12_29                                                                                                      2     7     
CPU/DM/memory_12_3                                                                                                       2     7     
CPU/DM/memory_12_30                                                                                                      2     7     
CPU/DM/memory_12_31                                                                                                      2     7     
CPU/DM/memory_12_4                                                                                                       2     7     
CPU/DM/memory_12_5                                                                                                       2     7     
CPU/DM/memory_12_6                                                                                                       2     7     
CPU/DM/memory_12_7                                                                                                       2     7     
CPU/DM/memory_12_8                                                                                                       2     7     
CPU/DM/memory_12_9                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_13_0                                                                                                       2     7     
CPU/DM/memory_13_1                                                                                                       2     7     
CPU/DM/memory_13_10                                                                                                      2     7     
CPU/DM/memory_13_11                                                                                                      2     7     
CPU/DM/memory_13_12                                                                                                      2     7     
CPU/DM/memory_13_13                                                                                                      2     7     
CPU/DM/memory_13_14                                                                                                      2     7     
CPU/DM/memory_13_15                                                                                                      2     7     
CPU/DM/memory_13_16                                                                                                      2     7     
CPU/DM/memory_13_17                                                                                                      2     7     
CPU/DM/memory_13_18                                                                                                      2     7     
CPU/DM/memory_13_19                                                                                                      2     7     
CPU/DM/memory_13_2                                                                                                       2     7     
CPU/DM/memory_13_20                                                                                                      2     7     
CPU/DM/memory_13_21                                                                                                      2     7     
CPU/DM/memory_13_22                                                                                                      2     7     
CPU/DM/memory_13_23                                                                                                      2     7     
CPU/DM/memory_13_24                                                                                                      2     7     
CPU/DM/memory_13_25                                                                                                      2     7     
CPU/DM/memory_13_26                                                                                                      2     7     
CPU/DM/memory_13_27                                                                                                      2     7     
CPU/DM/memory_13_28                                                                                                      2     7     
CPU/DM/memory_13_29                                                                                                      2     7     
CPU/DM/memory_13_3                                                                                                       2     7     
CPU/DM/memory_13_30                                                                                                      2     7     
CPU/DM/memory_13_31                                                                                                      2     7     
CPU/DM/memory_13_4                                                                                                       2     7     
CPU/DM/memory_13_5                                                                                                       2     7     
CPU/DM/memory_13_6                                                                                                       2     7     
CPU/DM/memory_13_7                                                                                                       2     7     
CPU/DM/memory_13_8                                                                                                       2     7     
CPU/DM/memory_13_9                                                                                                       2     7     
CPU/DM/memory_14_0                                                                                                       2     7     
CPU/DM/memory_14_1                                                                                                       2     7     
CPU/DM/memory_14_10                                                                                                      2     7     
CPU/DM/memory_14_11                                                                                                      2     7     
CPU/DM/memory_14_12                                                                                                      2     7     
CPU/DM/memory_14_13                                                                                                      2     7     
CPU/DM/memory_14_14                                                                                                      2     7     
CPU/DM/memory_14_15                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_14_16                                                                                                      2     7     
CPU/DM/memory_14_17                                                                                                      2     7     
CPU/DM/memory_14_18                                                                                                      2     7     
CPU/DM/memory_14_19                                                                                                      2     7     
CPU/DM/memory_14_2                                                                                                       2     7     
CPU/DM/memory_14_20                                                                                                      2     7     
CPU/DM/memory_14_21                                                                                                      2     7     
CPU/DM/memory_14_22                                                                                                      2     7     
CPU/DM/memory_14_23                                                                                                      2     7     
CPU/DM/memory_14_24                                                                                                      2     7     
CPU/DM/memory_14_25                                                                                                      2     7     
CPU/DM/memory_14_26                                                                                                      2     7     
CPU/DM/memory_14_27                                                                                                      2     7     
CPU/DM/memory_14_28                                                                                                      2     7     
CPU/DM/memory_14_29                                                                                                      2     7     
CPU/DM/memory_14_3                                                                                                       2     7     
CPU/DM/memory_14_30                                                                                                      2     7     
CPU/DM/memory_14_31                                                                                                      2     7     
CPU/DM/memory_14_4                                                                                                       2     7     
CPU/DM/memory_14_5                                                                                                       2     7     
CPU/DM/memory_14_6                                                                                                       2     7     
CPU/DM/memory_14_7                                                                                                       2     7     
CPU/DM/memory_14_8                                                                                                       2     7     
CPU/DM/memory_14_9                                                                                                       2     7     
CPU/DM/memory_15_0                                                                                                       2     7     
CPU/DM/memory_15_1                                                                                                       2     7     
CPU/DM/memory_15_10                                                                                                      2     7     
CPU/DM/memory_15_11                                                                                                      2     7     
CPU/DM/memory_15_12                                                                                                      2     7     
CPU/DM/memory_15_13                                                                                                      2     7     
CPU/DM/memory_15_14                                                                                                      2     7     
CPU/DM/memory_15_15                                                                                                      2     7     
CPU/DM/memory_15_16                                                                                                      2     7     
CPU/DM/memory_15_17                                                                                                      2     7     
CPU/DM/memory_15_18                                                                                                      2     7     
CPU/DM/memory_15_19                                                                                                      2     7     
CPU/DM/memory_15_2                                                                                                       2     7     
CPU/DM/memory_15_20                                                                                                      2     7     
CPU/DM/memory_15_21                                                                                                      2     7     
CPU/DM/memory_15_22                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_15_23                                                                                                      2     7     
CPU/DM/memory_15_24                                                                                                      2     7     
CPU/DM/memory_15_25                                                                                                      2     7     
CPU/DM/memory_15_26                                                                                                      2     7     
CPU/DM/memory_15_27                                                                                                      2     7     
CPU/DM/memory_15_28                                                                                                      2     7     
CPU/DM/memory_15_29                                                                                                      2     7     
CPU/DM/memory_15_3                                                                                                       2     7     
CPU/DM/memory_15_30                                                                                                      2     7     
CPU/DM/memory_15_31                                                                                                      2     7     
CPU/DM/memory_15_4                                                                                                       2     7     
CPU/DM/memory_15_5                                                                                                       2     7     
CPU/DM/memory_15_6                                                                                                       2     7     
CPU/DM/memory_15_7                                                                                                       2     7     
CPU/DM/memory_15_8                                                                                                       2     7     
CPU/DM/memory_15_9                                                                                                       2     7     
CPU/DM/memory_16_0                                                                                                       2     7     
CPU/DM/memory_16_1                                                                                                       2     7     
CPU/DM/memory_16_10                                                                                                      2     7     
CPU/DM/memory_16_11                                                                                                      2     7     
CPU/DM/memory_16_12                                                                                                      2     7     
CPU/DM/memory_16_13                                                                                                      2     7     
CPU/DM/memory_16_14                                                                                                      2     7     
CPU/DM/memory_16_15                                                                                                      2     7     
CPU/DM/memory_16_16                                                                                                      2     7     
CPU/DM/memory_16_17                                                                                                      2     7     
CPU/DM/memory_16_18                                                                                                      2     7     
CPU/DM/memory_16_19                                                                                                      2     7     
CPU/DM/memory_16_2                                                                                                       2     7     
CPU/DM/memory_16_20                                                                                                      2     7     
CPU/DM/memory_16_21                                                                                                      2     7     
CPU/DM/memory_16_22                                                                                                      2     7     
CPU/DM/memory_16_23                                                                                                      2     7     
CPU/DM/memory_16_24                                                                                                      2     7     
CPU/DM/memory_16_25                                                                                                      2     7     
CPU/DM/memory_16_26                                                                                                      2     7     
CPU/DM/memory_16_27                                                                                                      2     7     
CPU/DM/memory_16_28                                                                                                      2     7     
CPU/DM/memory_16_29                                                                                                      2     7     
CPU/DM/memory_16_3                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_16_30                                                                                                      2     7     
CPU/DM/memory_16_31                                                                                                      2     7     
CPU/DM/memory_16_4                                                                                                       2     7     
CPU/DM/memory_16_5                                                                                                       2     7     
CPU/DM/memory_16_6                                                                                                       2     7     
CPU/DM/memory_16_7                                                                                                       2     7     
CPU/DM/memory_16_8                                                                                                       2     7     
CPU/DM/memory_16_9                                                                                                       2     7     
CPU/DM/memory_17_0                                                                                                       2     7     
CPU/DM/memory_17_1                                                                                                       2     7     
CPU/DM/memory_17_10                                                                                                      2     7     
CPU/DM/memory_17_11                                                                                                      2     7     
CPU/DM/memory_17_12                                                                                                      2     7     
CPU/DM/memory_17_13                                                                                                      2     7     
CPU/DM/memory_17_14                                                                                                      2     7     
CPU/DM/memory_17_15                                                                                                      2     7     
CPU/DM/memory_17_16                                                                                                      2     7     
CPU/DM/memory_17_17                                                                                                      2     7     
CPU/DM/memory_17_18                                                                                                      2     7     
CPU/DM/memory_17_19                                                                                                      2     7     
CPU/DM/memory_17_2                                                                                                       2     7     
CPU/DM/memory_17_20                                                                                                      2     7     
CPU/DM/memory_17_21                                                                                                      2     7     
CPU/DM/memory_17_22                                                                                                      2     7     
CPU/DM/memory_17_23                                                                                                      2     7     
CPU/DM/memory_17_24                                                                                                      2     7     
CPU/DM/memory_17_25                                                                                                      2     7     
CPU/DM/memory_17_26                                                                                                      2     7     
CPU/DM/memory_17_27                                                                                                      2     7     
CPU/DM/memory_17_28                                                                                                      2     7     
CPU/DM/memory_17_29                                                                                                      2     7     
CPU/DM/memory_17_3                                                                                                       2     7     
CPU/DM/memory_17_30                                                                                                      2     7     
CPU/DM/memory_17_31                                                                                                      2     7     
CPU/DM/memory_17_4                                                                                                       2     7     
CPU/DM/memory_17_5                                                                                                       2     7     
CPU/DM/memory_17_6                                                                                                       2     7     
CPU/DM/memory_17_7                                                                                                       2     7     
CPU/DM/memory_17_8                                                                                                       2     7     
CPU/DM/memory_17_9                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_18_0                                                                                                       2     7     
CPU/DM/memory_18_1                                                                                                       2     7     
CPU/DM/memory_18_10                                                                                                      2     7     
CPU/DM/memory_18_11                                                                                                      2     7     
CPU/DM/memory_18_12                                                                                                      2     7     
CPU/DM/memory_18_13                                                                                                      2     7     
CPU/DM/memory_18_14                                                                                                      2     7     
CPU/DM/memory_18_15                                                                                                      2     7     
CPU/DM/memory_18_16                                                                                                      2     7     
CPU/DM/memory_18_17                                                                                                      2     7     
CPU/DM/memory_18_18                                                                                                      2     7     
CPU/DM/memory_18_19                                                                                                      2     7     
CPU/DM/memory_18_2                                                                                                       2     7     
CPU/DM/memory_18_20                                                                                                      2     7     
CPU/DM/memory_18_21                                                                                                      2     7     
CPU/DM/memory_18_22                                                                                                      2     7     
CPU/DM/memory_18_23                                                                                                      2     7     
CPU/DM/memory_18_24                                                                                                      2     7     
CPU/DM/memory_18_25                                                                                                      2     7     
CPU/DM/memory_18_26                                                                                                      2     7     
CPU/DM/memory_18_27                                                                                                      2     7     
CPU/DM/memory_18_28                                                                                                      2     7     
CPU/DM/memory_18_29                                                                                                      2     7     
CPU/DM/memory_18_3                                                                                                       2     7     
CPU/DM/memory_18_30                                                                                                      2     7     
CPU/DM/memory_18_31                                                                                                      2     7     
CPU/DM/memory_18_4                                                                                                       2     7     
CPU/DM/memory_18_5                                                                                                       2     7     
CPU/DM/memory_18_6                                                                                                       2     7     
CPU/DM/memory_18_7                                                                                                       2     7     
CPU/DM/memory_18_8                                                                                                       2     7     
CPU/DM/memory_18_9                                                                                                       2     7     
CPU/DM/memory_19_0                                                                                                       2     7     
CPU/DM/memory_19_1                                                                                                       2     7     
CPU/DM/memory_19_10                                                                                                      2     7     
CPU/DM/memory_19_11                                                                                                      2     7     
CPU/DM/memory_19_12                                                                                                      2     7     
CPU/DM/memory_19_13                                                                                                      2     7     
CPU/DM/memory_19_14                                                                                                      2     7     
CPU/DM/memory_19_15                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_19_16                                                                                                      2     7     
CPU/DM/memory_19_17                                                                                                      2     7     
CPU/DM/memory_19_18                                                                                                      2     7     
CPU/DM/memory_19_19                                                                                                      2     7     
CPU/DM/memory_19_2                                                                                                       2     7     
CPU/DM/memory_19_20                                                                                                      2     7     
CPU/DM/memory_19_21                                                                                                      2     7     
CPU/DM/memory_19_22                                                                                                      2     7     
CPU/DM/memory_19_23                                                                                                      2     7     
CPU/DM/memory_19_24                                                                                                      2     7     
CPU/DM/memory_19_25                                                                                                      2     7     
CPU/DM/memory_19_26                                                                                                      2     7     
CPU/DM/memory_19_27                                                                                                      2     7     
CPU/DM/memory_19_28                                                                                                      2     7     
CPU/DM/memory_19_29                                                                                                      2     7     
CPU/DM/memory_19_3                                                                                                       2     7     
CPU/DM/memory_19_30                                                                                                      2     7     
CPU/DM/memory_19_31                                                                                                      2     7     
CPU/DM/memory_19_4                                                                                                       2     7     
CPU/DM/memory_19_5                                                                                                       2     7     
CPU/DM/memory_19_6                                                                                                       2     7     
CPU/DM/memory_19_7                                                                                                       2     7     
CPU/DM/memory_19_8                                                                                                       2     7     
CPU/DM/memory_19_9                                                                                                       2     7     
CPU/DM/memory_20_0                                                                                                       2     7     
CPU/DM/memory_20_1                                                                                                       2     7     
CPU/DM/memory_20_10                                                                                                      2     7     
CPU/DM/memory_20_11                                                                                                      2     7     
CPU/DM/memory_20_12                                                                                                      2     7     
CPU/DM/memory_20_13                                                                                                      2     7     
CPU/DM/memory_20_14                                                                                                      2     7     
CPU/DM/memory_20_15                                                                                                      2     7     
CPU/DM/memory_20_16                                                                                                      2     7     
CPU/DM/memory_20_17                                                                                                      2     7     
CPU/DM/memory_20_18                                                                                                      2     7     
CPU/DM/memory_20_19                                                                                                      2     7     
CPU/DM/memory_20_2                                                                                                       2     7     
CPU/DM/memory_20_20                                                                                                      2     7     
CPU/DM/memory_20_21                                                                                                      2     7     
CPU/DM/memory_20_22                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_20_23                                                                                                      2     7     
CPU/DM/memory_20_24                                                                                                      2     7     
CPU/DM/memory_20_25                                                                                                      2     7     
CPU/DM/memory_20_26                                                                                                      2     7     
CPU/DM/memory_20_27                                                                                                      2     7     
CPU/DM/memory_20_28                                                                                                      2     7     
CPU/DM/memory_20_29                                                                                                      2     7     
CPU/DM/memory_20_3                                                                                                       2     7     
CPU/DM/memory_20_30                                                                                                      2     7     
CPU/DM/memory_20_31                                                                                                      2     7     
CPU/DM/memory_20_4                                                                                                       2     7     
CPU/DM/memory_20_5                                                                                                       2     7     
CPU/DM/memory_20_6                                                                                                       2     7     
CPU/DM/memory_20_7                                                                                                       2     7     
CPU/DM/memory_20_8                                                                                                       2     7     
CPU/DM/memory_20_9                                                                                                       2     7     
CPU/DM/memory_21_0                                                                                                       2     7     
CPU/DM/memory_21_1                                                                                                       2     7     
CPU/DM/memory_21_10                                                                                                      2     7     
CPU/DM/memory_21_11                                                                                                      2     7     
CPU/DM/memory_21_12                                                                                                      2     7     
CPU/DM/memory_21_13                                                                                                      2     7     
CPU/DM/memory_21_14                                                                                                      2     7     
CPU/DM/memory_21_15                                                                                                      2     7     
CPU/DM/memory_21_16                                                                                                      2     7     
CPU/DM/memory_21_17                                                                                                      2     7     
CPU/DM/memory_21_18                                                                                                      2     7     
CPU/DM/memory_21_19                                                                                                      2     7     
CPU/DM/memory_21_2                                                                                                       2     7     
CPU/DM/memory_21_20                                                                                                      2     7     
CPU/DM/memory_21_21                                                                                                      2     7     
CPU/DM/memory_21_22                                                                                                      2     7     
CPU/DM/memory_21_23                                                                                                      2     7     
CPU/DM/memory_21_24                                                                                                      2     7     
CPU/DM/memory_21_25                                                                                                      2     7     
CPU/DM/memory_21_26                                                                                                      2     7     
CPU/DM/memory_21_27                                                                                                      2     7     
CPU/DM/memory_21_28                                                                                                      2     7     
CPU/DM/memory_21_29                                                                                                      2     7     
CPU/DM/memory_21_3                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_21_30                                                                                                      2     7     
CPU/DM/memory_21_31                                                                                                      2     7     
CPU/DM/memory_21_4                                                                                                       2     7     
CPU/DM/memory_21_5                                                                                                       2     7     
CPU/DM/memory_21_6                                                                                                       2     7     
CPU/DM/memory_21_7                                                                                                       2     7     
CPU/DM/memory_21_8                                                                                                       2     7     
CPU/DM/memory_21_9                                                                                                       2     7     
CPU/DM/memory_22_0                                                                                                       2     7     
CPU/DM/memory_22_1                                                                                                       2     7     
CPU/DM/memory_22_10                                                                                                      2     7     
CPU/DM/memory_22_11                                                                                                      2     7     
CPU/DM/memory_22_12                                                                                                      2     7     
CPU/DM/memory_22_13                                                                                                      2     7     
CPU/DM/memory_22_14                                                                                                      2     7     
CPU/DM/memory_22_15                                                                                                      2     7     
CPU/DM/memory_22_16                                                                                                      2     7     
CPU/DM/memory_22_17                                                                                                      2     7     
CPU/DM/memory_22_18                                                                                                      2     7     
CPU/DM/memory_22_19                                                                                                      2     7     
CPU/DM/memory_22_2                                                                                                       2     7     
CPU/DM/memory_22_20                                                                                                      2     7     
CPU/DM/memory_22_21                                                                                                      2     7     
CPU/DM/memory_22_22                                                                                                      2     7     
CPU/DM/memory_22_23                                                                                                      2     7     
CPU/DM/memory_22_24                                                                                                      2     7     
CPU/DM/memory_22_25                                                                                                      2     7     
CPU/DM/memory_22_26                                                                                                      2     7     
CPU/DM/memory_22_27                                                                                                      2     7     
CPU/DM/memory_22_28                                                                                                      2     7     
CPU/DM/memory_22_29                                                                                                      2     7     
CPU/DM/memory_22_3                                                                                                       2     7     
CPU/DM/memory_22_30                                                                                                      2     7     
CPU/DM/memory_22_31                                                                                                      2     7     
CPU/DM/memory_22_4                                                                                                       2     7     
CPU/DM/memory_22_5                                                                                                       2     7     
CPU/DM/memory_22_6                                                                                                       2     7     
CPU/DM/memory_22_7                                                                                                       2     7     
CPU/DM/memory_22_8                                                                                                       2     7     
CPU/DM/memory_22_9                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_23_0                                                                                                       2     7     
CPU/DM/memory_23_1                                                                                                       2     7     
CPU/DM/memory_23_10                                                                                                      2     7     
CPU/DM/memory_23_11                                                                                                      2     7     
CPU/DM/memory_23_12                                                                                                      2     7     
CPU/DM/memory_23_13                                                                                                      2     7     
CPU/DM/memory_23_14                                                                                                      2     7     
CPU/DM/memory_23_15                                                                                                      2     7     
CPU/DM/memory_23_16                                                                                                      2     7     
CPU/DM/memory_23_17                                                                                                      2     7     
CPU/DM/memory_23_18                                                                                                      2     7     
CPU/DM/memory_23_19                                                                                                      2     7     
CPU/DM/memory_23_2                                                                                                       2     7     
CPU/DM/memory_23_20                                                                                                      2     7     
CPU/DM/memory_23_21                                                                                                      2     7     
CPU/DM/memory_23_22                                                                                                      2     7     
CPU/DM/memory_23_23                                                                                                      2     7     
CPU/DM/memory_23_24                                                                                                      2     7     
CPU/DM/memory_23_25                                                                                                      2     7     
CPU/DM/memory_23_26                                                                                                      2     7     
CPU/DM/memory_23_27                                                                                                      2     7     
CPU/DM/memory_23_28                                                                                                      2     7     
CPU/DM/memory_23_29                                                                                                      2     7     
CPU/DM/memory_23_3                                                                                                       2     7     
CPU/DM/memory_23_30                                                                                                      2     7     
CPU/DM/memory_23_31                                                                                                      2     7     
CPU/DM/memory_23_4                                                                                                       2     7     
CPU/DM/memory_23_5                                                                                                       2     7     
CPU/DM/memory_23_6                                                                                                       2     7     
CPU/DM/memory_23_7                                                                                                       2     7     
CPU/DM/memory_23_8                                                                                                       2     7     
CPU/DM/memory_23_9                                                                                                       2     7     
CPU/DM/memory_24_0                                                                                                       2     7     
CPU/DM/memory_24_1                                                                                                       2     7     
CPU/DM/memory_24_10                                                                                                      2     7     
CPU/DM/memory_24_11                                                                                                      2     7     
CPU/DM/memory_24_12                                                                                                      2     7     
CPU/DM/memory_24_13                                                                                                      2     7     
CPU/DM/memory_24_14                                                                                                      2     7     
CPU/DM/memory_24_15                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_24_16                                                                                                      2     7     
CPU/DM/memory_24_17                                                                                                      2     7     
CPU/DM/memory_24_18                                                                                                      2     7     
CPU/DM/memory_24_19                                                                                                      2     7     
CPU/DM/memory_24_2                                                                                                       2     7     
CPU/DM/memory_24_20                                                                                                      2     7     
CPU/DM/memory_24_21                                                                                                      2     7     
CPU/DM/memory_24_22                                                                                                      2     7     
CPU/DM/memory_24_23                                                                                                      2     7     
CPU/DM/memory_24_24                                                                                                      2     7     
CPU/DM/memory_24_25                                                                                                      2     7     
CPU/DM/memory_24_26                                                                                                      2     7     
CPU/DM/memory_24_27                                                                                                      2     7     
CPU/DM/memory_24_28                                                                                                      2     7     
CPU/DM/memory_24_29                                                                                                      2     7     
CPU/DM/memory_24_3                                                                                                       2     7     
CPU/DM/memory_24_30                                                                                                      2     7     
CPU/DM/memory_24_31                                                                                                      2     7     
CPU/DM/memory_24_4                                                                                                       2     7     
CPU/DM/memory_24_5                                                                                                       2     7     
CPU/DM/memory_24_6                                                                                                       2     7     
CPU/DM/memory_24_7                                                                                                       2     7     
CPU/DM/memory_24_8                                                                                                       2     7     
CPU/DM/memory_24_9                                                                                                       2     7     
CPU/DM/memory_25_0                                                                                                       2     7     
CPU/DM/memory_25_1                                                                                                       2     7     
CPU/DM/memory_25_10                                                                                                      2     7     
CPU/DM/memory_25_11                                                                                                      2     7     
CPU/DM/memory_25_12                                                                                                      2     7     
CPU/DM/memory_25_13                                                                                                      2     7     
CPU/DM/memory_25_14                                                                                                      2     7     
CPU/DM/memory_25_15                                                                                                      2     7     
CPU/DM/memory_25_16                                                                                                      2     7     
CPU/DM/memory_25_17                                                                                                      2     7     
CPU/DM/memory_25_18                                                                                                      2     7     
CPU/DM/memory_25_19                                                                                                      2     7     
CPU/DM/memory_25_2                                                                                                       2     7     
CPU/DM/memory_25_20                                                                                                      2     7     
CPU/DM/memory_25_21                                                                                                      2     7     
CPU/DM/memory_25_22                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_25_23                                                                                                      2     7     
CPU/DM/memory_25_24                                                                                                      2     7     
CPU/DM/memory_25_25                                                                                                      2     7     
CPU/DM/memory_25_26                                                                                                      2     7     
CPU/DM/memory_25_27                                                                                                      2     7     
CPU/DM/memory_25_28                                                                                                      2     7     
CPU/DM/memory_25_29                                                                                                      2     7     
CPU/DM/memory_25_3                                                                                                       2     7     
CPU/DM/memory_25_30                                                                                                      2     7     
CPU/DM/memory_25_31                                                                                                      2     7     
CPU/DM/memory_25_4                                                                                                       2     7     
CPU/DM/memory_25_5                                                                                                       2     7     
CPU/DM/memory_25_6                                                                                                       2     7     
CPU/DM/memory_25_7                                                                                                       2     7     
CPU/DM/memory_25_8                                                                                                       2     7     
CPU/DM/memory_25_9                                                                                                       2     7     
CPU/DM/memory_26_0                                                                                                       2     7     
CPU/DM/memory_26_1                                                                                                       2     7     
CPU/DM/memory_26_10                                                                                                      2     7     
CPU/DM/memory_26_11                                                                                                      2     7     
CPU/DM/memory_26_12                                                                                                      2     7     
CPU/DM/memory_26_13                                                                                                      2     7     
CPU/DM/memory_26_14                                                                                                      2     7     
CPU/DM/memory_26_15                                                                                                      2     7     
CPU/DM/memory_26_16                                                                                                      2     7     
CPU/DM/memory_26_17                                                                                                      2     7     
CPU/DM/memory_26_18                                                                                                      2     7     
CPU/DM/memory_26_19                                                                                                      2     7     
CPU/DM/memory_26_2                                                                                                       2     7     
CPU/DM/memory_26_20                                                                                                      2     7     
CPU/DM/memory_26_21                                                                                                      2     7     
CPU/DM/memory_26_22                                                                                                      2     7     
CPU/DM/memory_26_23                                                                                                      2     7     
CPU/DM/memory_26_24                                                                                                      2     7     
CPU/DM/memory_26_25                                                                                                      2     7     
CPU/DM/memory_26_26                                                                                                      2     7     
CPU/DM/memory_26_27                                                                                                      2     7     
CPU/DM/memory_26_28                                                                                                      2     7     
CPU/DM/memory_26_29                                                                                                      2     7     
CPU/DM/memory_26_3                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_26_30                                                                                                      2     7     
CPU/DM/memory_26_31                                                                                                      2     7     
CPU/DM/memory_26_4                                                                                                       2     7     
CPU/DM/memory_26_5                                                                                                       2     7     
CPU/DM/memory_26_6                                                                                                       2     7     
CPU/DM/memory_26_7                                                                                                       2     7     
CPU/DM/memory_26_8                                                                                                       2     7     
CPU/DM/memory_26_9                                                                                                       2     7     
CPU/DM/memory_27_0                                                                                                       2     7     
CPU/DM/memory_27_1                                                                                                       2     7     
CPU/DM/memory_27_10                                                                                                      2     7     
CPU/DM/memory_27_11                                                                                                      2     7     
CPU/DM/memory_27_12                                                                                                      2     7     
CPU/DM/memory_27_13                                                                                                      2     7     
CPU/DM/memory_27_14                                                                                                      2     7     
CPU/DM/memory_27_15                                                                                                      2     7     
CPU/DM/memory_27_16                                                                                                      2     7     
CPU/DM/memory_27_17                                                                                                      2     7     
CPU/DM/memory_27_18                                                                                                      2     7     
CPU/DM/memory_27_19                                                                                                      2     7     
CPU/DM/memory_27_2                                                                                                       2     7     
CPU/DM/memory_27_20                                                                                                      2     7     
CPU/DM/memory_27_21                                                                                                      2     7     
CPU/DM/memory_27_22                                                                                                      2     7     
CPU/DM/memory_27_23                                                                                                      2     7     
CPU/DM/memory_27_24                                                                                                      2     7     
CPU/DM/memory_27_25                                                                                                      2     7     
CPU/DM/memory_27_26                                                                                                      2     7     
CPU/DM/memory_27_27                                                                                                      2     7     
CPU/DM/memory_27_28                                                                                                      2     7     
CPU/DM/memory_27_29                                                                                                      2     7     
CPU/DM/memory_27_3                                                                                                       2     7     
CPU/DM/memory_27_30                                                                                                      2     7     
CPU/DM/memory_27_31                                                                                                      2     7     
CPU/DM/memory_27_4                                                                                                       2     7     
CPU/DM/memory_27_5                                                                                                       2     7     
CPU/DM/memory_27_6                                                                                                       2     7     
CPU/DM/memory_27_7                                                                                                       2     7     
CPU/DM/memory_27_8                                                                                                       2     7     
CPU/DM/memory_27_9                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_28_0                                                                                                       2     7     
CPU/DM/memory_28_1                                                                                                       2     7     
CPU/DM/memory_28_10                                                                                                      2     7     
CPU/DM/memory_28_11                                                                                                      2     7     
CPU/DM/memory_28_12                                                                                                      2     7     
CPU/DM/memory_28_13                                                                                                      2     7     
CPU/DM/memory_28_14                                                                                                      2     7     
CPU/DM/memory_28_15                                                                                                      2     7     
CPU/DM/memory_28_16                                                                                                      2     7     
CPU/DM/memory_28_17                                                                                                      2     7     
CPU/DM/memory_28_18                                                                                                      2     7     
CPU/DM/memory_28_19                                                                                                      2     7     
CPU/DM/memory_28_2                                                                                                       2     7     
CPU/DM/memory_28_20                                                                                                      2     7     
CPU/DM/memory_28_21                                                                                                      2     7     
CPU/DM/memory_28_22                                                                                                      2     7     
CPU/DM/memory_28_23                                                                                                      2     7     
CPU/DM/memory_28_24                                                                                                      2     7     
CPU/DM/memory_28_25                                                                                                      2     7     
CPU/DM/memory_28_26                                                                                                      2     7     
CPU/DM/memory_28_27                                                                                                      2     7     
CPU/DM/memory_28_28                                                                                                      2     7     
CPU/DM/memory_28_29                                                                                                      2     7     
CPU/DM/memory_28_3                                                                                                       2     7     
CPU/DM/memory_28_30                                                                                                      2     7     
CPU/DM/memory_28_31                                                                                                      2     7     
CPU/DM/memory_28_4                                                                                                       2     7     
CPU/DM/memory_28_5                                                                                                       2     7     
CPU/DM/memory_28_6                                                                                                       2     7     
CPU/DM/memory_28_7                                                                                                       2     7     
CPU/DM/memory_28_8                                                                                                       2     7     
CPU/DM/memory_28_9                                                                                                       2     7     
CPU/DM/memory_29_0                                                                                                       2     7     
CPU/DM/memory_29_1                                                                                                       2     7     
CPU/DM/memory_29_10                                                                                                      2     7     
CPU/DM/memory_29_11                                                                                                      2     7     
CPU/DM/memory_29_12                                                                                                      2     7     
CPU/DM/memory_29_13                                                                                                      2     7     
CPU/DM/memory_29_14                                                                                                      2     7     
CPU/DM/memory_29_15                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_29_16                                                                                                      2     7     
CPU/DM/memory_29_17                                                                                                      2     7     
CPU/DM/memory_29_18                                                                                                      2     7     
CPU/DM/memory_29_19                                                                                                      2     7     
CPU/DM/memory_29_2                                                                                                       2     7     
CPU/DM/memory_29_20                                                                                                      2     7     
CPU/DM/memory_29_21                                                                                                      2     7     
CPU/DM/memory_29_22                                                                                                      2     7     
CPU/DM/memory_29_23                                                                                                      2     7     
CPU/DM/memory_29_24                                                                                                      2     7     
CPU/DM/memory_29_25                                                                                                      2     7     
CPU/DM/memory_29_26                                                                                                      2     7     
CPU/DM/memory_29_27                                                                                                      2     7     
CPU/DM/memory_29_28                                                                                                      2     7     
CPU/DM/memory_29_29                                                                                                      2     7     
CPU/DM/memory_29_3                                                                                                       2     7     
CPU/DM/memory_29_30                                                                                                      2     7     
CPU/DM/memory_29_31                                                                                                      2     7     
CPU/DM/memory_29_4                                                                                                       2     7     
CPU/DM/memory_29_5                                                                                                       2     7     
CPU/DM/memory_29_6                                                                                                       2     7     
CPU/DM/memory_29_7                                                                                                       2     7     
CPU/DM/memory_29_8                                                                                                       2     7     
CPU/DM/memory_29_9                                                                                                       2     7     
CPU/DM/memory_30_0                                                                                                       2     7     
CPU/DM/memory_30_1                                                                                                       2     7     
CPU/DM/memory_30_10                                                                                                      2     7     
CPU/DM/memory_30_11                                                                                                      2     7     
CPU/DM/memory_30_12                                                                                                      2     7     
CPU/DM/memory_30_13                                                                                                      2     7     
CPU/DM/memory_30_14                                                                                                      2     7     
CPU/DM/memory_30_15                                                                                                      2     7     
CPU/DM/memory_30_16                                                                                                      2     7     
CPU/DM/memory_30_17                                                                                                      2     7     
CPU/DM/memory_30_18                                                                                                      2     7     
CPU/DM/memory_30_19                                                                                                      2     7     
CPU/DM/memory_30_2                                                                                                       2     7     
CPU/DM/memory_30_20                                                                                                      2     7     
CPU/DM/memory_30_21                                                                                                      2     7     
CPU/DM/memory_30_22                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_30_23                                                                                                      2     7     
CPU/DM/memory_30_24                                                                                                      2     7     
CPU/DM/memory_30_25                                                                                                      2     7     
CPU/DM/memory_30_26                                                                                                      2     7     
CPU/DM/memory_30_27                                                                                                      2     7     
CPU/DM/memory_30_28                                                                                                      2     7     
CPU/DM/memory_30_29                                                                                                      2     7     
CPU/DM/memory_30_3                                                                                                       2     7     
CPU/DM/memory_30_30                                                                                                      2     7     
CPU/DM/memory_30_31                                                                                                      2     7     
CPU/DM/memory_30_4                                                                                                       2     7     
CPU/DM/memory_30_5                                                                                                       2     7     
CPU/DM/memory_30_6                                                                                                       2     7     
CPU/DM/memory_30_7                                                                                                       2     7     
CPU/DM/memory_30_8                                                                                                       2     7     
CPU/DM/memory_30_9                                                                                                       2     7     
CPU/DM/memory_31_0                                                                                                       2     7     
CPU/DM/memory_31_1                                                                                                       2     7     
CPU/DM/memory_31_10                                                                                                      2     7     
CPU/DM/memory_31_11                                                                                                      2     7     
CPU/DM/memory_31_12                                                                                                      2     7     
CPU/DM/memory_31_13                                                                                                      2     7     
CPU/DM/memory_31_14                                                                                                      2     7     
CPU/DM/memory_31_15                                                                                                      2     7     
CPU/DM/memory_31_16                                                                                                      2     7     
CPU/DM/memory_31_17                                                                                                      2     7     
CPU/DM/memory_31_18                                                                                                      2     7     
CPU/DM/memory_31_19                                                                                                      2     7     
CPU/DM/memory_31_2                                                                                                       2     7     
CPU/DM/memory_31_20                                                                                                      2     7     
CPU/DM/memory_31_21                                                                                                      2     7     
CPU/DM/memory_31_22                                                                                                      2     7     
CPU/DM/memory_31_23                                                                                                      2     7     
CPU/DM/memory_31_24                                                                                                      2     7     
CPU/DM/memory_31_25                                                                                                      2     7     
CPU/DM/memory_31_26                                                                                                      2     7     
CPU/DM/memory_31_27                                                                                                      2     7     
CPU/DM/memory_31_28                                                                                                      2     7     
CPU/DM/memory_31_29                                                                                                      2     7     
CPU/DM/memory_31_3                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_31_30                                                                                                      2     7     
CPU/DM/memory_31_31                                                                                                      2     7     
CPU/DM/memory_31_4                                                                                                       2     7     
CPU/DM/memory_31_5                                                                                                       2     7     
CPU/DM/memory_31_6                                                                                                       2     7     
CPU/DM/memory_31_7                                                                                                       2     7     
CPU/DM/memory_31_8                                                                                                       2     7     
CPU/DM/memory_31_9                                                                                                       2     7     
CPU/DM/memory_3_0                                                                                                        2     7     
CPU/DM/memory_3_1                                                                                                        2     7     
CPU/DM/memory_3_10                                                                                                       2     7     
CPU/DM/memory_3_11                                                                                                       2     7     
CPU/DM/memory_3_12                                                                                                       2     7     
CPU/DM/memory_3_13                                                                                                       2     7     
CPU/DM/memory_3_14                                                                                                       2     7     
CPU/DM/memory_3_15                                                                                                       2     7     
CPU/DM/memory_3_16                                                                                                       2     7     
CPU/DM/memory_3_17                                                                                                       2     7     
CPU/DM/memory_3_18                                                                                                       2     7     
CPU/DM/memory_3_19                                                                                                       2     7     
CPU/DM/memory_3_2                                                                                                        2     7     
CPU/DM/memory_3_20                                                                                                       2     7     
CPU/DM/memory_3_21                                                                                                       2     7     
CPU/DM/memory_3_22                                                                                                       2     7     
CPU/DM/memory_3_23                                                                                                       2     7     
CPU/DM/memory_3_24                                                                                                       2     7     
CPU/DM/memory_3_25                                                                                                       2     7     
CPU/DM/memory_3_26                                                                                                       2     7     
CPU/DM/memory_3_27                                                                                                       2     7     
CPU/DM/memory_3_28                                                                                                       2     7     
CPU/DM/memory_3_29                                                                                                       2     7     
CPU/DM/memory_3_3                                                                                                        2     7     
CPU/DM/memory_3_30                                                                                                       2     7     
CPU/DM/memory_3_31                                                                                                       2     7     
CPU/DM/memory_3_4                                                                                                        2     7     
CPU/DM/memory_3_5                                                                                                        2     7     
CPU/DM/memory_3_6                                                                                                        2     7     
CPU/DM/memory_3_7                                                                                                        2     7     
CPU/DM/memory_3_8                                                                                                        2     7     
CPU/DM/memory_3_9                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_4_0                                                                                                        2     7     
CPU/DM/memory_4_1                                                                                                        2     7     
CPU/DM/memory_4_10                                                                                                       2     7     
CPU/DM/memory_4_11                                                                                                       2     7     
CPU/DM/memory_4_12                                                                                                       2     7     
CPU/DM/memory_4_13                                                                                                       2     7     
CPU/DM/memory_4_14                                                                                                       2     7     
CPU/DM/memory_4_15                                                                                                       2     7     
CPU/DM/memory_4_16                                                                                                       2     7     
CPU/DM/memory_4_17                                                                                                       2     7     
CPU/DM/memory_4_18                                                                                                       2     7     
CPU/DM/memory_4_19                                                                                                       2     7     
CPU/DM/memory_4_2                                                                                                        2     7     
CPU/DM/memory_4_20                                                                                                       2     7     
CPU/DM/memory_4_21                                                                                                       2     7     
CPU/DM/memory_4_22                                                                                                       2     7     
CPU/DM/memory_4_23                                                                                                       2     7     
CPU/DM/memory_4_24                                                                                                       2     7     
CPU/DM/memory_4_25                                                                                                       2     7     
CPU/DM/memory_4_26                                                                                                       2     7     
CPU/DM/memory_4_27                                                                                                       2     7     
CPU/DM/memory_4_28                                                                                                       2     7     
CPU/DM/memory_4_29                                                                                                       2     7     
CPU/DM/memory_4_3                                                                                                        2     7     
CPU/DM/memory_4_30                                                                                                       2     7     
CPU/DM/memory_4_31                                                                                                       2     7     
CPU/DM/memory_4_4                                                                                                        2     7     
CPU/DM/memory_4_5                                                                                                        2     7     
CPU/DM/memory_4_6                                                                                                        2     7     
CPU/DM/memory_4_7                                                                                                        2     7     
CPU/DM/memory_4_8                                                                                                        2     7     
CPU/DM/memory_4_9                                                                                                        2     7     
CPU/DM/memory_5_0                                                                                                        2     7     
CPU/DM/memory_5_1                                                                                                        2     7     
CPU/DM/memory_5_10                                                                                                       2     7     
CPU/DM/memory_5_11                                                                                                       2     7     
CPU/DM/memory_5_12                                                                                                       2     7     
CPU/DM/memory_5_13                                                                                                       2     7     
CPU/DM/memory_5_14                                                                                                       2     7     
CPU/DM/memory_5_15                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_5_16                                                                                                       2     7     
CPU/DM/memory_5_17                                                                                                       2     7     
CPU/DM/memory_5_18                                                                                                       2     7     
CPU/DM/memory_5_19                                                                                                       2     7     
CPU/DM/memory_5_2                                                                                                        2     7     
CPU/DM/memory_5_20                                                                                                       2     7     
CPU/DM/memory_5_21                                                                                                       2     7     
CPU/DM/memory_5_22                                                                                                       2     7     
CPU/DM/memory_5_23                                                                                                       2     7     
CPU/DM/memory_5_24                                                                                                       2     7     
CPU/DM/memory_5_25                                                                                                       2     7     
CPU/DM/memory_5_26                                                                                                       2     7     
CPU/DM/memory_5_27                                                                                                       2     7     
CPU/DM/memory_5_28                                                                                                       2     7     
CPU/DM/memory_5_29                                                                                                       2     7     
CPU/DM/memory_5_3                                                                                                        2     7     
CPU/DM/memory_5_30                                                                                                       2     7     
CPU/DM/memory_5_31                                                                                                       2     7     
CPU/DM/memory_5_4                                                                                                        2     7     
CPU/DM/memory_5_5                                                                                                        2     7     
CPU/DM/memory_5_6                                                                                                        2     7     
CPU/DM/memory_5_7                                                                                                        2     7     
CPU/DM/memory_5_8                                                                                                        2     7     
CPU/DM/memory_5_9                                                                                                        2     7     
CPU/DM/memory_6_0                                                                                                        2     7     
CPU/DM/memory_6_1                                                                                                        2     7     
CPU/DM/memory_6_10                                                                                                       2     7     
CPU/DM/memory_6_11                                                                                                       2     7     
CPU/DM/memory_6_12                                                                                                       2     7     
CPU/DM/memory_6_13                                                                                                       2     7     
CPU/DM/memory_6_14                                                                                                       2     7     
CPU/DM/memory_6_15                                                                                                       2     7     
CPU/DM/memory_6_16                                                                                                       2     7     
CPU/DM/memory_6_17                                                                                                       2     7     
CPU/DM/memory_6_18                                                                                                       2     7     
CPU/DM/memory_6_19                                                                                                       2     7     
CPU/DM/memory_6_2                                                                                                        2     7     
CPU/DM/memory_6_20                                                                                                       2     7     
CPU/DM/memory_6_21                                                                                                       2     7     
CPU/DM/memory_6_22                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_6_23                                                                                                       2     7     
CPU/DM/memory_6_24                                                                                                       2     7     
CPU/DM/memory_6_25                                                                                                       2     7     
CPU/DM/memory_6_26                                                                                                       2     7     
CPU/DM/memory_6_27                                                                                                       2     7     
CPU/DM/memory_6_28                                                                                                       2     7     
CPU/DM/memory_6_29                                                                                                       2     7     
CPU/DM/memory_6_3                                                                                                        2     7     
CPU/DM/memory_6_30                                                                                                       2     7     
CPU/DM/memory_6_31                                                                                                       2     7     
CPU/DM/memory_6_4                                                                                                        2     7     
CPU/DM/memory_6_5                                                                                                        2     7     
CPU/DM/memory_6_6                                                                                                        2     7     
CPU/DM/memory_6_7                                                                                                        2     7     
CPU/DM/memory_6_8                                                                                                        2     7     
CPU/DM/memory_6_9                                                                                                        2     7     
CPU/DM/memory_7_0                                                                                                        2     7     
CPU/DM/memory_7_1                                                                                                        2     7     
CPU/DM/memory_7_10                                                                                                       2     7     
CPU/DM/memory_7_11                                                                                                       2     7     
CPU/DM/memory_7_12                                                                                                       2     7     
CPU/DM/memory_7_13                                                                                                       2     7     
CPU/DM/memory_7_14                                                                                                       2     7     
CPU/DM/memory_7_15                                                                                                       2     7     
CPU/DM/memory_7_16                                                                                                       2     7     
CPU/DM/memory_7_17                                                                                                       2     7     
CPU/DM/memory_7_18                                                                                                       2     7     
CPU/DM/memory_7_19                                                                                                       2     7     
CPU/DM/memory_7_2                                                                                                        2     7     
CPU/DM/memory_7_20                                                                                                       2     7     
CPU/DM/memory_7_21                                                                                                       2     7     
CPU/DM/memory_7_22                                                                                                       2     7     
CPU/DM/memory_7_23                                                                                                       2     7     
CPU/DM/memory_7_24                                                                                                       2     7     
CPU/DM/memory_7_25                                                                                                       2     7     
CPU/DM/memory_7_26                                                                                                       2     7     
CPU/DM/memory_7_27                                                                                                       2     7     
CPU/DM/memory_7_28                                                                                                       2     7     
CPU/DM/memory_7_29                                                                                                       2     7     
CPU/DM/memory_7_3                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_7_30                                                                                                       2     7     
CPU/DM/memory_7_31                                                                                                       2     7     
CPU/DM/memory_7_4                                                                                                        2     7     
CPU/DM/memory_7_5                                                                                                        2     7     
CPU/DM/memory_7_6                                                                                                        2     7     
CPU/DM/memory_7_7                                                                                                        2     7     
CPU/DM/memory_7_8                                                                                                        2     7     
CPU/DM/memory_7_9                                                                                                        2     7     
CPU/DM/memory_8_0                                                                                                        2     7     
CPU/DM/memory_8_1                                                                                                        2     7     
CPU/DM/memory_8_10                                                                                                       2     7     
CPU/DM/memory_8_11                                                                                                       2     7     
CPU/DM/memory_8_12                                                                                                       2     7     
CPU/DM/memory_8_13                                                                                                       2     7     
CPU/DM/memory_8_14                                                                                                       2     7     
CPU/DM/memory_8_15                                                                                                       2     7     
CPU/DM/memory_8_16                                                                                                       2     7     
CPU/DM/memory_8_17                                                                                                       2     7     
CPU/DM/memory_8_18                                                                                                       2     7     
CPU/DM/memory_8_19                                                                                                       2     7     
CPU/DM/memory_8_2                                                                                                        2     7     
CPU/DM/memory_8_20                                                                                                       2     7     
CPU/DM/memory_8_21                                                                                                       2     7     
CPU/DM/memory_8_22                                                                                                       2     7     
CPU/DM/memory_8_23                                                                                                       2     7     
CPU/DM/memory_8_24                                                                                                       2     7     
CPU/DM/memory_8_25                                                                                                       2     7     
CPU/DM/memory_8_26                                                                                                       2     7     
CPU/DM/memory_8_27                                                                                                       2     7     
CPU/DM/memory_8_28                                                                                                       2     7     
CPU/DM/memory_8_29                                                                                                       2     7     
CPU/DM/memory_8_3                                                                                                        2     7     
CPU/DM/memory_8_30                                                                                                       2     7     
CPU/DM/memory_8_31                                                                                                       2     7     
CPU/DM/memory_8_4                                                                                                        2     7     
CPU/DM/memory_8_5                                                                                                        2     7     
CPU/DM/memory_8_6                                                                                                        2     7     
CPU/DM/memory_8_7                                                                                                        2     7     
CPU/DM/memory_8_8                                                                                                        2     7     
CPU/DM/memory_8_9                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/DM/memory_9_0                                                                                                        2     7     
CPU/DM/memory_9_1                                                                                                        2     7     
CPU/DM/memory_9_10                                                                                                       2     7     
CPU/DM/memory_9_11                                                                                                       2     7     
CPU/DM/memory_9_12                                                                                                       2     7     
CPU/DM/memory_9_13                                                                                                       2     7     
CPU/DM/memory_9_14                                                                                                       2     7     
CPU/DM/memory_9_15                                                                                                       2     7     
CPU/DM/memory_9_16                                                                                                       2     7     
CPU/DM/memory_9_17                                                                                                       2     7     
CPU/DM/memory_9_18                                                                                                       2     7     
CPU/DM/memory_9_19                                                                                                       2     7     
CPU/DM/memory_9_2                                                                                                        2     7     
CPU/DM/memory_9_20                                                                                                       2     7     
CPU/DM/memory_9_21                                                                                                       2     7     
CPU/DM/memory_9_22                                                                                                       2     7     
CPU/DM/memory_9_23                                                                                                       2     7     
CPU/DM/memory_9_24                                                                                                       2     7     
CPU/DM/memory_9_25                                                                                                       2     7     
CPU/DM/memory_9_26                                                                                                       2     7     
CPU/DM/memory_9_27                                                                                                       2     7     
CPU/DM/memory_9_28                                                                                                       2     7     
CPU/DM/memory_9_29                                                                                                       2     7     
CPU/DM/memory_9_3                                                                                                        2     7     
CPU/DM/memory_9_30                                                                                                       2     7     
CPU/DM/memory_9_31                                                                                                       2     7     
CPU/DM/memory_9_4                                                                                                        2     7     
CPU/DM/memory_9_5                                                                                                        2     7     
CPU/DM/memory_9_6                                                                                                        2     7     
CPU/DM/memory_9_7                                                                                                        2     7     
CPU/DM/memory_9_8                                                                                                        2     7     
CPU/DM/memory_9_9                                                                                                        2     7     
CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2                           10    10    
CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2                           9     9     
CPU/EX_MEM_ALUres<0>                                                                                                     15    19    
CPU/EX_MEM_ALUres<1>                                                                                                     8     11    
CPU/EX_MEM_ALUres<2>                                                                                                     12    13    
CPU/EX_MEM_ALUres<3>                                                                                                     19    21    
CPU/EX_MEM_ALUres<4>                                                                                                     23    23    
CPU/EX_MEM_ALUres<5>                                                                                                     19    21    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/EX_MEM_ALUres<6>                                                                                                     23    23    
CPU/EX_MEM_ALUres<7>                                                                                                     8     11    
CPU/EX_MEM_ALUres<8>                                                                                                     24    18    
CPU/EX_MEM_ALUres<9>                                                                                                     8     11    
CPU/EX_MEM_ALUres<10>                                                                                                    24    18    
CPU/EX_MEM_ALUres<11>                                                                                                    8     11    
CPU/EX_MEM_ALUres<12>                                                                                                    12    13    
CPU/EX_MEM_ALUres<13>                                                                                                    19    21    
CPU/EX_MEM_ALUres<14>                                                                                                    23    23    
CPU/EX_MEM_ALUres<15>                                                                                                    18    20    
CPU/EX_MEM_ALUres<16>                                                                                                    22    22    
CPU/EX_MEM_ALUres<17>                                                                                                    19    21    
CPU/EX_MEM_ALUres<18>                                                                                                    23    23    
CPU/EX_MEM_ALUres<19>                                                                                                    19    21    
CPU/EX_MEM_ALUres<20>                                                                                                    23    23    
CPU/EX_MEM_ALUres<21>                                                                                                    19    21    
CPU/EX_MEM_ALUres<22>                                                                                                    23    23    
CPU/EX_MEM_ALUres<23>                                                                                                    19    21    
CPU/EX_MEM_ALUres<24>                                                                                                    23    23    
CPU/EX_MEM_ALUres<25>                                                                                                    19    21    
CPU/EX_MEM_ALUres<26>                                                                                                    23    23    
CPU/EX_MEM_ALUres<27>                                                                                                    19    21    
CPU/EX_MEM_ALUres<28>                                                                                                    23    23    
CPU/EX_MEM_ALUres<29>                                                                                                    8     11    
CPU/EX_MEM_ALUres<30>                                                                                                    12    13    
CPU/EX_MEM_ALUres<31>                                                                                                    16    15    
CPU/EX_MEM_MEMctr<0>                                                                                                     1     1     
CPU/EX_MEM_MEMctr<1>                                                                                                     1     1     
CPU/EX_MEM_WBctr<0>                                                                                                      1     1     
CPU/EX_MEM_WBctr<1>                                                                                                      1     1     
CPU/EX_MEM_r2<0>                                                                                                         3     5     
CPU/EX_MEM_r2<1>                                                                                                         3     5     
CPU/EX_MEM_r2<2>                                                                                                         3     5     
CPU/EX_MEM_r2<3>                                                                                                         3     5     
CPU/EX_MEM_r2<4>                                                                                                         3     5     
CPU/EX_MEM_r2<5>                                                                                                         3     5     
CPU/EX_MEM_r2<6>                                                                                                         3     5     
CPU/EX_MEM_r2<7>                                                                                                         3     5     
CPU/EX_MEM_r2<8>                                                                                                         3     5     
CPU/EX_MEM_r2<9>                                                                                                         3     5     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/EX_MEM_r2<10>                                                                                                        3     5     
CPU/EX_MEM_r2<11>                                                                                                        3     5     
CPU/EX_MEM_r2<12>                                                                                                        3     5     
CPU/EX_MEM_r2<13>                                                                                                        3     5     
CPU/EX_MEM_r2<14>                                                                                                        3     5     
CPU/EX_MEM_r2<15>                                                                                                        3     5     
CPU/EX_MEM_r2<16>                                                                                                        3     5     
CPU/EX_MEM_r2<17>                                                                                                        3     5     
CPU/EX_MEM_r2<18>                                                                                                        3     5     
CPU/EX_MEM_r2<19>                                                                                                        3     5     
CPU/EX_MEM_r2<20>                                                                                                        3     5     
CPU/EX_MEM_r2<21>                                                                                                        3     5     
CPU/EX_MEM_r2<22>                                                                                                        3     5     
CPU/EX_MEM_r2<23>                                                                                                        3     5     
CPU/EX_MEM_r2<24>                                                                                                        3     5     
CPU/EX_MEM_r2<25>                                                                                                        3     5     
CPU/EX_MEM_r2<26>                                                                                                        3     5     
CPU/EX_MEM_r2<27>                                                                                                        3     5     
CPU/EX_MEM_r2<28>                                                                                                        3     5     
CPU/EX_MEM_r2<29>                                                                                                        3     5     
CPU/EX_MEM_r2<30>                                                                                                        3     5     
CPU/EX_MEM_r2<31>                                                                                                        3     5     
CPU/EX_MEM_regres<0>                                                                                                     2     3     
CPU/EX_MEM_regres<1>                                                                                                     2     3     
CPU/EX_MEM_regres<2>                                                                                                     1     2     
CPU/EX_MEM_regres<3>                                                                                                     1     2     
CPU/EX_MEM_regres<4>                                                                                                     2     3     
CPU/HD/stall1/CPU/HD/stall1_D2                                                                                           24    15    
CPU/I<0>                                                                                                                 7     8     
CPU/I<1>                                                                                                                 7     8     
CPU/I<2>                                                                                                                 9     8     
CPU/I<3>                                                                                                                 9     8     
CPU/I<4>                                                                                                                 6     8     
CPU/I<5>                                                                                                                 5     8     
CPU/I<6>                                                                                                                 2     8     
CPU/I<11>                                                                                                                2     8     
CPU/I<12>                                                                                                                3     8     
CPU/I<13>                                                                                                                2     8     
CPU/I<15>                                                                                                                4     8     
CPU/I<16>                                                                                                                9     8     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/I<17>                                                                                                                4     8     
CPU/I<19>                                                                                                                8     8     
CPU/I<20>                                                                                                                5     8     
CPU/I<21>                                                                                                                4     8     
CPU/I<22>                                                                                                                2     8     
CPU/I<23>                                                                                                                2     8     
CPU/I<24>                                                                                                                2     6     
CPU/I<25>                                                                                                                5     8     
CPU/I<26>                                                                                                                4     8     
CPU/I<27>                                                                                                                9     8     
CPU/I<28>                                                                                                                4     8     
CPU/I<29>                                                                                                                8     8     
CPU/I<31>                                                                                                                4     8     
CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2                                                                         1     5     
CPU/IDF/r2ctrl<1>10/CPU/IDF/r2ctrl<1>10_D2                                                                               13    12    
CPU/ID_EX_EXctr<0>                                                                                                       3     6     
CPU/ID_EX_EXctr<1>                                                                                                       2     6     
CPU/ID_EX_EXctr<2>                                                                                                       1     6     
CPU/ID_EX_EXctr<3>                                                                                                       3     6     
CPU/ID_EX_MEMctr<0>                                                                                                      1     6     
CPU/ID_EX_MEMctr<1>                                                                                                      1     6     
CPU/ID_EX_WBctr<0>                                                                                                       4     6     
CPU/ID_EX_WBctr<1>                                                                                                       2     6     
CPU/ID_EX_extended<0>                                                                                                    1     1     
CPU/ID_EX_extended<1>                                                                                                    1     1     
CPU/ID_EX_extended<2>                                                                                                    1     1     
CPU/ID_EX_extended<3>                                                                                                    1     1     
CPU/ID_EX_extended<4>                                                                                                    1     1     
CPU/ID_EX_extended<5>                                                                                                    1     1     
CPU/ID_EX_extended<6>                                                                                                    1     1     
CPU/ID_EX_extended<11>                                                                                                   1     1     
CPU/ID_EX_extended<12>                                                                                                   1     1     
CPU/ID_EX_extended<13>                                                                                                   1     1     
CPU/ID_EX_extended<15>                                                                                                   1     1     
CPU/ID_EX_extended<16>                                                                                                   1     1     
CPU/ID_EX_extended<17>                                                                                                   1     1     
CPU/ID_EX_extended<18>                                                                                                   1     1     
CPU/ID_EX_extended<19>                                                                                                   1     1     
CPU/ID_EX_extended<20>                                                                                                   1     1     
CPU/ID_EX_extended<21>                                                                                                   1     1     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/ID_EX_extended<22>                                                                                                   1     1     
CPU/ID_EX_extended<23>                                                                                                   1     1     
CPU/ID_EX_extended<24>                                                                                                   1     1     
CPU/ID_EX_extended<25>                                                                                                   1     1     
CPU/ID_EX_extended<26>                                                                                                   1     1     
CPU/ID_EX_extended<27>                                                                                                   1     1     
CPU/ID_EX_extended<28>                                                                                                   1     1     
CPU/ID_EX_extended<29>                                                                                                   1     1     
CPU/ID_EX_extended<30>                                                                                                   1     1     
CPU/ID_EX_extended<31>                                                                                                   1     1     
CPU/ID_EX_r1<0>                                                                                                          1     1     
CPU/ID_EX_r1<1>                                                                                                          19    24    
CPU/ID_EX_r1<2>                                                                                                          1     1     
CPU/ID_EX_r1<3>                                                                                                          19    24    
CPU/ID_EX_r1<4>                                                                                                          19    24    
CPU/ID_EX_r1<5>                                                                                                          19    24    
CPU/ID_EX_r1<6>                                                                                                          19    24    
CPU/ID_EX_r1<7>                                                                                                          19    24    
CPU/ID_EX_r1<8>                                                                                                          19    24    
CPU/ID_EX_r1<9>                                                                                                          19    24    
CPU/ID_EX_r1<10>                                                                                                         1     1     
CPU/ID_EX_r1<11>                                                                                                         19    24    
CPU/ID_EX_r1<12>                                                                                                         19    24    
CPU/ID_EX_r1<13>                                                                                                         19    24    
CPU/ID_EX_r1<14>                                                                                                         19    24    
CPU/ID_EX_r1<15>                                                                                                         19    24    
CPU/ID_EX_r1<16>                                                                                                         19    24    
CPU/ID_EX_r1<17>                                                                                                         19    24    
CPU/ID_EX_r1<18>                                                                                                         19    24    
CPU/ID_EX_r1<19>                                                                                                         19    24    
CPU/ID_EX_r1<20>                                                                                                         19    24    
CPU/ID_EX_r1<21>                                                                                                         19    24    
CPU/ID_EX_r1<22>                                                                                                         19    24    
CPU/ID_EX_r1<23>                                                                                                         19    24    
CPU/ID_EX_r1<24>                                                                                                         19    24    
CPU/ID_EX_r1<25>                                                                                                         19    24    
CPU/ID_EX_r1<26>                                                                                                         19    24    
CPU/ID_EX_r1<27>                                                                                                         19    24    
CPU/ID_EX_r1<28>                                                                                                         19    24    
CPU/ID_EX_r1<29>                                                                                                         19    24    

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/ID_EX_r1<30>                                                                                                         19    24    
CPU/ID_EX_r1<31>                                                                                                         19    24    
CPU/ID_EX_r2<0>                                                                                                          15    19    
CPU/ID_EX_r2<1>                                                                                                          15    19    
CPU/ID_EX_r2<2>                                                                                                          15    19    
CPU/ID_EX_r2<3>                                                                                                          15    19    
CPU/ID_EX_r2<4>                                                                                                          15    19    
CPU/ID_EX_r2<5>                                                                                                          15    19    
CPU/ID_EX_r2<6>                                                                                                          15    19    
CPU/ID_EX_r2<7>                                                                                                          15    19    
CPU/ID_EX_r2<8>                                                                                                          15    19    
CPU/ID_EX_r2<9>                                                                                                          15    19    
CPU/ID_EX_r2<10>                                                                                                         15    19    
CPU/ID_EX_r2<11>                                                                                                         15    19    
CPU/ID_EX_r2<12>                                                                                                         15    19    
CPU/ID_EX_r2<13>                                                                                                         15    19    
CPU/ID_EX_r2<14>                                                                                                         15    19    
CPU/ID_EX_r2<15>                                                                                                         15    19    
CPU/ID_EX_r2<16>                                                                                                         15    19    
CPU/ID_EX_r2<17>                                                                                                         15    19    
CPU/ID_EX_r2<18>                                                                                                         15    19    
CPU/ID_EX_r2<19>                                                                                                         15    19    
CPU/ID_EX_r2<20>                                                                                                         15    19    
CPU/ID_EX_r2<21>                                                                                                         15    19    
CPU/ID_EX_r2<22>                                                                                                         15    19    
CPU/ID_EX_r2<23>                                                                                                         15    19    
CPU/ID_EX_r2<24>                                                                                                         15    19    
CPU/ID_EX_r2<25>                                                                                                         15    19    
CPU/ID_EX_r2<26>                                                                                                         15    19    
CPU/ID_EX_r2<27>                                                                                                         15    19    
CPU/ID_EX_r2<28>                                                                                                         15    19    
CPU/ID_EX_r2<29>                                                                                                         15    19    
CPU/ID_EX_r2<30>                                                                                                         15    19    
CPU/ID_EX_r2<31>                                                                                                         15    19    
CPU/ID_EX_rd<0>                                                                                                          1     1     
CPU/ID_EX_rd<1>                                                                                                          1     1     
CPU/ID_EX_rd<2>                                                                                                          1     1     
CPU/ID_EX_rd<4>                                                                                                          1     1     
CPU/ID_EX_rs<0>                                                                                                          1     1     
CPU/ID_EX_rs<1>                                                                                                          1     1     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/ID_EX_rs<2>                                                                                                          1     1     
CPU/ID_EX_rs<3>                                                                                                          1     1     
CPU/ID_EX_rs<4>                                                                                                          1     1     
CPU/ID_EX_rt<0>                                                                                                          1     1     
CPU/ID_EX_rt<1>                                                                                                          1     1     
CPU/ID_EX_rt<3>                                                                                                          1     1     
CPU/ID_EX_rt<4>                                                                                                          1     1     
CPU/IF_flush/CPU/IF_flush_D2                                                                                             3     7     
CPU/Jump/CPU/Jump_D2                                                                                                     1     5     
CPU/MEM_WB_ALUres<0>                                                                                                     1     1     
CPU/MEM_WB_ALUres<1>                                                                                                     1     1     
CPU/MEM_WB_ALUres<2>                                                                                                     1     1     
CPU/MEM_WB_ALUres<3>                                                                                                     1     1     
CPU/MEM_WB_ALUres<4>                                                                                                     1     1     
CPU/MEM_WB_ALUres<5>                                                                                                     1     1     
CPU/MEM_WB_ALUres<6>                                                                                                     1     1     
CPU/MEM_WB_ALUres<7>                                                                                                     1     1     
CPU/MEM_WB_ALUres<8>                                                                                                     1     1     
CPU/MEM_WB_ALUres<9>                                                                                                     1     1     
CPU/MEM_WB_ALUres<10>                                                                                                    1     1     
CPU/MEM_WB_ALUres<11>                                                                                                    1     1     
CPU/MEM_WB_ALUres<12>                                                                                                    1     1     
CPU/MEM_WB_ALUres<13>                                                                                                    1     1     
CPU/MEM_WB_ALUres<14>                                                                                                    1     1     
CPU/MEM_WB_ALUres<15>                                                                                                    1     1     
CPU/MEM_WB_ALUres<16>                                                                                                    1     1     
CPU/MEM_WB_ALUres<17>                                                                                                    1     1     
CPU/MEM_WB_ALUres<18>                                                                                                    1     1     
CPU/MEM_WB_ALUres<19>                                                                                                    1     1     
CPU/MEM_WB_ALUres<20>                                                                                                    1     1     
CPU/MEM_WB_ALUres<21>                                                                                                    1     1     
CPU/MEM_WB_ALUres<22>                                                                                                    1     1     
CPU/MEM_WB_ALUres<23>                                                                                                    1     1     
CPU/MEM_WB_ALUres<24>                                                                                                    1     1     
CPU/MEM_WB_ALUres<25>                                                                                                    1     1     
CPU/MEM_WB_ALUres<26>                                                                                                    1     1     
CPU/MEM_WB_ALUres<27>                                                                                                    1     1     
CPU/MEM_WB_ALUres<28>                                                                                                    1     1     
CPU/MEM_WB_ALUres<29>                                                                                                    1     1     
CPU/MEM_WB_ALUres<30>                                                                                                    1     1     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/MEM_WB_ALUres<31>                                                                                                    1     1     
CPU/MEM_WB_MEMres<0>                                                                                                     20    25    
CPU/MEM_WB_MEMres<1>                                                                                                     20    25    
CPU/MEM_WB_MEMres<2>                                                                                                     20    25    
CPU/MEM_WB_MEMres<3>                                                                                                     20    25    
CPU/MEM_WB_MEMres<4>                                                                                                     20    25    
CPU/MEM_WB_MEMres<5>                                                                                                     20    25    
CPU/MEM_WB_MEMres<6>                                                                                                     20    25    
CPU/MEM_WB_MEMres<7>                                                                                                     20    25    
CPU/MEM_WB_MEMres<8>                                                                                                     20    25    
CPU/MEM_WB_MEMres<9>                                                                                                     20    25    
CPU/MEM_WB_MEMres<10>                                                                                                    20    25    
CPU/MEM_WB_MEMres<11>                                                                                                    20    25    
CPU/MEM_WB_MEMres<12>                                                                                                    20    25    
CPU/MEM_WB_MEMres<13>                                                                                                    20    25    
CPU/MEM_WB_MEMres<14>                                                                                                    20    25    
CPU/MEM_WB_MEMres<15>                                                                                                    20    25    
CPU/MEM_WB_MEMres<16>                                                                                                    20    25    
CPU/MEM_WB_MEMres<17>                                                                                                    20    25    
CPU/MEM_WB_MEMres<18>                                                                                                    20    25    
CPU/MEM_WB_MEMres<19>                                                                                                    20    25    
CPU/MEM_WB_MEMres<20>                                                                                                    20    25    
CPU/MEM_WB_MEMres<21>                                                                                                    20    25    
CPU/MEM_WB_MEMres<22>                                                                                                    20    25    
CPU/MEM_WB_MEMres<23>                                                                                                    20    25    
CPU/MEM_WB_MEMres<24>                                                                                                    20    25    
CPU/MEM_WB_MEMres<25>                                                                                                    20    25    
CPU/MEM_WB_MEMres<26>                                                                                                    20    25    
CPU/MEM_WB_MEMres<27>                                                                                                    20    25    
CPU/MEM_WB_MEMres<28>                                                                                                    20    25    
CPU/MEM_WB_MEMres<29>                                                                                                    20    25    
CPU/MEM_WB_MEMres<30>                                                                                                    20    25    
CPU/MEM_WB_MEMres<31>                                                                                                    20    25    
CPU/MEM_WB_WBctr<0>                                                                                                      1     1     
CPU/MEM_WB_WBctr<1>                                                                                                      1     1     
CPU/MEM_WB_WBctr<2>                                                                                                      1     1     
CPU/MEM_WB_regres<0>                                                                                                     1     1     
CPU/MEM_WB_regres<1>                                                                                                     1     1     
CPU/MEM_WB_regres<2>                                                                                                     1     1     
CPU/MEM_WB_regres<3>                                                                                                     1     1     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/MEM_WB_regres<4>                                                                                                     1     1     
CPU/MEM_WB_res<9>/CPU/MEM_WB_res<9>_D2                                                                                   2     3     
CPU/MEM_WB_res<14>/CPU/MEM_WB_res<14>_D2                                                                                 2     3     
CPU/MEM_WB_res<26>/CPU/MEM_WB_res<26>_D2                                                                                 2     3     
CPU/PC4out<0>                                                                                                            2     4     
CPU/PC4out<1>                                                                                                            2     4     
CPU/PC4out<2>                                                                                                            2     4     
CPU/PC4out<3>                                                                                                            3     5     
CPU/PC4out<4>                                                                                                            4     6     
CPU/PC4out<5>                                                                                                            5     7     
CPU/PC4out<6>                                                                                                            6     8     
CPU/RF/memory_1_0                                                                                                        2     7     
CPU/RF/memory_1_1                                                                                                        2     7     
CPU/RF/memory_1_10                                                                                                       2     7     
CPU/RF/memory_1_11                                                                                                       2     7     
CPU/RF/memory_1_12                                                                                                       2     7     
CPU/RF/memory_1_13                                                                                                       2     7     
CPU/RF/memory_1_14                                                                                                       2     7     
CPU/RF/memory_1_15                                                                                                       2     7     
CPU/RF/memory_1_16                                                                                                       2     7     
CPU/RF/memory_1_17                                                                                                       2     7     
CPU/RF/memory_1_18                                                                                                       2     7     
CPU/RF/memory_1_19                                                                                                       2     7     
CPU/RF/memory_1_2                                                                                                        2     7     
CPU/RF/memory_1_20                                                                                                       2     7     
CPU/RF/memory_1_21                                                                                                       2     7     
CPU/RF/memory_1_22                                                                                                       2     7     
CPU/RF/memory_1_23                                                                                                       2     7     
CPU/RF/memory_1_24                                                                                                       2     7     
CPU/RF/memory_1_25                                                                                                       2     7     
CPU/RF/memory_1_26                                                                                                       2     7     
CPU/RF/memory_1_27                                                                                                       2     7     
CPU/RF/memory_1_28                                                                                                       2     7     
CPU/RF/memory_1_29                                                                                                       2     7     
CPU/RF/memory_1_3                                                                                                        2     7     
CPU/RF/memory_1_30                                                                                                       2     7     
CPU/RF/memory_1_31                                                                                                       2     7     
CPU/RF/memory_1_4                                                                                                        2     7     
CPU/RF/memory_1_5                                                                                                        2     7     
CPU/RF/memory_1_6                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_1_7                                                                                                        2     7     
CPU/RF/memory_1_8                                                                                                        2     7     
CPU/RF/memory_1_9                                                                                                        2     7     
CPU/RF/memory_24_0                                                                                                       2     7     
CPU/RF/memory_24_1                                                                                                       2     7     
CPU/RF/memory_24_10                                                                                                      2     7     
CPU/RF/memory_24_11                                                                                                      2     7     
CPU/RF/memory_24_12                                                                                                      2     7     
CPU/RF/memory_24_13                                                                                                      2     7     
CPU/RF/memory_24_14                                                                                                      2     7     
CPU/RF/memory_24_15                                                                                                      2     7     
CPU/RF/memory_24_16                                                                                                      2     7     
CPU/RF/memory_24_17                                                                                                      2     7     
CPU/RF/memory_24_18                                                                                                      2     7     
CPU/RF/memory_24_19                                                                                                      2     7     
CPU/RF/memory_24_2                                                                                                       2     7     
CPU/RF/memory_24_20                                                                                                      2     7     
CPU/RF/memory_24_21                                                                                                      2     7     
CPU/RF/memory_24_22                                                                                                      2     7     
CPU/RF/memory_24_23                                                                                                      2     7     
CPU/RF/memory_24_24                                                                                                      2     7     
CPU/RF/memory_24_25                                                                                                      2     7     
CPU/RF/memory_24_26                                                                                                      2     7     
CPU/RF/memory_24_27                                                                                                      2     7     
CPU/RF/memory_24_28                                                                                                      2     7     
CPU/RF/memory_24_29                                                                                                      2     7     
CPU/RF/memory_24_3                                                                                                       2     7     
CPU/RF/memory_24_30                                                                                                      2     7     
CPU/RF/memory_24_31                                                                                                      2     7     
CPU/RF/memory_24_4                                                                                                       2     7     
CPU/RF/memory_24_5                                                                                                       2     7     
CPU/RF/memory_24_6                                                                                                       2     7     
CPU/RF/memory_24_7                                                                                                       2     7     
CPU/RF/memory_24_8                                                                                                       2     7     
CPU/RF/memory_24_9                                                                                                       2     7     
CPU/RF/memory_25_0                                                                                                       2     7     
CPU/RF/memory_25_1                                                                                                       2     7     
CPU/RF/memory_25_10                                                                                                      2     7     
CPU/RF/memory_25_11                                                                                                      2     7     
CPU/RF/memory_25_12                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_25_13                                                                                                      2     7     
CPU/RF/memory_25_14                                                                                                      2     7     
CPU/RF/memory_25_15                                                                                                      2     7     
CPU/RF/memory_25_16                                                                                                      2     7     
CPU/RF/memory_25_17                                                                                                      2     7     
CPU/RF/memory_25_18                                                                                                      2     7     
CPU/RF/memory_25_19                                                                                                      2     7     
CPU/RF/memory_25_2                                                                                                       2     7     
CPU/RF/memory_25_20                                                                                                      2     7     
CPU/RF/memory_25_21                                                                                                      2     7     
CPU/RF/memory_25_22                                                                                                      2     7     
CPU/RF/memory_25_23                                                                                                      2     7     
CPU/RF/memory_25_24                                                                                                      2     7     
CPU/RF/memory_25_25                                                                                                      2     7     
CPU/RF/memory_25_26                                                                                                      2     7     
CPU/RF/memory_25_27                                                                                                      2     7     
CPU/RF/memory_25_28                                                                                                      2     7     
CPU/RF/memory_25_29                                                                                                      2     7     
CPU/RF/memory_25_3                                                                                                       2     7     
CPU/RF/memory_25_30                                                                                                      2     7     
CPU/RF/memory_25_31                                                                                                      2     7     
CPU/RF/memory_25_4                                                                                                       2     7     
CPU/RF/memory_25_5                                                                                                       2     7     
CPU/RF/memory_25_6                                                                                                       2     7     
CPU/RF/memory_25_7                                                                                                       2     7     
CPU/RF/memory_25_8                                                                                                       2     7     
CPU/RF/memory_25_9                                                                                                       2     7     
CPU/RF/memory_26_0                                                                                                       2     7     
CPU/RF/memory_26_1                                                                                                       2     7     
CPU/RF/memory_26_10                                                                                                      2     7     
CPU/RF/memory_26_11                                                                                                      2     7     
CPU/RF/memory_26_12                                                                                                      2     7     
CPU/RF/memory_26_13                                                                                                      2     7     
CPU/RF/memory_26_14                                                                                                      2     7     
CPU/RF/memory_26_15                                                                                                      2     7     
CPU/RF/memory_26_16                                                                                                      2     7     
CPU/RF/memory_26_17                                                                                                      2     7     
CPU/RF/memory_26_18                                                                                                      2     7     
CPU/RF/memory_26_19                                                                                                      2     7     
CPU/RF/memory_26_2                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_26_20                                                                                                      2     7     
CPU/RF/memory_26_21                                                                                                      2     7     
CPU/RF/memory_26_22                                                                                                      2     7     
CPU/RF/memory_26_23                                                                                                      2     7     
CPU/RF/memory_26_24                                                                                                      2     7     
CPU/RF/memory_26_25                                                                                                      2     7     
CPU/RF/memory_26_26                                                                                                      2     7     
CPU/RF/memory_26_27                                                                                                      2     7     
CPU/RF/memory_26_28                                                                                                      2     7     
CPU/RF/memory_26_29                                                                                                      2     7     
CPU/RF/memory_26_3                                                                                                       2     7     
CPU/RF/memory_26_30                                                                                                      2     7     
CPU/RF/memory_26_31                                                                                                      2     7     
CPU/RF/memory_26_4                                                                                                       2     7     
CPU/RF/memory_26_5                                                                                                       2     7     
CPU/RF/memory_26_6                                                                                                       2     7     
CPU/RF/memory_26_7                                                                                                       2     7     
CPU/RF/memory_26_8                                                                                                       2     7     
CPU/RF/memory_26_9                                                                                                       2     7     
CPU/RF/memory_27_0                                                                                                       2     7     
CPU/RF/memory_27_1                                                                                                       2     7     
CPU/RF/memory_27_10                                                                                                      2     7     
CPU/RF/memory_27_11                                                                                                      2     7     
CPU/RF/memory_27_12                                                                                                      2     7     
CPU/RF/memory_27_13                                                                                                      2     7     
CPU/RF/memory_27_14                                                                                                      2     7     
CPU/RF/memory_27_15                                                                                                      2     7     
CPU/RF/memory_27_16                                                                                                      2     7     
CPU/RF/memory_27_17                                                                                                      2     7     
CPU/RF/memory_27_18                                                                                                      2     7     
CPU/RF/memory_27_19                                                                                                      2     7     
CPU/RF/memory_27_2                                                                                                       2     7     
CPU/RF/memory_27_20                                                                                                      2     7     
CPU/RF/memory_27_21                                                                                                      2     7     
CPU/RF/memory_27_22                                                                                                      2     7     
CPU/RF/memory_27_23                                                                                                      2     7     
CPU/RF/memory_27_24                                                                                                      2     7     
CPU/RF/memory_27_25                                                                                                      2     7     
CPU/RF/memory_27_26                                                                                                      2     7     
CPU/RF/memory_27_27                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_27_28                                                                                                      2     7     
CPU/RF/memory_27_29                                                                                                      2     7     
CPU/RF/memory_27_3                                                                                                       2     7     
CPU/RF/memory_27_30                                                                                                      2     7     
CPU/RF/memory_27_31                                                                                                      2     7     
CPU/RF/memory_27_4                                                                                                       2     7     
CPU/RF/memory_27_5                                                                                                       2     7     
CPU/RF/memory_27_6                                                                                                       2     7     
CPU/RF/memory_27_7                                                                                                       2     7     
CPU/RF/memory_27_8                                                                                                       2     7     
CPU/RF/memory_27_9                                                                                                       2     7     
CPU/RF/memory_28_0                                                                                                       2     7     
CPU/RF/memory_28_1                                                                                                       2     7     
CPU/RF/memory_28_10                                                                                                      2     7     
CPU/RF/memory_28_11                                                                                                      2     7     
CPU/RF/memory_28_12                                                                                                      2     7     
CPU/RF/memory_28_13                                                                                                      2     7     
CPU/RF/memory_28_14                                                                                                      2     7     
CPU/RF/memory_28_15                                                                                                      2     7     
CPU/RF/memory_28_16                                                                                                      2     7     
CPU/RF/memory_28_17                                                                                                      2     7     
CPU/RF/memory_28_18                                                                                                      2     7     
CPU/RF/memory_28_19                                                                                                      2     7     
CPU/RF/memory_28_2                                                                                                       2     7     
CPU/RF/memory_28_20                                                                                                      2     7     
CPU/RF/memory_28_21                                                                                                      2     7     
CPU/RF/memory_28_22                                                                                                      2     7     
CPU/RF/memory_28_23                                                                                                      2     7     
CPU/RF/memory_28_24                                                                                                      2     7     
CPU/RF/memory_28_25                                                                                                      2     7     
CPU/RF/memory_28_26                                                                                                      2     7     
CPU/RF/memory_28_27                                                                                                      2     7     
CPU/RF/memory_28_28                                                                                                      2     7     
CPU/RF/memory_28_29                                                                                                      2     7     
CPU/RF/memory_28_3                                                                                                       2     7     
CPU/RF/memory_28_30                                                                                                      2     7     
CPU/RF/memory_28_31                                                                                                      2     7     
CPU/RF/memory_28_4                                                                                                       2     7     
CPU/RF/memory_28_5                                                                                                       2     7     
CPU/RF/memory_28_6                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_28_7                                                                                                       2     7     
CPU/RF/memory_28_8                                                                                                       2     7     
CPU/RF/memory_28_9                                                                                                       2     7     
CPU/RF/memory_29_0                                                                                                       2     7     
CPU/RF/memory_29_1                                                                                                       2     7     
CPU/RF/memory_29_10                                                                                                      2     7     
CPU/RF/memory_29_11                                                                                                      2     7     
CPU/RF/memory_29_12                                                                                                      2     7     
CPU/RF/memory_29_13                                                                                                      2     7     
CPU/RF/memory_29_14                                                                                                      2     7     
CPU/RF/memory_29_15                                                                                                      2     7     
CPU/RF/memory_29_16                                                                                                      2     7     
CPU/RF/memory_29_17                                                                                                      2     7     
CPU/RF/memory_29_18                                                                                                      2     7     
CPU/RF/memory_29_19                                                                                                      2     7     
CPU/RF/memory_29_2                                                                                                       2     7     
CPU/RF/memory_29_20                                                                                                      2     7     
CPU/RF/memory_29_21                                                                                                      2     7     
CPU/RF/memory_29_22                                                                                                      2     7     
CPU/RF/memory_29_23                                                                                                      2     7     
CPU/RF/memory_29_24                                                                                                      2     7     
CPU/RF/memory_29_25                                                                                                      2     7     
CPU/RF/memory_29_26                                                                                                      2     7     
CPU/RF/memory_29_27                                                                                                      2     7     
CPU/RF/memory_29_28                                                                                                      2     7     
CPU/RF/memory_29_29                                                                                                      2     7     
CPU/RF/memory_29_3                                                                                                       2     7     
CPU/RF/memory_29_30                                                                                                      2     7     
CPU/RF/memory_29_31                                                                                                      2     7     
CPU/RF/memory_29_4                                                                                                       2     7     
CPU/RF/memory_29_5                                                                                                       2     7     
CPU/RF/memory_29_6                                                                                                       2     7     
CPU/RF/memory_29_7                                                                                                       2     7     
CPU/RF/memory_29_8                                                                                                       2     7     
CPU/RF/memory_29_9                                                                                                       2     7     
CPU/RF/memory_2_0                                                                                                        2     7     
CPU/RF/memory_2_1                                                                                                        2     7     
CPU/RF/memory_2_10                                                                                                       2     7     
CPU/RF/memory_2_11                                                                                                       2     7     
CPU/RF/memory_2_12                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_2_13                                                                                                       2     7     
CPU/RF/memory_2_14                                                                                                       2     7     
CPU/RF/memory_2_15                                                                                                       2     7     
CPU/RF/memory_2_16                                                                                                       2     7     
CPU/RF/memory_2_17                                                                                                       2     7     
CPU/RF/memory_2_18                                                                                                       2     7     
CPU/RF/memory_2_19                                                                                                       2     7     
CPU/RF/memory_2_2                                                                                                        2     7     
CPU/RF/memory_2_20                                                                                                       2     7     
CPU/RF/memory_2_21                                                                                                       2     7     
CPU/RF/memory_2_22                                                                                                       2     7     
CPU/RF/memory_2_23                                                                                                       2     7     
CPU/RF/memory_2_24                                                                                                       2     7     
CPU/RF/memory_2_25                                                                                                       2     7     
CPU/RF/memory_2_26                                                                                                       2     7     
CPU/RF/memory_2_27                                                                                                       2     7     
CPU/RF/memory_2_28                                                                                                       2     7     
CPU/RF/memory_2_29                                                                                                       2     7     
CPU/RF/memory_2_3                                                                                                        2     7     
CPU/RF/memory_2_30                                                                                                       2     7     
CPU/RF/memory_2_31                                                                                                       2     7     
CPU/RF/memory_2_4                                                                                                        2     7     
CPU/RF/memory_2_5                                                                                                        2     7     
CPU/RF/memory_2_6                                                                                                        2     7     
CPU/RF/memory_2_7                                                                                                        2     7     
CPU/RF/memory_2_8                                                                                                        2     7     
CPU/RF/memory_2_9                                                                                                        2     7     
CPU/RF/memory_30_0                                                                                                       2     7     
CPU/RF/memory_30_1                                                                                                       2     7     
CPU/RF/memory_30_10                                                                                                      2     7     
CPU/RF/memory_30_11                                                                                                      2     7     
CPU/RF/memory_30_12                                                                                                      2     7     
CPU/RF/memory_30_13                                                                                                      2     7     
CPU/RF/memory_30_14                                                                                                      2     7     
CPU/RF/memory_30_15                                                                                                      2     7     
CPU/RF/memory_30_16                                                                                                      2     7     
CPU/RF/memory_30_17                                                                                                      2     7     
CPU/RF/memory_30_18                                                                                                      2     7     
CPU/RF/memory_30_19                                                                                                      2     7     
CPU/RF/memory_30_2                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_30_20                                                                                                      2     7     
CPU/RF/memory_30_21                                                                                                      2     7     
CPU/RF/memory_30_22                                                                                                      2     7     
CPU/RF/memory_30_23                                                                                                      2     7     
CPU/RF/memory_30_24                                                                                                      2     7     
CPU/RF/memory_30_25                                                                                                      2     7     
CPU/RF/memory_30_26                                                                                                      2     7     
CPU/RF/memory_30_27                                                                                                      2     7     
CPU/RF/memory_30_28                                                                                                      2     7     
CPU/RF/memory_30_29                                                                                                      2     7     
CPU/RF/memory_30_3                                                                                                       2     7     
CPU/RF/memory_30_30                                                                                                      2     7     
CPU/RF/memory_30_31                                                                                                      2     7     
CPU/RF/memory_30_4                                                                                                       2     7     
CPU/RF/memory_30_5                                                                                                       2     7     
CPU/RF/memory_30_6                                                                                                       2     7     
CPU/RF/memory_30_7                                                                                                       2     7     
CPU/RF/memory_30_8                                                                                                       2     7     
CPU/RF/memory_30_9                                                                                                       2     7     
CPU/RF/memory_31_0                                                                                                       2     7     
CPU/RF/memory_31_1                                                                                                       2     7     
CPU/RF/memory_31_10                                                                                                      2     7     
CPU/RF/memory_31_11                                                                                                      2     7     
CPU/RF/memory_31_12                                                                                                      2     7     
CPU/RF/memory_31_13                                                                                                      2     7     
CPU/RF/memory_31_14                                                                                                      2     7     
CPU/RF/memory_31_15                                                                                                      2     7     
CPU/RF/memory_31_16                                                                                                      2     7     
CPU/RF/memory_31_17                                                                                                      2     7     
CPU/RF/memory_31_18                                                                                                      2     7     
CPU/RF/memory_31_19                                                                                                      2     7     
CPU/RF/memory_31_2                                                                                                       2     7     
CPU/RF/memory_31_20                                                                                                      2     7     
CPU/RF/memory_31_21                                                                                                      2     7     
CPU/RF/memory_31_22                                                                                                      2     7     
CPU/RF/memory_31_23                                                                                                      2     7     
CPU/RF/memory_31_24                                                                                                      2     7     
CPU/RF/memory_31_25                                                                                                      2     7     
CPU/RF/memory_31_26                                                                                                      2     7     
CPU/RF/memory_31_27                                                                                                      2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_31_28                                                                                                      2     7     
CPU/RF/memory_31_29                                                                                                      2     7     
CPU/RF/memory_31_3                                                                                                       2     7     
CPU/RF/memory_31_30                                                                                                      2     7     
CPU/RF/memory_31_31                                                                                                      2     7     
CPU/RF/memory_31_4                                                                                                       2     7     
CPU/RF/memory_31_5                                                                                                       2     7     
CPU/RF/memory_31_6                                                                                                       2     7     
CPU/RF/memory_31_7                                                                                                       2     7     
CPU/RF/memory_31_8                                                                                                       2     7     
CPU/RF/memory_31_9                                                                                                       2     7     
CPU/RF/memory_3_0                                                                                                        2     7     
CPU/RF/memory_3_1                                                                                                        2     7     
CPU/RF/memory_3_10                                                                                                       2     7     
CPU/RF/memory_3_11                                                                                                       2     7     
CPU/RF/memory_3_12                                                                                                       2     7     
CPU/RF/memory_3_13                                                                                                       2     7     
CPU/RF/memory_3_14                                                                                                       2     7     
CPU/RF/memory_3_15                                                                                                       2     7     
CPU/RF/memory_3_16                                                                                                       2     7     
CPU/RF/memory_3_17                                                                                                       2     7     
CPU/RF/memory_3_18                                                                                                       2     7     
CPU/RF/memory_3_19                                                                                                       2     7     
CPU/RF/memory_3_2                                                                                                        2     7     
CPU/RF/memory_3_20                                                                                                       2     7     
CPU/RF/memory_3_21                                                                                                       2     7     
CPU/RF/memory_3_22                                                                                                       2     7     
CPU/RF/memory_3_23                                                                                                       2     7     
CPU/RF/memory_3_24                                                                                                       2     7     
CPU/RF/memory_3_25                                                                                                       2     7     
CPU/RF/memory_3_26                                                                                                       2     7     
CPU/RF/memory_3_27                                                                                                       2     7     
CPU/RF/memory_3_28                                                                                                       2     7     
CPU/RF/memory_3_29                                                                                                       2     7     
CPU/RF/memory_3_3                                                                                                        2     7     
CPU/RF/memory_3_30                                                                                                       2     7     
CPU/RF/memory_3_31                                                                                                       2     7     
CPU/RF/memory_3_4                                                                                                        2     7     
CPU/RF/memory_3_5                                                                                                        2     7     
CPU/RF/memory_3_6                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_3_7                                                                                                        2     7     
CPU/RF/memory_3_8                                                                                                        2     7     
CPU/RF/memory_3_9                                                                                                        2     7     
CPU/RF/memory_4_0                                                                                                        2     7     
CPU/RF/memory_4_1                                                                                                        2     7     
CPU/RF/memory_4_10                                                                                                       2     7     
CPU/RF/memory_4_11                                                                                                       2     7     
CPU/RF/memory_4_12                                                                                                       2     7     
CPU/RF/memory_4_13                                                                                                       2     7     
CPU/RF/memory_4_14                                                                                                       2     7     
CPU/RF/memory_4_15                                                                                                       2     7     
CPU/RF/memory_4_16                                                                                                       2     7     
CPU/RF/memory_4_17                                                                                                       2     7     
CPU/RF/memory_4_18                                                                                                       2     7     
CPU/RF/memory_4_19                                                                                                       2     7     
CPU/RF/memory_4_2                                                                                                        2     7     
CPU/RF/memory_4_20                                                                                                       2     7     
CPU/RF/memory_4_21                                                                                                       2     7     
CPU/RF/memory_4_22                                                                                                       2     7     
CPU/RF/memory_4_23                                                                                                       2     7     
CPU/RF/memory_4_24                                                                                                       2     7     
CPU/RF/memory_4_25                                                                                                       2     7     
CPU/RF/memory_4_26                                                                                                       2     7     
CPU/RF/memory_4_27                                                                                                       2     7     
CPU/RF/memory_4_28                                                                                                       2     7     
CPU/RF/memory_4_29                                                                                                       2     7     
CPU/RF/memory_4_3                                                                                                        2     7     
CPU/RF/memory_4_30                                                                                                       2     7     
CPU/RF/memory_4_31                                                                                                       2     7     
CPU/RF/memory_4_4                                                                                                        2     7     
CPU/RF/memory_4_5                                                                                                        2     7     
CPU/RF/memory_4_6                                                                                                        2     7     
CPU/RF/memory_4_7                                                                                                        2     7     
CPU/RF/memory_4_8                                                                                                        2     7     
CPU/RF/memory_4_9                                                                                                        2     7     
CPU/RF/memory_5_0                                                                                                        2     7     
CPU/RF/memory_5_1                                                                                                        2     7     
CPU/RF/memory_5_10                                                                                                       2     7     
CPU/RF/memory_5_11                                                                                                       2     7     
CPU/RF/memory_5_12                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_5_13                                                                                                       2     7     
CPU/RF/memory_5_14                                                                                                       2     7     
CPU/RF/memory_5_15                                                                                                       2     7     
CPU/RF/memory_5_16                                                                                                       2     7     
CPU/RF/memory_5_17                                                                                                       2     7     
CPU/RF/memory_5_18                                                                                                       2     7     
CPU/RF/memory_5_19                                                                                                       2     7     
CPU/RF/memory_5_2                                                                                                        2     7     
CPU/RF/memory_5_20                                                                                                       2     7     
CPU/RF/memory_5_21                                                                                                       2     7     
CPU/RF/memory_5_22                                                                                                       2     7     
CPU/RF/memory_5_23                                                                                                       2     7     
CPU/RF/memory_5_24                                                                                                       2     7     
CPU/RF/memory_5_25                                                                                                       2     7     
CPU/RF/memory_5_26                                                                                                       2     7     
CPU/RF/memory_5_27                                                                                                       2     7     
CPU/RF/memory_5_28                                                                                                       2     7     
CPU/RF/memory_5_29                                                                                                       2     7     
CPU/RF/memory_5_3                                                                                                        2     7     
CPU/RF/memory_5_30                                                                                                       2     7     
CPU/RF/memory_5_31                                                                                                       2     7     
CPU/RF/memory_5_4                                                                                                        2     7     
CPU/RF/memory_5_5                                                                                                        2     7     
CPU/RF/memory_5_6                                                                                                        2     7     
CPU/RF/memory_5_7                                                                                                        2     7     
CPU/RF/memory_5_8                                                                                                        2     7     
CPU/RF/memory_5_9                                                                                                        2     7     
CPU/RF/memory_6_0                                                                                                        2     7     
CPU/RF/memory_6_1                                                                                                        2     7     
CPU/RF/memory_6_10                                                                                                       2     7     
CPU/RF/memory_6_11                                                                                                       2     7     
CPU/RF/memory_6_12                                                                                                       2     7     
CPU/RF/memory_6_13                                                                                                       2     7     
CPU/RF/memory_6_14                                                                                                       2     7     
CPU/RF/memory_6_15                                                                                                       2     7     
CPU/RF/memory_6_16                                                                                                       2     7     
CPU/RF/memory_6_17                                                                                                       2     7     
CPU/RF/memory_6_18                                                                                                       2     7     
CPU/RF/memory_6_19                                                                                                       2     7     
CPU/RF/memory_6_2                                                                                                        2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_6_20                                                                                                       2     7     
CPU/RF/memory_6_21                                                                                                       2     7     
CPU/RF/memory_6_22                                                                                                       2     7     
CPU/RF/memory_6_23                                                                                                       2     7     
CPU/RF/memory_6_24                                                                                                       2     7     
CPU/RF/memory_6_25                                                                                                       2     7     
CPU/RF/memory_6_26                                                                                                       2     7     
CPU/RF/memory_6_27                                                                                                       2     7     
CPU/RF/memory_6_28                                                                                                       2     7     
CPU/RF/memory_6_29                                                                                                       2     7     
CPU/RF/memory_6_3                                                                                                        2     7     
CPU/RF/memory_6_30                                                                                                       2     7     
CPU/RF/memory_6_31                                                                                                       2     7     
CPU/RF/memory_6_4                                                                                                        2     7     
CPU/RF/memory_6_5                                                                                                        2     7     
CPU/RF/memory_6_6                                                                                                        2     7     
CPU/RF/memory_6_7                                                                                                        2     7     
CPU/RF/memory_6_8                                                                                                        2     7     
CPU/RF/memory_6_9                                                                                                        2     7     
CPU/RF/memory_7_0                                                                                                        2     7     
CPU/RF/memory_7_1                                                                                                        2     7     
CPU/RF/memory_7_10                                                                                                       2     7     
CPU/RF/memory_7_11                                                                                                       2     7     
CPU/RF/memory_7_12                                                                                                       2     7     
CPU/RF/memory_7_13                                                                                                       2     7     
CPU/RF/memory_7_14                                                                                                       2     7     
CPU/RF/memory_7_15                                                                                                       2     7     
CPU/RF/memory_7_16                                                                                                       2     7     
CPU/RF/memory_7_17                                                                                                       2     7     
CPU/RF/memory_7_18                                                                                                       2     7     
CPU/RF/memory_7_19                                                                                                       2     7     
CPU/RF/memory_7_2                                                                                                        2     7     
CPU/RF/memory_7_20                                                                                                       2     7     
CPU/RF/memory_7_21                                                                                                       2     7     
CPU/RF/memory_7_22                                                                                                       2     7     
CPU/RF/memory_7_23                                                                                                       2     7     
CPU/RF/memory_7_24                                                                                                       2     7     
CPU/RF/memory_7_25                                                                                                       2     7     
CPU/RF/memory_7_26                                                                                                       2     7     
CPU/RF/memory_7_27                                                                                                       2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/RF/memory_7_28                                                                                                       2     7     
CPU/RF/memory_7_29                                                                                                       2     7     
CPU/RF/memory_7_3                                                                                                        2     7     
CPU/RF/memory_7_30                                                                                                       2     7     
CPU/RF/memory_7_31                                                                                                       2     7     
CPU/RF/memory_7_4                                                                                                        2     7     
CPU/RF/memory_7_5                                                                                                        2     7     
CPU/RF/memory_7_6                                                                                                        2     7     
CPU/RF/memory_7_7                                                                                                        2     7     
CPU/RF/memory_7_8                                                                                                        2     7     
CPU/RF/memory_7_9                                                                                                        2     7     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<2>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<2>__xor0000_D    5     8     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<6>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<6>__xor0000_D    5     8     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<8>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<8>__xor0000_D    4     7     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<10>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<10>__xor0000_D  4     7     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<11>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<11>__xor0000_D  4     6     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<12>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<12>__xor0000_D  5     8     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<13>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<13>__xor0000_D  4     6     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<14>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<14>__xor0000_D  4     7     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<26>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<26>__xor0000_D  5     8     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<27>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<27>__xor0000_D  4     6     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<28>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<28>__xor0000_D  5     8     
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<31>__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result<31>__xor0000_D  5     8     
CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2                                 4     8     
CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2                                   11    18    
CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2                                   6     11    
CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2                                   7     12    
CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2                                   7     12    
CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2                                   6     11    
CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2                                   10    17    
CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2                                   11    18    
CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2                                   11    18    
CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2                                   11    18    
CPU/alu/Msub_Diff_Mxor_Result<1>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<1>__xor0000_D                                    4     6     
CPU/alu/Msub_Diff_Mxor_Result<3>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<3>__xor0000_D                                    4     6     
CPU/alu/Msub_Diff_Mxor_Result<4>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<4>__xor0000_D                                    5     8     
CPU/alu/Msub_Diff_Mxor_Result<5>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<5>__xor0000_D                                    4     6     
CPU/alu/Msub_Diff_Mxor_Result<7>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<7>__xor0000_D                                    4     7     
CPU/alu/Msub_Diff_Mxor_Result<9>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<9>__xor0000_D                                    4     7     
CPU/alu/Msub_Diff_Mxor_Result<15>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<15>__xor0000_D                                  4     6     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/alu/Msub_Diff_Mxor_Result<16>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<16>__xor0000_D                                  5     8     
CPU/alu/Msub_Diff_Mxor_Result<17>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<17>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<18>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<18>__xor0000_D                                  5     8     
CPU/alu/Msub_Diff_Mxor_Result<19>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<19>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<20>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<20>__xor0000_D                                  5     8     
CPU/alu/Msub_Diff_Mxor_Result<21>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<21>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<22>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<22>__xor0000_D                                  5     8     
CPU/alu/Msub_Diff_Mxor_Result<23>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<23>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<24>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<24>__xor0000_D                                  5     8     
CPU/alu/Msub_Diff_Mxor_Result<25>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<25>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<29>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<29>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff_Mxor_Result<30>__xor0000/CPU/alu/Msub_Diff_Mxor_Result<30>__xor0000_D                                  4     6     
CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2                                                                   13    10    
CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2                                                                   6     11    
CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2                                                                   11    18    
CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2                                                                   7     12    
CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2                                                                   7     12    
CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2                                                                   10    17    
CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2                                                                   11    18    
CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2                                                                   11    18    
CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2                                                                   11    18    
CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2                                                                   6     11    
CPU/mem1<0>                                                                                                              2     7     
CPU/mem1<1>                                                                                                              2     7     
CPU/mem1<2>                                                                                                              2     7     
CPU/mem1<3>                                                                                                              2     7     
CPU/mem1<4>                                                                                                              2     7     
CPU/mem1<5>                                                                                                              2     7     
CPU/mem1<6>                                                                                                              2     7     
CPU/mem1<7>                                                                                                              2     7     
CPU/mem1<8>                                                                                                              2     7     
CPU/mem1<9>                                                                                                              2     7     
CPU/mem1<10>                                                                                                             2     7     
CPU/mem1<11>                                                                                                             2     7     
CPU/mem1<12>                                                                                                             2     7     
CPU/mem1<13>                                                                                                             2     7     
CPU/mem1<14>                                                                                                             2     7     
CPU/mem1<15>                                                                                                             2     7     
CPU/mem1<16>                                                                                                             2     7     
CPU/mem1<17>                                                                                                             2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/mem1<18>                                                                                                             2     7     
CPU/mem1<19>                                                                                                             2     7     
CPU/mem1<20>                                                                                                             2     7     
CPU/mem1<21>                                                                                                             2     7     
CPU/mem1<22>                                                                                                             2     7     
CPU/mem1<23>                                                                                                             2     7     
CPU/mem1<24>                                                                                                             2     7     
CPU/mem1<25>                                                                                                             2     7     
CPU/mem1<26>                                                                                                             2     7     
CPU/mem1<27>                                                                                                             2     7     
CPU/mem1<28>                                                                                                             2     7     
CPU/mem1<29>                                                                                                             2     7     
CPU/mem1<30>                                                                                                             2     7     
CPU/mem1<31>                                                                                                             2     7     
CPU/mem2<0>                                                                                                              2     7     
CPU/mem2<1>                                                                                                              2     7     
CPU/mem2<2>                                                                                                              2     7     
CPU/mem2<3>                                                                                                              2     7     
CPU/mem2<4>                                                                                                              2     7     
CPU/mem2<5>                                                                                                              2     7     
CPU/mem2<6>                                                                                                              2     7     
CPU/mem2<7>                                                                                                              2     7     
CPU/mem2<8>                                                                                                              2     7     
CPU/mem2<9>                                                                                                              2     7     
CPU/mem2<10>                                                                                                             2     7     
CPU/mem2<11>                                                                                                             2     7     
CPU/mem2<12>                                                                                                             2     7     
CPU/mem2<13>                                                                                                             2     7     
CPU/mem2<14>                                                                                                             2     7     
CPU/mem2<15>                                                                                                             2     7     
CPU/mem2<16>                                                                                                             2     7     
CPU/mem2<17>                                                                                                             2     7     
CPU/mem2<18>                                                                                                             2     7     
CPU/mem2<19>                                                                                                             2     7     
CPU/mem2<20>                                                                                                             2     7     
CPU/mem2<21>                                                                                                             2     7     
CPU/mem2<22>                                                                                                             2     7     
CPU/mem2<23>                                                                                                             2     7     
CPU/mem2<24>                                                                                                             2     7     
CPU/mem2<25>                                                                                                             2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/mem2<26>                                                                                                             2     7     
CPU/mem2<27>                                                                                                             2     7     
CPU/mem2<28>                                                                                                             2     7     
CPU/mem2<29>                                                                                                             2     7     
CPU/mem2<30>                                                                                                             2     7     
CPU/mem2<31>                                                                                                             2     7     
CPU/r1ctrl<0>/CPU/r1ctrl<0>_D2                                                                                           14    12    
CPU/r2ctrl<0>/CPU/r2ctrl<0>_D2                                                                                           14    12    
CPU/s0<16>                                                                                                               2     7     
CPU/s0<17>                                                                                                               2     7     
CPU/s0<18>                                                                                                               2     7     
CPU/s0<19>                                                                                                               2     7     
CPU/s0<20>                                                                                                               2     7     
CPU/s0<21>                                                                                                               2     7     
CPU/s0<22>                                                                                                               2     7     
CPU/s0<23>                                                                                                               2     7     
CPU/s0<24>                                                                                                               2     7     
CPU/s0<25>                                                                                                               2     7     
CPU/s0<26>                                                                                                               2     7     
CPU/s0<27>                                                                                                               2     7     
CPU/s0<28>                                                                                                               2     7     
CPU/s0<29>                                                                                                               2     7     
CPU/s0<30>                                                                                                               2     7     
CPU/s0<31>                                                                                                               2     7     
CPU/s1<16>                                                                                                               2     7     
CPU/s1<17>                                                                                                               2     7     
CPU/s1<18>                                                                                                               2     7     
CPU/s1<19>                                                                                                               2     7     
CPU/s1<20>                                                                                                               2     7     
CPU/s1<21>                                                                                                               2     7     
CPU/s1<22>                                                                                                               2     7     
CPU/s1<23>                                                                                                               2     7     
CPU/s1<24>                                                                                                               2     7     
CPU/s1<25>                                                                                                               2     7     
CPU/s1<26>                                                                                                               2     7     
CPU/s1<27>                                                                                                               2     7     
CPU/s1<28>                                                                                                               2     7     
CPU/s1<29>                                                                                                               2     7     
CPU/s1<30>                                                                                                               2     7     
CPU/s1<31>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/s2<16>                                                                                                               2     7     
CPU/s2<17>                                                                                                               2     7     
CPU/s2<18>                                                                                                               2     7     
CPU/s2<19>                                                                                                               2     7     
CPU/s2<20>                                                                                                               2     7     
CPU/s2<21>                                                                                                               2     7     
CPU/s2<22>                                                                                                               2     7     
CPU/s2<23>                                                                                                               2     7     
CPU/s2<24>                                                                                                               2     7     
CPU/s2<25>                                                                                                               2     7     
CPU/s2<26>                                                                                                               2     7     
CPU/s2<27>                                                                                                               2     7     
CPU/s2<28>                                                                                                               2     7     
CPU/s2<29>                                                                                                               2     7     
CPU/s2<30>                                                                                                               2     7     
CPU/s2<31>                                                                                                               2     7     
CPU/s3<16>                                                                                                               2     7     
CPU/s3<17>                                                                                                               2     7     
CPU/s3<18>                                                                                                               2     7     
CPU/s3<19>                                                                                                               2     7     
CPU/s3<20>                                                                                                               2     7     
CPU/s3<21>                                                                                                               2     7     
CPU/s3<22>                                                                                                               2     7     
CPU/s3<23>                                                                                                               2     7     
CPU/s3<24>                                                                                                               2     7     
CPU/s3<25>                                                                                                               2     7     
CPU/s3<26>                                                                                                               2     7     
CPU/s3<27>                                                                                                               2     7     
CPU/s3<28>                                                                                                               2     7     
CPU/s3<29>                                                                                                               2     7     
CPU/s3<30>                                                                                                               2     7     
CPU/s3<31>                                                                                                               2     7     
CPU/s4<16>                                                                                                               2     7     
CPU/s4<17>                                                                                                               2     7     
CPU/s4<18>                                                                                                               2     7     
CPU/s4<19>                                                                                                               2     7     
CPU/s4<20>                                                                                                               2     7     
CPU/s4<21>                                                                                                               2     7     
CPU/s4<22>                                                                                                               2     7     
CPU/s4<23>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/s4<24>                                                                                                               2     7     
CPU/s4<25>                                                                                                               2     7     
CPU/s4<26>                                                                                                               2     7     
CPU/s4<27>                                                                                                               2     7     
CPU/s4<28>                                                                                                               2     7     
CPU/s4<29>                                                                                                               2     7     
CPU/s4<30>                                                                                                               2     7     
CPU/s4<31>                                                                                                               2     7     
CPU/s5<16>                                                                                                               2     7     
CPU/s5<17>                                                                                                               2     7     
CPU/s5<18>                                                                                                               2     7     
CPU/s5<19>                                                                                                               2     7     
CPU/s5<20>                                                                                                               2     7     
CPU/s5<21>                                                                                                               2     7     
CPU/s5<22>                                                                                                               2     7     
CPU/s5<23>                                                                                                               2     7     
CPU/s5<24>                                                                                                               2     7     
CPU/s5<25>                                                                                                               2     7     
CPU/s5<26>                                                                                                               2     7     
CPU/s5<27>                                                                                                               2     7     
CPU/s5<28>                                                                                                               2     7     
CPU/s5<29>                                                                                                               2     7     
CPU/s5<30>                                                                                                               2     7     
CPU/s5<31>                                                                                                               2     7     
CPU/s6<16>                                                                                                               2     7     
CPU/s6<17>                                                                                                               2     7     
CPU/s6<18>                                                                                                               2     7     
CPU/s6<19>                                                                                                               2     7     
CPU/s6<20>                                                                                                               2     7     
CPU/s6<21>                                                                                                               2     7     
CPU/s6<22>                                                                                                               2     7     
CPU/s6<23>                                                                                                               2     7     
CPU/s6<24>                                                                                                               2     7     
CPU/s6<25>                                                                                                               2     7     
CPU/s6<26>                                                                                                               2     7     
CPU/s6<27>                                                                                                               2     7     
CPU/s6<28>                                                                                                               2     7     
CPU/s6<29>                                                                                                               2     7     
CPU/s6<30>                                                                                                               2     7     
CPU/s6<31>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/s7<16>                                                                                                               2     7     
CPU/s7<17>                                                                                                               2     7     
CPU/s7<18>                                                                                                               2     7     
CPU/s7<19>                                                                                                               2     7     
CPU/s7<20>                                                                                                               2     7     
CPU/s7<21>                                                                                                               2     7     
CPU/s7<22>                                                                                                               2     7     
CPU/s7<23>                                                                                                               2     7     
CPU/s7<24>                                                                                                               2     7     
CPU/s7<25>                                                                                                               2     7     
CPU/s7<26>                                                                                                               2     7     
CPU/s7<27>                                                                                                               2     7     
CPU/s7<28>                                                                                                               2     7     
CPU/s7<29>                                                                                                               2     7     
CPU/s7<30>                                                                                                               2     7     
CPU/s7<31>                                                                                                               2     7     
CPU/stall/CPU/stall_D2                                                                                                   25    31    
CPU/t0<16>                                                                                                               2     7     
CPU/t0<17>                                                                                                               2     7     
CPU/t0<18>                                                                                                               2     7     
CPU/t0<19>                                                                                                               2     7     
CPU/t0<20>                                                                                                               2     7     
CPU/t0<21>                                                                                                               2     7     
CPU/t0<22>                                                                                                               2     7     
CPU/t0<23>                                                                                                               2     7     
CPU/t0<24>                                                                                                               2     7     
CPU/t0<25>                                                                                                               2     7     
CPU/t0<26>                                                                                                               2     7     
CPU/t0<27>                                                                                                               2     7     
CPU/t0<28>                                                                                                               2     7     
CPU/t0<29>                                                                                                               2     7     
CPU/t0<30>                                                                                                               2     7     
CPU/t0<31>                                                                                                               2     7     
CPU/t1<16>                                                                                                               2     7     
CPU/t1<17>                                                                                                               2     7     
CPU/t1<18>                                                                                                               2     7     
CPU/t1<19>                                                                                                               2     7     
CPU/t1<20>                                                                                                               2     7     
CPU/t1<21>                                                                                                               2     7     
CPU/t1<22>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/t1<23>                                                                                                               2     7     
CPU/t1<24>                                                                                                               2     7     
CPU/t1<25>                                                                                                               2     7     
CPU/t1<26>                                                                                                               2     7     
CPU/t1<27>                                                                                                               2     7     
CPU/t1<28>                                                                                                               2     7     
CPU/t1<29>                                                                                                               2     7     
CPU/t1<30>                                                                                                               2     7     
CPU/t1<31>                                                                                                               2     7     
CPU/t2<16>                                                                                                               2     7     
CPU/t2<17>                                                                                                               2     7     
CPU/t2<18>                                                                                                               2     7     
CPU/t2<19>                                                                                                               2     7     
CPU/t2<20>                                                                                                               2     7     
CPU/t2<21>                                                                                                               2     7     
CPU/t2<22>                                                                                                               2     7     
CPU/t2<23>                                                                                                               2     7     
CPU/t2<24>                                                                                                               2     7     
CPU/t2<25>                                                                                                               2     7     
CPU/t2<26>                                                                                                               2     7     
CPU/t2<27>                                                                                                               2     7     
CPU/t2<28>                                                                                                               2     7     
CPU/t2<29>                                                                                                               2     7     
CPU/t2<30>                                                                                                               2     7     
CPU/t2<31>                                                                                                               2     7     
CPU/t3<16>                                                                                                               2     7     
CPU/t3<17>                                                                                                               2     7     
CPU/t3<18>                                                                                                               2     7     
CPU/t3<19>                                                                                                               2     7     
CPU/t3<20>                                                                                                               2     7     
CPU/t3<21>                                                                                                               2     7     
CPU/t3<22>                                                                                                               2     7     
CPU/t3<23>                                                                                                               2     7     
CPU/t3<24>                                                                                                               2     7     
CPU/t3<25>                                                                                                               2     7     
CPU/t3<26>                                                                                                               2     7     
CPU/t3<27>                                                                                                               2     7     
CPU/t3<28>                                                                                                               2     7     
CPU/t3<29>                                                                                                               2     7     
CPU/t3<30>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/t3<31>                                                                                                               2     7     
CPU/t4<16>                                                                                                               2     7     
CPU/t4<17>                                                                                                               2     7     
CPU/t4<18>                                                                                                               2     7     
CPU/t4<19>                                                                                                               2     7     
CPU/t4<20>                                                                                                               2     7     
CPU/t4<21>                                                                                                               2     7     
CPU/t4<22>                                                                                                               2     7     
CPU/t4<23>                                                                                                               2     7     
CPU/t4<24>                                                                                                               2     7     
CPU/t4<25>                                                                                                               2     7     
CPU/t4<26>                                                                                                               2     7     
CPU/t4<27>                                                                                                               2     7     
CPU/t4<28>                                                                                                               2     7     
CPU/t4<29>                                                                                                               2     7     
CPU/t4<30>                                                                                                               2     7     
CPU/t4<31>                                                                                                               2     7     
CPU/t5<16>                                                                                                               2     7     
CPU/t5<17>                                                                                                               2     7     
CPU/t5<18>                                                                                                               2     7     
CPU/t5<19>                                                                                                               2     7     
CPU/t5<20>                                                                                                               2     7     
CPU/t5<21>                                                                                                               2     7     
CPU/t5<22>                                                                                                               2     7     
CPU/t5<23>                                                                                                               2     7     
CPU/t5<24>                                                                                                               2     7     
CPU/t5<25>                                                                                                               2     7     
CPU/t5<26>                                                                                                               2     7     
CPU/t5<27>                                                                                                               2     7     
CPU/t5<28>                                                                                                               2     7     
CPU/t5<29>                                                                                                               2     7     
CPU/t5<30>                                                                                                               2     7     
CPU/t5<31>                                                                                                               2     7     
CPU/t6<16>                                                                                                               2     7     
CPU/t6<17>                                                                                                               2     7     
CPU/t6<18>                                                                                                               2     7     
CPU/t6<19>                                                                                                               2     7     
CPU/t6<20>                                                                                                               2     7     
CPU/t6<21>                                                                                                               2     7     
CPU/t6<22>                                                                                                               2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
CPU/t6<23>                                                                                                               2     7     
CPU/t6<24>                                                                                                               2     7     
CPU/t6<25>                                                                                                               2     7     
CPU/t6<26>                                                                                                               2     7     
CPU/t6<27>                                                                                                               2     7     
CPU/t6<28>                                                                                                               2     7     
CPU/t6<29>                                                                                                               2     7     
CPU/t6<30>                                                                                                               2     7     
CPU/t6<31>                                                                                                               2     7     
CPU/t7<16>                                                                                                               2     7     
CPU/t7<17>                                                                                                               2     7     
CPU/t7<18>                                                                                                               2     7     
CPU/t7<19>                                                                                                               2     7     
CPU/t7<20>                                                                                                               2     7     
CPU/t7<21>                                                                                                               2     7     
CPU/t7<22>                                                                                                               2     7     
CPU/t7<23>                                                                                                               2     7     
CPU/t7<24>                                                                                                               2     7     
CPU/t7<25>                                                                                                               2     7     
CPU/t7<26>                                                                                                               2     7     
CPU/t7<27>                                                                                                               2     7     
CPU/t7<28>                                                                                                               2     7     
CPU/t7<29>                                                                                                               2     7     
CPU/t7<30>                                                                                                               2     7     
CPU/t7<31>                                                                                                               2     7     
PCout<0>                                                                                                                 1     2     
PCout<1>                                                                                                                 1     2     
PCout<2>                                                                                                                 4     12    
PCout<3>                                                                                                                 7     14    
PCout<4>                                                                                                                 8     16    
PCout<5>                                                                                                                 10    18    
PCout<6>                                                                                                                 12    20    
clk_ring                                                                                                                 2     18    
div/C<0>                                                                                                                 0     0     
div/C<1>                                                                                                                 1     1     
div/C<2>                                                                                                                 1     2     
div/C<3>                                                                                                                 1     3     
div/C<4>                                                                                                                 5     17    
div/C<5>                                                                                                                 1     5     
div/C<6>                                                                                                                 1     6     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
div/C<7>                                                                                                                 1     7     
div/C<8>                                                                                                                 2     17    
div/C<9>                                                                                                                 2     17    
div/C<10>                                                                                                                2     17    
div/C<11>                                                                                                                1     11    
div/C<12>                                                                                                                1     12    
div/C<13>                                                                                                                2     17    
div/C<14>                                                                                                                1     14    
div/C<15>                                                                                                                1     15    
div/C<16>                                                                                                                1     16    
s0<0>                                                                                                                    2     7     
s0<1>                                                                                                                    2     7     
s0<2>                                                                                                                    2     7     
s0<3>                                                                                                                    2     7     
s0<4>                                                                                                                    2     7     
s0<5>                                                                                                                    2     7     
s0<6>                                                                                                                    2     7     
s0<7>                                                                                                                    2     7     
s0<8>                                                                                                                    2     7     
s0<9>                                                                                                                    2     7     
s0<10>                                                                                                                   2     7     
s0<11>                                                                                                                   2     7     
s0<12>                                                                                                                   2     7     
s0<13>                                                                                                                   2     7     
s0<14>                                                                                                                   2     7     
s0<15>                                                                                                                   2     7     
s1<0>                                                                                                                    2     7     
s1<1>                                                                                                                    2     7     
s1<2>                                                                                                                    2     7     
s1<3>                                                                                                                    2     7     
s1<4>                                                                                                                    2     7     
s1<5>                                                                                                                    2     7     
s1<6>                                                                                                                    2     7     
s1<7>                                                                                                                    2     7     
s1<8>                                                                                                                    2     7     
s1<9>                                                                                                                    2     7     
s1<10>                                                                                                                   2     7     
s1<11>                                                                                                                   2     7     
s1<12>                                                                                                                   2     7     
s1<13>                                                                                                                   2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
s1<14>                                                                                                                   2     7     
s1<15>                                                                                                                   2     7     
s2<0>                                                                                                                    2     7     
s2<1>                                                                                                                    2     7     
s2<2>                                                                                                                    2     7     
s2<3>                                                                                                                    2     7     
s2<4>                                                                                                                    2     7     
s2<5>                                                                                                                    2     7     
s2<6>                                                                                                                    2     7     
s2<7>                                                                                                                    2     7     
s2<8>                                                                                                                    2     7     
s2<9>                                                                                                                    2     7     
s2<10>                                                                                                                   2     7     
s2<11>                                                                                                                   2     7     
s2<12>                                                                                                                   2     7     
s2<13>                                                                                                                   2     7     
s2<14>                                                                                                                   2     7     
s2<15>                                                                                                                   2     7     
s3<0>                                                                                                                    2     7     
s3<1>                                                                                                                    2     7     
s3<2>                                                                                                                    2     7     
s3<3>                                                                                                                    2     7     
s3<4>                                                                                                                    2     7     
s3<5>                                                                                                                    2     7     
s3<6>                                                                                                                    2     7     
s3<7>                                                                                                                    2     7     
s3<8>                                                                                                                    2     7     
s3<9>                                                                                                                    2     7     
s3<10>                                                                                                                   2     7     
s3<11>                                                                                                                   2     7     
s3<12>                                                                                                                   2     7     
s3<13>                                                                                                                   2     7     
s3<14>                                                                                                                   2     7     
s3<15>                                                                                                                   2     7     
s4<0>                                                                                                                    2     7     
s4<1>                                                                                                                    2     7     
s4<2>                                                                                                                    2     7     
s4<3>                                                                                                                    2     7     
s4<4>                                                                                                                    2     7     
s4<5>                                                                                                                    2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
s4<6>                                                                                                                    2     7     
s4<7>                                                                                                                    2     7     
s4<8>                                                                                                                    2     7     
s4<9>                                                                                                                    2     7     
s4<10>                                                                                                                   2     7     
s4<11>                                                                                                                   2     7     
s4<12>                                                                                                                   2     7     
s4<13>                                                                                                                   2     7     
s4<14>                                                                                                                   2     7     
s4<15>                                                                                                                   2     7     
s5<0>                                                                                                                    2     7     
s5<1>                                                                                                                    2     7     
s5<2>                                                                                                                    2     7     
s5<3>                                                                                                                    2     7     
s5<4>                                                                                                                    2     7     
s5<5>                                                                                                                    2     7     
s5<6>                                                                                                                    2     7     
s5<7>                                                                                                                    2     7     
s5<8>                                                                                                                    2     7     
s5<9>                                                                                                                    2     7     
s5<10>                                                                                                                   2     7     
s5<11>                                                                                                                   2     7     
s5<12>                                                                                                                   2     7     
s5<13>                                                                                                                   2     7     
s5<14>                                                                                                                   2     7     
s5<15>                                                                                                                   2     7     
s6<0>                                                                                                                    2     7     
s6<1>                                                                                                                    2     7     
s6<2>                                                                                                                    2     7     
s6<3>                                                                                                                    2     7     
s6<4>                                                                                                                    2     7     
s6<5>                                                                                                                    2     7     
s6<6>                                                                                                                    2     7     
s6<7>                                                                                                                    2     7     
s6<8>                                                                                                                    2     7     
s6<9>                                                                                                                    2     7     
s6<10>                                                                                                                   2     7     
s6<11>                                                                                                                   2     7     
s6<12>                                                                                                                   2     7     
s6<13>                                                                                                                   2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
s6<14>                                                                                                                   2     7     
s6<15>                                                                                                                   2     7     
s7<0>                                                                                                                    2     7     
s7<1>                                                                                                                    2     7     
s7<2>                                                                                                                    2     7     
s7<3>                                                                                                                    2     7     
s7<4>                                                                                                                    2     7     
s7<5>                                                                                                                    2     7     
s7<6>                                                                                                                    2     7     
s7<7>                                                                                                                    2     7     
s7<8>                                                                                                                    2     7     
s7<9>                                                                                                                    2     7     
s7<10>                                                                                                                   2     7     
s7<11>                                                                                                                   2     7     
s7<12>                                                                                                                   2     7     
s7<13>                                                                                                                   2     7     
s7<14>                                                                                                                   2     7     
s7<15>                                                                                                                   2     7     
ssdin<0>/ssdin<0>_D2                                                                                                     22    25    
ssdin<1>/ssdin<1>_D2                                                                                                     22    25    
ssdin<2>/ssdin<2>_D2                                                                                                     22    25    
ssdin<3>/ssdin<3>_D2                                                                                                     20    23    
t0<0>                                                                                                                    2     7     
t0<1>                                                                                                                    2     7     
t0<2>                                                                                                                    2     7     
t0<3>                                                                                                                    2     7     
t0<4>                                                                                                                    2     7     
t0<5>                                                                                                                    2     7     
t0<6>                                                                                                                    2     7     
t0<7>                                                                                                                    2     7     
t0<8>                                                                                                                    2     7     
t0<9>                                                                                                                    2     7     
t0<10>                                                                                                                   2     7     
t0<11>                                                                                                                   2     7     
t0<12>                                                                                                                   2     7     
t0<13>                                                                                                                   2     7     
t0<14>                                                                                                                   2     7     
t0<15>                                                                                                                   2     7     
t1<0>                                                                                                                    2     7     
t1<1>                                                                                                                    2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
t1<2>                                                                                                                    2     7     
t1<3>                                                                                                                    2     7     
t1<4>                                                                                                                    2     7     
t1<5>                                                                                                                    2     7     
t1<6>                                                                                                                    2     7     
t1<7>                                                                                                                    2     7     
t1<8>                                                                                                                    2     7     
t1<9>                                                                                                                    2     7     
t1<10>                                                                                                                   2     7     
t1<11>                                                                                                                   2     7     
t1<12>                                                                                                                   2     7     
t1<13>                                                                                                                   2     7     
t1<14>                                                                                                                   2     7     
t1<15>                                                                                                                   2     7     
t2<0>                                                                                                                    2     7     
t2<1>                                                                                                                    2     7     
t2<2>                                                                                                                    2     7     
t2<3>                                                                                                                    2     7     
t2<4>                                                                                                                    2     7     
t2<5>                                                                                                                    2     7     
t2<6>                                                                                                                    2     7     
t2<7>                                                                                                                    2     7     
t2<8>                                                                                                                    2     7     
t2<9>                                                                                                                    2     7     
t2<10>                                                                                                                   2     7     
t2<11>                                                                                                                   2     7     
t2<12>                                                                                                                   2     7     
t2<13>                                                                                                                   2     7     
t2<14>                                                                                                                   2     7     
t2<15>                                                                                                                   2     7     
t3<0>                                                                                                                    2     7     
t3<1>                                                                                                                    2     7     
t3<2>                                                                                                                    2     7     
t3<3>                                                                                                                    2     7     
t3<4>                                                                                                                    2     7     
t3<5>                                                                                                                    2     7     
t3<6>                                                                                                                    2     7     
t3<7>                                                                                                                    2     7     
t3<8>                                                                                                                    2     7     
t3<9>                                                                                                                    2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
t3<10>                                                                                                                   2     7     
t3<11>                                                                                                                   2     7     
t3<12>                                                                                                                   2     7     
t3<13>                                                                                                                   2     7     
t3<14>                                                                                                                   2     7     
t3<15>                                                                                                                   2     7     
t4<0>                                                                                                                    2     7     
t4<1>                                                                                                                    2     7     
t4<2>                                                                                                                    2     7     
t4<3>                                                                                                                    2     7     
t4<4>                                                                                                                    2     7     
t4<5>                                                                                                                    2     7     
t4<6>                                                                                                                    2     7     
t4<7>                                                                                                                    2     7     
t4<8>                                                                                                                    2     7     
t4<9>                                                                                                                    2     7     
t4<10>                                                                                                                   2     7     
t4<11>                                                                                                                   2     7     
t4<12>                                                                                                                   2     7     
t4<13>                                                                                                                   2     7     
t4<14>                                                                                                                   2     7     
t4<15>                                                                                                                   2     7     
t5<0>                                                                                                                    2     7     
t5<1>                                                                                                                    2     7     
t5<2>                                                                                                                    2     7     
t5<3>                                                                                                                    2     7     
t5<4>                                                                                                                    2     7     
t5<5>                                                                                                                    2     7     
t5<6>                                                                                                                    2     7     
t5<7>                                                                                                                    2     7     
t5<8>                                                                                                                    2     7     
t5<9>                                                                                                                    2     7     
t5<10>                                                                                                                   2     7     
t5<11>                                                                                                                   2     7     
t5<12>                                                                                                                   2     7     
t5<13>                                                                                                                   2     7     
t5<14>                                                                                                                   2     7     
t5<15>                                                                                                                   2     7     
t6<0>                                                                                                                    2     7     
t6<1>                                                                                                                    2     7     

Signal                                                                                                                   Total Total User
Name                                                                                                                     Pts   Inps  Assignment
t6<2>                                                                                                                    2     7     
t6<3>                                                                                                                    2     7     
t6<4>                                                                                                                    2     7     
t6<5>                                                                                                                    2     7     
t6<6>                                                                                                                    2     7     
t6<7>                                                                                                                    2     7     
t6<8>                                                                                                                    2     7     
t6<9>                                                                                                                    2     7     
t6<10>                                                                                                                   2     7     
t6<11>                                                                                                                   2     7     
t6<12>                                                                                                                   2     7     
t6<13>                                                                                                                   2     7     
t6<14>                                                                                                                   2     7     
t6<15>                                                                                                                   2     7     
t7<0>                                                                                                                    2     7     
t7<1>                                                                                                                    2     7     
t7<2>                                                                                                                    2     7     
t7<3>                                                                                                                    2     7     
t7<4>                                                                                                                    2     7     
t7<5>                                                                                                                    2     7     
t7<6>                                                                                                                    2     7     
t7<7>                                                                                                                    2     7     
t7<8>                                                                                                                    2     7     
t7<9>                                                                                                                    2     7     
t7<10>                                                                                                                   2     7     
t7<11>                                                                                                                   2     7     
t7<12>                                                                                                                   2     7     
t7<13>                                                                                                                   2     7     
t7<14>                                                                                                                   2     7     
t7<15>                                                                                                                   2     7     

** 9 Inputs **

Signal                                                                                                                   User
Name                                                                                                                     Assignment
clk                                                                                                                      
clkusr                                                                                                                   
modesel                                                                                                                  
regsel<0>                                                                                                                
regsel<1>                                                                                                                
regsel<2>                                                                                                                
regsel<3>                                                                                                                
regsel<4>                                                                                                                
reset                                                                                                                    

*******************************  Equations  ********************************

********** UnMapped Logic **********

** Outputs **


ssddis(0) <= ((NOT ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND NOT ssdin(0)/ssdin(0)_D2));


ssddis(1) <= ((ssdin(1)/ssdin(1)_D2 AND ssdin(2)/ssdin(2)_D2 AND 
	NOT ssdin(0)/ssdin(0)_D2)
	OR (ssdin(3)/ssdin(3)_D2 AND ssdin(2)/ssdin(2)_D2 AND 
	NOT ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	ssdin(0)/ssdin(0)_D2));


ssddis(2) <= ((ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2 AND NOT ssdin(0)/ssdin(0)_D2)
	OR (ssdin(3)/ssdin(3)_D2 AND ssdin(2)/ssdin(2)_D2 AND 
	NOT ssdin(0)/ssdin(0)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2));


ssddis(3) <= ((ssdin(1)/ssdin(1)_D2 AND ssdin(2)/ssdin(2)_D2 AND 
	ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND NOT ssdin(0)/ssdin(0)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2 AND NOT ssdin(0)/ssdin(0)_D2));


ssddis(4) <= ((NOT ssdin(3)/ssdin(3)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(2)/ssdin(2)_D2 AND 
	ssdin(0)/ssdin(0)_D2));


ssddis(5) <= ((ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(3)/ssdin(3)_D2 AND NOT ssdin(2)/ssdin(2)_D2 AND 
	ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2));


ssddis(6) <= ((NOT ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	NOT ssdin(2)/ssdin(2)_D2)
	OR (ssdin(1)/ssdin(1)_D2 AND NOT ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND ssdin(0)/ssdin(0)_D2)
	OR (NOT ssdin(1)/ssdin(1)_D2 AND ssdin(3)/ssdin(3)_D2 AND 
	ssdin(2)/ssdin(2)_D2 AND NOT ssdin(0)/ssdin(0)_D2));

FDCPE_ssdsel0: FDCPE port map (ssdsel(0),ssdsel(1),clk_ring,reset,'0');

FDCPE_ssdsel1: FDCPE port map (ssdsel(1),ssdsel(2),clk_ring,'0',reset);

FDCPE_ssdsel2: FDCPE port map (ssdsel(2),ssdsel(3),clk_ring,'0',reset);

FDCPE_ssdsel3: FDCPE port map (ssdsel(3),ssdsel(0),clk_ring,'0',reset);

** Buried Nodes **


$OpTx$BIN_OR$3351 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(0))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(0))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_0));


$OpTx$BIN_OR$3353 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(10))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(10))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_10));


$OpTx$BIN_OR$3355 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(11))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(11))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_11));


$OpTx$BIN_OR$3357 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(12))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(12))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_12));


$OpTx$BIN_OR$3359 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(13))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(13))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_13));


$OpTx$BIN_OR$3361 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(14))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(14))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_14));


$OpTx$BIN_OR$3363 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(15))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(15))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_15));


$OpTx$BIN_OR$3365 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(16))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(16))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_16));


$OpTx$BIN_OR$3367 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(17))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(17))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_17));


$OpTx$BIN_OR$3369 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(18))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(18))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_18));


$OpTx$BIN_OR$3371 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(19))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(19))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_19));


$OpTx$BIN_OR$3373 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(1))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(1))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_1));


$OpTx$BIN_OR$3375 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(20))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(20))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_20));


$OpTx$BIN_OR$3377 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(21))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(21))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_21));


$OpTx$BIN_OR$3379 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(22))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(22))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_22));


$OpTx$BIN_OR$3381 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(23))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(23))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_23));


$OpTx$BIN_OR$3383 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(24))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(24))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_24));


$OpTx$BIN_OR$3385 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(25))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(25))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_25));


$OpTx$BIN_OR$3387 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(26))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(26))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_26));


$OpTx$BIN_OR$3389 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(27))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(27))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_27));


$OpTx$BIN_OR$3391 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(28))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(28))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_28));


$OpTx$BIN_OR$3393 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(29))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(29))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_29));


$OpTx$BIN_OR$3395 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(2))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(2))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_2));


$OpTx$BIN_OR$3397 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(30))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(30))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_30));


$OpTx$BIN_OR$3399 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(31))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(31))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_31));


$OpTx$BIN_OR$3401 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(3))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(3))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_3));


$OpTx$BIN_OR$3403 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(4))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(4))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_4));


$OpTx$BIN_OR$3405 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(5))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(5))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_5));


$OpTx$BIN_OR$3407 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(6))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(6))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_6));


$OpTx$BIN_OR$3409 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(7))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(7))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_7));


$OpTx$BIN_OR$3411 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(8))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(8))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_8));


$OpTx$BIN_OR$3413 <= ((CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem1(9))
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_4_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_11_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_24_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_16_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_0_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_5_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_6_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_3_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/mem2(9))
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_9_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_8_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_13_9));


$OpTx$BIN_OR$3415 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_0)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(0))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(0))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_0)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(0))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_0)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(0))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_0)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_0)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_0)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(0))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_0)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_0));


$OpTx$BIN_OR$3417 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_10)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(10))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(10))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_10)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(10))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_10)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(10))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_10)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_10)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_10)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(10))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_10)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_10));


$OpTx$BIN_OR$3419 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_11)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(11))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(11))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_11)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(11))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_11)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(11))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_11)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_11)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_11)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(11))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_11)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_11));


$OpTx$BIN_OR$3421 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_12)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(12))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(12))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_12)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(12))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_12)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(12))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_12)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_12)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_12)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(12))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_12)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_12));


$OpTx$BIN_OR$3423 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_13)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(13))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(13))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_13)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(13))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_13)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(13))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_13)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_13)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_13)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(13))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_13)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_13));


$OpTx$BIN_OR$3425 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_14)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(14))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(14))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_14)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(14))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_14)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(14))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_14)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_14)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_14)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(14))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_14)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_14));


$OpTx$BIN_OR$3427 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_15)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(15))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(15))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_15)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(15))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_15)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(15))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_15)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_15)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_15)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(15))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_15)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_15));


$OpTx$BIN_OR$3429 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_16)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(16))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(16))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_16)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(16))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_16)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(16))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_16)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_16)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_16)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(16))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_16)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_16));


$OpTx$BIN_OR$3431 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_17)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(17))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(17))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_17)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(17))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_17)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(17))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_17)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_17)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_17)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(17))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_17)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_17));


$OpTx$BIN_OR$3433 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_18)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(18))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(18))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_18)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(18))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_18)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(18))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_18)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_18)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_18)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(18))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_18)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_18));


$OpTx$BIN_OR$3435 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_19)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(19))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(19))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_19)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(19))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_19)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(19))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_19)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_19)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_19)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(19))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_19)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_19));


$OpTx$BIN_OR$3437 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_1)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(1))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(1))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_1)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(1))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_1)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(1))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_1)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_1)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_1)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(1))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_1)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_1));


$OpTx$BIN_OR$3439 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_20)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_20)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(20))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_20)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(20))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_20)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_20)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_20)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(20))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_20)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_20));


$OpTx$BIN_OR$3441 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_21)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(21))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(21))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_21)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(21))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_21)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(21))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_21)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_21)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_21)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(21))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_21)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_21));


$OpTx$BIN_OR$3443 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_22)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(22))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(22))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_22)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(22))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_22)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(22))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_22)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_22)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_22)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(22))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_22)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_22));


$OpTx$BIN_OR$3445 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_23)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(23))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(23))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_23)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(23))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_23)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(23))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_23)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_23)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_23)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(23))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_23)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_23));


$OpTx$BIN_OR$3447 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_24)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(24))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(24))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_24)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(24))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_24)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(24))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_24)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_24)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_24)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(24))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_24)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_24));


$OpTx$BIN_OR$3449 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_25)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(25))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(25))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_25)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(25))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_25)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(25))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_25)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_25)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_25)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(25))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_25)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_25));


$OpTx$BIN_OR$3451 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_26)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(26))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(26))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_26)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(26))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_26)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(26))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_26)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_26)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_26)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(26))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_26)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_26));


$OpTx$BIN_OR$3453 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_27)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(27))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(27))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_27)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(27))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_27)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(27))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_27)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_27)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_27)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(27))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_27)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_27));


$OpTx$BIN_OR$3455 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_28)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(28))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(28))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_28)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(28))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_28)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(28))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_28)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_28)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_28)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(28))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_28)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_28));


$OpTx$BIN_OR$3457 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_29)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(29))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(29))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_29)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(29))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_29)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(29))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_29)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_29)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_29)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(29))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_29)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_29));


$OpTx$BIN_OR$3459 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(2))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(2))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_2)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(2))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_2)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(2))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_2)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(2))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_2)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_2));


$OpTx$BIN_OR$3461 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_30)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(30))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(30))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_30)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(30))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_30)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(30))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_30)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_30)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_30)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(30))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_30)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_30));


$OpTx$BIN_OR$3463 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_31)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s0(31))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t5(31))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_31)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t1(31))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_31)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t3(31))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_31)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_31)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_31)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t0(31))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_31)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_31));


$OpTx$BIN_OR$3465 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_3)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(3))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(3))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_3)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(3))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_3)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(3))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_3)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_3)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_3)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(3))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_3)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_3));


$OpTx$BIN_OR$3467 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_4)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(4))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(4))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_4)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(4))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_4)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(4))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_4)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_4)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_4)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(4))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_4)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_4));


$OpTx$BIN_OR$3469 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_5)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(5))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(5))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_5)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(5))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_5)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(5))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_5)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_5)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_5)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(5))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_5)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_5));


$OpTx$BIN_OR$3471 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_6)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(6))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(6))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_6)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(6))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_6)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(6))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_6)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_6)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_6)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(6))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_6)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_6));


$OpTx$BIN_OR$3473 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_7)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(7))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(7))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_7)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(7))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_7)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(7))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_7)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_7)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_7)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(7))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_7)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_7));


$OpTx$BIN_OR$3475 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_8)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(8))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(8))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_8)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(8))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_8)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(8))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_8)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_8)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_8)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(8))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_8)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_8));


$OpTx$BIN_OR$3477 <= ((NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_24_9)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s0(9))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t5(9))
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_5_9)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t1(9))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_7_9)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t3(9))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_6_9)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_2_9)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_4_9)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t0(9))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_3_9)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/RF/memory_1_9));


$OpTx$BIN_STEP$3479 <= ((CPU/Cmpinb(5)/CPU/Cmpinb(5)_D2 AND 
	NOT CPU/Cmpina(5)/CPU/Cmpina(5)_D2)
	OR (NOT CPU/Cmpinb(31)/CPU/Cmpinb(31)_D2 AND 
	CPU/Cmpina(31)/CPU/Cmpina(31)_D2)
	OR (CPU/Cmpinb(31)/CPU/Cmpinb(31)_D2 AND 
	NOT CPU/Cmpina(31)/CPU/Cmpina(31)_D2)
	OR (NOT CPU/Cmpina(1)/CPU/Cmpina(1)_D2 AND 
	CPU/Cmpinb(1)/CPU/Cmpinb(1)_D2)
	OR (CPU/Cmpina(1)/CPU/Cmpina(1)_D2 AND 
	NOT CPU/Cmpinb(1)/CPU/Cmpinb(1)_D2)
	OR (NOT CPU/Cmpina(21)/CPU/Cmpina(21)_D2 AND 
	CPU/Cmpinb(21)/CPU/Cmpinb(21)_D2)
	OR (CPU/Cmpina(21)/CPU/Cmpina(21)_D2 AND 
	NOT CPU/Cmpinb(21)/CPU/Cmpinb(21)_D2)
	OR (NOT CPU/Cmpina(9)/CPU/Cmpina(9)_D2 AND 
	CPU/Cmpinb(9)/CPU/Cmpinb(9)_D2)
	OR (CPU/Cmpina(9)/CPU/Cmpina(9)_D2 AND 
	NOT CPU/Cmpinb(9)/CPU/Cmpinb(9)_D2)
	OR (NOT CPU/Cmpinb(29)/CPU/Cmpinb(29)_D2 AND 
	CPU/Cmpina(29)/CPU/Cmpina(29)_D2)
	OR (CPU/Cmpinb(29)/CPU/Cmpinb(29)_D2 AND 
	NOT CPU/Cmpina(29)/CPU/Cmpina(29)_D2)
	OR (NOT CPU/Cmpinb(30)/CPU/Cmpinb(30)_D2 AND 
	CPU/Cmpina(30)/CPU/Cmpina(30)_D2)
	OR (CPU/Cmpinb(30)/CPU/Cmpinb(30)_D2 AND 
	NOT CPU/Cmpina(30)/CPU/Cmpina(30)_D2)
	OR (NOT CPU/Cmpinb(28)/CPU/Cmpinb(28)_D2 AND 
	CPU/Cmpina(28)/CPU/Cmpina(28)_D2)
	OR (CPU/Cmpinb(28)/CPU/Cmpinb(28)_D2 AND 
	NOT CPU/Cmpina(28)/CPU/Cmpina(28)_D2)
	OR (NOT CPU/Cmpinb(27)/CPU/Cmpinb(27)_D2 AND 
	CPU/Cmpina(27)/CPU/Cmpina(27)_D2)
	OR (CPU/Cmpinb(27)/CPU/Cmpinb(27)_D2 AND 
	NOT CPU/Cmpina(27)/CPU/Cmpina(27)_D2)
	OR (NOT CPU/Cmpinb(20)/CPU/Cmpinb(20)_D2 AND 
	CPU/Cmpina(20)/CPU/Cmpina(20)_D2)
	OR (CPU/Cmpinb(20)/CPU/Cmpinb(20)_D2 AND 
	NOT CPU/Cmpina(20)/CPU/Cmpina(20)_D2)
	OR (NOT CPU/Cmpinb(22)/CPU/Cmpinb(22)_D2 AND 
	CPU/Cmpina(22)/CPU/Cmpina(22)_D2)
	OR (CPU/Cmpinb(22)/CPU/Cmpinb(22)_D2 AND 
	NOT CPU/Cmpina(22)/CPU/Cmpina(22)_D2)
	OR (NOT CPU/Cmpinb(18)/CPU/Cmpinb(18)_D2 AND 
	CPU/Cmpina(18)/CPU/Cmpina(18)_D2)
	OR (CPU/Cmpinb(18)/CPU/Cmpinb(18)_D2 AND 
	NOT CPU/Cmpina(18)/CPU/Cmpina(18)_D2)
	OR (NOT CPU/Cmpinb(19)/CPU/Cmpinb(19)_D2 AND 
	CPU/Cmpina(19)/CPU/Cmpina(19)_D2)
	OR (CPU/Cmpinb(19)/CPU/Cmpinb(19)_D2 AND 
	NOT CPU/Cmpina(19)/CPU/Cmpina(19)_D2)
	OR (NOT CPU/Cmpinb(23)/CPU/Cmpinb(23)_D2 AND 
	CPU/Cmpina(23)/CPU/Cmpina(23)_D2)
	OR (CPU/Cmpinb(23)/CPU/Cmpinb(23)_D2 AND 
	NOT CPU/Cmpina(23)/CPU/Cmpina(23)_D2)
	OR (NOT CPU/Cmpinb(24)/CPU/Cmpinb(24)_D2 AND 
	CPU/Cmpina(24)/CPU/Cmpina(24)_D2)
	OR (CPU/Cmpinb(24)/CPU/Cmpinb(24)_D2 AND 
	NOT CPU/Cmpina(24)/CPU/Cmpina(24)_D2)
	OR (NOT CPU/Cmpinb(26)/CPU/Cmpinb(26)_D2 AND 
	CPU/Cmpina(26)/CPU/Cmpina(26)_D2)
	OR (CPU/Cmpinb(26)/CPU/Cmpinb(26)_D2 AND 
	NOT CPU/Cmpina(26)/CPU/Cmpina(26)_D2)
	OR (NOT CPU/Cmpinb(25)/CPU/Cmpinb(25)_D2 AND 
	CPU/Cmpina(25)/CPU/Cmpina(25)_D2)
	OR (NOT CPU/Cmpinb(8)/CPU/Cmpinb(8)_D2 AND 
	CPU/Cmpina(8)/CPU/Cmpina(8)_D2)
	OR (CPU/Cmpinb(8)/CPU/Cmpinb(8)_D2 AND 
	NOT CPU/Cmpina(8)/CPU/Cmpina(8)_D2)
	OR (NOT CPU/Cmpinb(15)/CPU/Cmpinb(15)_D2 AND 
	CPU/Cmpina(15)/CPU/Cmpina(15)_D2)
	OR (CPU/Cmpinb(15)/CPU/Cmpinb(15)_D2 AND 
	NOT CPU/Cmpina(15)/CPU/Cmpina(15)_D2)
	OR (NOT CPU/Cmpinb(17)/CPU/Cmpinb(17)_D2 AND 
	CPU/Cmpina(17)/CPU/Cmpina(17)_D2)
	OR (CPU/Cmpinb(17)/CPU/Cmpinb(17)_D2 AND 
	NOT CPU/Cmpina(17)/CPU/Cmpina(17)_D2)
	OR (NOT CPU/Cmpinb(16)/CPU/Cmpinb(16)_D2 AND 
	CPU/Cmpina(16)/CPU/Cmpina(16)_D2)
	OR (CPU/Cmpinb(16)/CPU/Cmpinb(16)_D2 AND 
	NOT CPU/Cmpina(16)/CPU/Cmpina(16)_D2)
	OR (NOT CPU/Cmpinb(12)/CPU/Cmpinb(12)_D2 AND 
	CPU/Cmpina(12)/CPU/Cmpina(12)_D2)
	OR (CPU/Cmpinb(12)/CPU/Cmpinb(12)_D2 AND 
	NOT CPU/Cmpina(12)/CPU/Cmpina(12)_D2)
	OR (NOT CPU/Cmpinb(11)/CPU/Cmpinb(11)_D2 AND 
	CPU/Cmpina(11)/CPU/Cmpina(11)_D2)
	OR (CPU/Cmpinb(11)/CPU/Cmpinb(11)_D2 AND 
	NOT CPU/Cmpina(11)/CPU/Cmpina(11)_D2)
	OR (NOT CPU/Cmpinb(13)/CPU/Cmpinb(13)_D2 AND 
	CPU/Cmpina(13)/CPU/Cmpina(13)_D2)
	OR (CPU/Cmpinb(13)/CPU/Cmpinb(13)_D2 AND 
	NOT CPU/Cmpina(13)/CPU/Cmpina(13)_D2)
	OR (NOT CPU/Cmpinb(14)/CPU/Cmpinb(14)_D2 AND 
	CPU/Cmpina(14)/CPU/Cmpina(14)_D2)
	OR (CPU/Cmpinb(14)/CPU/Cmpinb(14)_D2 AND 
	NOT CPU/Cmpina(14)/CPU/Cmpina(14)_D2)
	OR (NOT CPU/Cmpinb(4)/CPU/Cmpinb(4)_D2 AND 
	CPU/Cmpina(4)/CPU/Cmpina(4)_D2)
	OR (CPU/Cmpinb(4)/CPU/Cmpinb(4)_D2 AND 
	NOT CPU/Cmpina(4)/CPU/Cmpina(4)_D2)
	OR (NOT CPU/Cmpinb(3)/CPU/Cmpinb(3)_D2 AND 
	CPU/Cmpina(3)/CPU/Cmpina(3)_D2)
	OR (CPU/Cmpinb(3)/CPU/Cmpinb(3)_D2 AND 
	NOT CPU/Cmpina(3)/CPU/Cmpina(3)_D2));


$OpTx$BIN_STEP$3481 <= ((s5(0) AND $OpTx$FX_SC$476)
	OR (t5(12) AND $OpTx$FX_SC$406)
	OR (s5(12) AND $OpTx$FX_SC$471)
	OR (t5(0) AND $OpTx$FX_SC$481)
	OR (PCout(0) AND $OpTx$FX_SC$486)
	OR (t4(12) AND $OpTx$FX_SC$428)
	OR (t0(4) AND $OpTx$FX_SC$421)
	OR (s4(12) AND $OpTx$FX_SC$479)
	OR (t4(4) AND $OpTx$FX_SC$413)
	OR (t4(0) AND $OpTx$FX_SC$483)
	OR (t2(4) AND $OpTx$FX_SC$419)
	OR (s4(0) AND $OpTx$FX_SC$478)
	OR (t6(4) AND $OpTx$FX_SC$415)
	OR (s7(8) AND $OpTx$FX_SC$467)
	OR (t1(4) AND $OpTx$FX_SC$436)
	OR (t6(12) AND $OpTx$FX_SC$464)
	OR (t5(4) AND $OpTx$FX_SC$418)
	OR (t7(12) AND $OpTx$FX_SC$463)
	OR (t3(4) AND $OpTx$FX_SC$430)
	OR (s6(12) AND $OpTx$FX_SC$458)
	OR (t7(4) AND $OpTx$FX_SC$422)
	OR (s7(12) AND $OpTx$FX_SC$457)
	OR (s0(4) AND $OpTx$FX_SC$475)
	OR (t6(0) AND $OpTx$FX_SC$461)
	OR (s4(4) AND $OpTx$FX_SC$462)
	OR (ssdsel(0) AND PCout(4) AND $OpTx$FX_SC$130 AND 
	$OpTx$FX_SC$361));


$OpTx$BIN_STEP$3482 <= ((t7(0) AND $OpTx$FX_SC$452)
	OR (s2(4) AND $OpTx$FX_SC$472)
	OR (s6(0) AND $OpTx$FX_SC$439)
	OR (s6(4) AND $OpTx$FX_SC$465)
	OR (s7(0) AND $OpTx$FX_SC$429)
	OR (s1(4) AND $OpTx$FX_SC$450)
	OR (t0(12) AND $OpTx$FX_SC$455)
	OR (s5(4) AND $OpTx$FX_SC$451)
	OR (t2(12) AND $OpTx$FX_SC$443)
	OR (s3(4) AND $OpTx$FX_SC$405)
	OR (t1(12) AND $OpTx$FX_SC$454)
	OR (s7(4) AND $OpTx$FX_SC$470)
	OR (t3(12) AND $OpTx$FX_SC$441)
	OR (t0(8) AND $OpTx$FX_SC$412)
	OR (s0(12) AND $OpTx$FX_SC$449)
	OR (t4(8) AND $OpTx$FX_SC$485)
	OR (s2(12) AND $OpTx$FX_SC$438)
	OR (t2(8) AND $OpTx$FX_SC$408)
	OR (s1(12) AND $OpTx$FX_SC$446)
	OR (t6(8) AND $OpTx$FX_SC$487)
	OR (s3(12) AND $OpTx$FX_SC$437)
	OR (t1(8) AND $OpTx$FX_SC$411)
	OR (t0(0) AND $OpTx$FX_SC$433)
	OR (t5(8) AND $OpTx$FX_SC$488)
	OR (t2(0) AND $OpTx$FX_SC$417)
	OR (t3(8) AND $OpTx$FX_SC$409)
	OR (t1(0) AND $OpTx$FX_SC$431));


$OpTx$BIN_STEP$3483 <= ((s5(1) AND $OpTx$FX_SC$476)
	OR (t5(13) AND $OpTx$FX_SC$406)
	OR (s5(13) AND $OpTx$FX_SC$471)
	OR (t5(1) AND $OpTx$FX_SC$481)
	OR (PCout(1) AND $OpTx$FX_SC$486)
	OR (t4(13) AND $OpTx$FX_SC$428)
	OR (t0(5) AND $OpTx$FX_SC$421)
	OR (s4(13) AND $OpTx$FX_SC$479)
	OR (t4(5) AND $OpTx$FX_SC$413)
	OR (t4(1) AND $OpTx$FX_SC$483)
	OR (t2(5) AND $OpTx$FX_SC$419)
	OR (s4(1) AND $OpTx$FX_SC$478)
	OR (t6(5) AND $OpTx$FX_SC$415)
	OR (s7(9) AND $OpTx$FX_SC$467)
	OR (t1(5) AND $OpTx$FX_SC$436)
	OR (t6(13) AND $OpTx$FX_SC$464)
	OR (t5(5) AND $OpTx$FX_SC$418)
	OR (t7(13) AND $OpTx$FX_SC$463)
	OR (t3(5) AND $OpTx$FX_SC$430)
	OR (s6(13) AND $OpTx$FX_SC$458)
	OR (t7(5) AND $OpTx$FX_SC$422)
	OR (s7(13) AND $OpTx$FX_SC$457)
	OR (s0(5) AND $OpTx$FX_SC$475)
	OR (t6(1) AND $OpTx$FX_SC$461)
	OR (s4(5) AND $OpTx$FX_SC$462)
	OR (ssdsel(0) AND PCout(5) AND $OpTx$FX_SC$130 AND 
	$OpTx$FX_SC$361));


$OpTx$BIN_STEP$3484 <= ((t7(1) AND $OpTx$FX_SC$452)
	OR (s2(5) AND $OpTx$FX_SC$472)
	OR (s6(1) AND $OpTx$FX_SC$439)
	OR (s6(5) AND $OpTx$FX_SC$465)
	OR (s7(1) AND $OpTx$FX_SC$429)
	OR (s1(5) AND $OpTx$FX_SC$450)
	OR (t0(13) AND $OpTx$FX_SC$455)
	OR (s5(5) AND $OpTx$FX_SC$451)
	OR (t2(13) AND $OpTx$FX_SC$443)
	OR (s3(5) AND $OpTx$FX_SC$405)
	OR (t1(13) AND $OpTx$FX_SC$454)
	OR (s7(5) AND $OpTx$FX_SC$470)
	OR (t3(13) AND $OpTx$FX_SC$441)
	OR (t0(9) AND $OpTx$FX_SC$412)
	OR (s0(13) AND $OpTx$FX_SC$449)
	OR (t4(9) AND $OpTx$FX_SC$485)
	OR (s2(13) AND $OpTx$FX_SC$438)
	OR (t2(9) AND $OpTx$FX_SC$408)
	OR (s1(13) AND $OpTx$FX_SC$446)
	OR (t6(9) AND $OpTx$FX_SC$487)
	OR (s3(13) AND $OpTx$FX_SC$437)
	OR (t1(9) AND $OpTx$FX_SC$411)
	OR (t0(1) AND $OpTx$FX_SC$433)
	OR (t5(9) AND $OpTx$FX_SC$488)
	OR (t2(1) AND $OpTx$FX_SC$417)
	OR (t3(9) AND $OpTx$FX_SC$409)
	OR (t1(1) AND $OpTx$FX_SC$431));


$OpTx$BIN_STEP$3485 <= ((t5(2) AND $OpTx$FX_SC$481)
	OR (s5(14) AND $OpTx$FX_SC$471)
	OR (t5(14) AND $OpTx$FX_SC$406)
	OR (s5(2) AND $OpTx$FX_SC$476)
	OR (PCout(2) AND $OpTx$FX_SC$486)
	OR (s4(14) AND $OpTx$FX_SC$479)
	OR (s0(6) AND $OpTx$FX_SC$475)
	OR (t4(14) AND $OpTx$FX_SC$428)
	OR (s4(6) AND $OpTx$FX_SC$462)
	OR (s4(2) AND $OpTx$FX_SC$478)
	OR (s2(6) AND $OpTx$FX_SC$472)
	OR (t4(2) AND $OpTx$FX_SC$483)
	OR (s6(6) AND $OpTx$FX_SC$465)
	OR (t7(10) AND $OpTx$FX_SC$489)
	OR (s1(6) AND $OpTx$FX_SC$450)
	OR (s6(14) AND $OpTx$FX_SC$458)
	OR (s5(6) AND $OpTx$FX_SC$451)
	OR (s7(14) AND $OpTx$FX_SC$457)
	OR (s3(6) AND $OpTx$FX_SC$405)
	OR (t6(14) AND $OpTx$FX_SC$464)
	OR (s7(6) AND $OpTx$FX_SC$470)
	OR (t7(14) AND $OpTx$FX_SC$463)
	OR (t0(6) AND $OpTx$FX_SC$421)
	OR (s6(2) AND $OpTx$FX_SC$439)
	OR (t4(6) AND $OpTx$FX_SC$413)
	OR (ssdsel(0) AND PCout(6) AND $OpTx$FX_SC$130 AND 
	$OpTx$FX_SC$361));


$OpTx$BIN_STEP$3486 <= ((s7(2) AND $OpTx$FX_SC$429)
	OR (t2(6) AND $OpTx$FX_SC$419)
	OR (t6(2) AND $OpTx$FX_SC$461)
	OR (t6(6) AND $OpTx$FX_SC$415)
	OR (t7(2) AND $OpTx$FX_SC$452)
	OR (t1(6) AND $OpTx$FX_SC$436)
	OR (s0(14) AND $OpTx$FX_SC$449)
	OR (t5(6) AND $OpTx$FX_SC$418)
	OR (s2(14) AND $OpTx$FX_SC$438)
	OR (t3(6) AND $OpTx$FX_SC$430)
	OR (s1(14) AND $OpTx$FX_SC$446)
	OR (t7(6) AND $OpTx$FX_SC$422)
	OR (s3(14) AND $OpTx$FX_SC$437)
	OR (s0(10) AND $OpTx$FX_SC$456)
	OR (t0(14) AND $OpTx$FX_SC$455)
	OR (s4(10) AND $OpTx$FX_SC$440)
	OR (t2(14) AND $OpTx$FX_SC$443)
	OR (s2(10) AND $OpTx$FX_SC$453)
	OR (t1(14) AND $OpTx$FX_SC$454)
	OR (s6(10) AND $OpTx$FX_SC$445)
	OR (t3(14) AND $OpTx$FX_SC$441)
	OR (s1(10) AND $OpTx$FX_SC$474)
	OR (s0(2) AND $OpTx$FX_SC$426)
	OR (s5(10) AND $OpTx$FX_SC$466)
	OR (s2(2) AND $OpTx$FX_SC$484)
	OR (s3(10) AND $OpTx$FX_SC$473)
	OR (s1(2) AND $OpTx$FX_SC$423));


$OpTx$BIN_STEP$3487 <= ((s7(3) AND $OpTx$FX_SC$429)
	OR (PCout(3) AND $OpTx$FX_SC$486)
	OR (t0(7) AND $OpTx$FX_SC$421)
	OR (t4(7) AND $OpTx$FX_SC$413)
	OR (t2(7) AND $OpTx$FX_SC$419)
	OR (t6(7) AND $OpTx$FX_SC$415)
	OR (t1(7) AND $OpTx$FX_SC$436)
	OR (t5(7) AND $OpTx$FX_SC$418)
	OR (t3(7) AND $OpTx$FX_SC$430)
	OR (t7(7) AND $OpTx$FX_SC$422)
	OR (s0(7) AND $OpTx$FX_SC$475)
	OR (s4(7) AND $OpTx$FX_SC$462)
	OR (s2(7) AND $OpTx$FX_SC$472)
	OR (s6(7) AND $OpTx$FX_SC$465)
	OR (s1(7) AND $OpTx$FX_SC$450)
	OR (s5(7) AND $OpTx$FX_SC$451)
	OR (s3(7) AND $OpTx$FX_SC$405)
	OR (s7(7) AND $OpTx$FX_SC$470)
	OR (t0(11) AND $OpTx$FX_SC$412)
	OR (t4(11) AND $OpTx$FX_SC$485)
	OR (t2(11) AND $OpTx$FX_SC$408)
	OR (t6(11) AND $OpTx$FX_SC$487)
	OR (t1(11) AND $OpTx$FX_SC$411)
	OR (t5(11) AND $OpTx$FX_SC$488)
	OR (t3(11) AND $OpTx$FX_SC$409)
	OR (t7(11) AND $OpTx$FX_SC$489)
	OR (s0(11) AND $OpTx$FX_SC$456));


$OpTx$BIN_STEP$3488 <= ((s4(11) AND $OpTx$FX_SC$440)
	OR (s2(11) AND $OpTx$FX_SC$453)
	OR (s6(11) AND $OpTx$FX_SC$445)
	OR (s1(11) AND $OpTx$FX_SC$474)
	OR (s5(11) AND $OpTx$FX_SC$466)
	OR (s7(11) AND $OpTx$FX_SC$467)
	OR (t0(15) AND $OpTx$FX_SC$455)
	OR (t4(15) AND $OpTx$FX_SC$428)
	OR (t2(15) AND $OpTx$FX_SC$443)
	OR (t6(15) AND $OpTx$FX_SC$464)
	OR (t1(15) AND $OpTx$FX_SC$454)
	OR (t5(15) AND $OpTx$FX_SC$406)
	OR (t3(15) AND $OpTx$FX_SC$441)
	OR (t7(15) AND $OpTx$FX_SC$463)
	OR (s0(15) AND $OpTx$FX_SC$449)
	OR (s4(15) AND $OpTx$FX_SC$479)
	OR (s2(15) AND $OpTx$FX_SC$438)
	OR (s6(15) AND $OpTx$FX_SC$458)
	OR (s1(15) AND $OpTx$FX_SC$446)
	OR (s5(15) AND $OpTx$FX_SC$471)
	OR (s3(15) AND $OpTx$FX_SC$437)
	OR (s7(15) AND $OpTx$FX_SC$457)
	OR (t0(3) AND $OpTx$FX_SC$433)
	OR (t4(3) AND $OpTx$FX_SC$483)
	OR (t2(3) AND $OpTx$FX_SC$417)
	OR (t6(3) AND $OpTx$FX_SC$461)
	OR (t1(3) AND $OpTx$FX_SC$431));


$OpTx$FX_DC$100 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(18))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(18)));


$OpTx$FX_DC$101 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(17))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(17)));


$OpTx$FX_DC$102 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(16))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(16)));


$OpTx$FX_DC$103 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(15))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(15)));


$OpTx$FX_DC$104 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(13))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(13)));


$OpTx$FX_DC$105 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(12))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(12)));


$OpTx$FX_DC$106 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(30))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(30)));


$OpTx$FX_DC$107 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(11))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(11)));


$OpTx$FX_DC$108 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(10))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(10)));


$OpTx$FX_DC$109 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(8))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(8)));


$OpTx$FX_DC$110 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(7))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(7)));


$OpTx$FX_DC$111 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(6))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(6)));


$OpTx$FX_DC$112 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(5))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(5)));


$OpTx$FX_DC$113 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(4))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(4)));


$OpTx$FX_DC$114 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(3))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(3)));


$OpTx$FX_DC$115 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(2))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(2)));


$OpTx$FX_DC$116 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(29))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(29)));


$OpTx$FX_DC$117 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(1))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(1)));


$OpTx$FX_DC$118 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(0))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(0)));


$OpTx$FX_DC$119 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(28))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(28)));


$OpTx$FX_DC$120 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(25))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(25)));


$OpTx$FX_DC$121 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(24))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(24)));


$OpTx$FX_DC$122 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(23))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(23)));


$OpTx$FX_DC$123 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(22))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(22)));


$OpTx$FX_DC$124 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(27))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(27)));


$OpTx$FX_DC$160 <= ((CPU/I(23) AND CPU/I(24) AND CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(23) AND CPU/I(24) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3))
	OR (CPU/I(23) AND NOT CPU/I(24) AND CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3)));


$OpTx$FX_DC$169 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(27))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(27)));


$OpTx$FX_DC$253 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(31))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(31)));


$OpTx$FX_DC$254 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(21))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(21)));


$OpTx$FX_DC$255 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(20))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(20)));


$OpTx$FX_DC$256 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(19))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(19)));


$OpTx$FX_DC$257 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(18))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(18)));


$OpTx$FX_DC$258 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(17))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(17)));


$OpTx$FX_DC$259 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(16))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(16)));


$OpTx$FX_DC$260 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(15))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(15)));


$OpTx$FX_DC$261 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(13))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(13)));


$OpTx$FX_DC$262 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(12))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(12)));


$OpTx$FX_DC$263 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(30))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(30)));


$OpTx$FX_DC$264 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(11))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(11)));


$OpTx$FX_DC$265 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(10))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(10)));


$OpTx$FX_DC$266 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(8))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(8)));


$OpTx$FX_DC$267 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(7))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(7)));


$OpTx$FX_DC$268 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(6))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(6)));


$OpTx$FX_DC$269 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(5))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(5)));


$OpTx$FX_DC$270 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(4))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(4)));


$OpTx$FX_DC$271 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(3))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(3)));


$OpTx$FX_DC$272 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(2))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(2)));


$OpTx$FX_DC$273 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(29))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(29)));


$OpTx$FX_DC$274 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(1))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(1)));


$OpTx$FX_DC$275 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(0))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(0)));


$OpTx$FX_DC$276 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(28))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(28)));


$OpTx$FX_DC$277 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(25))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(25)));


$OpTx$FX_DC$278 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(24))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(24)));


$OpTx$FX_DC$279 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(23))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(23)));


$OpTx$FX_DC$280 <= ((NOT CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_MEMres(22))
	OR (CPU/MEM_WB_WBctr(1) AND NOT CPU/MEM_WB_ALUres(22)));


$OpTx$FX_DC$388 <= ((CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25)));


$OpTx$FX_DC$507 <= ((CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25)));


$OpTx$FX_DC$508 <= ((CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25)));


$OpTx$FX_DC$509 <= ((CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25)));


$OpTx$FX_DC$510 <= ((NOT CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rt(0) AND 
	NOT CPU/ID_EX_rt(1) AND NOT CPU/ID_EX_rt(3) AND NOT CPU/ID_EX_rt(4))
	OR (CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rd(0) AND 
	NOT CPU/ID_EX_rd(1) AND NOT CPU/ID_EX_rd(2) AND NOT CPU/ID_EX_rd(4)));


$OpTx$FX_DC$525 <= (($OpTx$BIN_STEP$3479)
	OR (NOT CPU/Cmpinb(7)/CPU/Cmpinb(7)_D2 AND 
	CPU/Cmpina(7)/CPU/Cmpina(7)_D2)
	OR (CPU/Cmpinb(7)/CPU/Cmpinb(7)_D2 AND 
	NOT CPU/Cmpina(7)/CPU/Cmpina(7)_D2)
	OR (NOT CPU/Cmpinb(6)/CPU/Cmpinb(6)_D2 AND 
	CPU/Cmpina(6)/CPU/Cmpina(6)_D2)
	OR (CPU/Cmpinb(6)/CPU/Cmpinb(6)_D2 AND 
	NOT CPU/Cmpina(6)/CPU/Cmpina(6)_D2)
	OR (NOT CPU/Cmpinb(5)/CPU/Cmpinb(5)_D2 AND 
	CPU/Cmpina(5)/CPU/Cmpina(5)_D2)
	OR (CPU/Cmpinb(25)/CPU/Cmpinb(25)_D2 AND 
	NOT CPU/Cmpina(25)/CPU/Cmpina(25)_D2)
	OR (NOT CPU/MEM_WB_MEMres(0) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (CPU/MEM_WB_MEMres(0) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (NOT CPU/MEM_WB_MEMres(10) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (CPU/MEM_WB_MEMres(10) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (NOT CPU/MEM_WB_MEMres(2) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2)
	OR (CPU/MEM_WB_MEMres(2) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2)
	OR (NOT CPU/EX_MEM_ALUres(0) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	NOT BUF_CPU/ID_EX_r1(0) AND CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (CPU/EX_MEM_ALUres(0) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND NOT CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	BUF_CPU/ID_EX_r1(0) AND NOT CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2)
	OR (NOT CPU/EX_MEM_ALUres(10) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	NOT BUF_CPU/ID_EX_r1(10) AND CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (CPU/EX_MEM_ALUres(10) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND NOT CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	BUF_CPU/ID_EX_r1(10) AND NOT CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	NOT BUF_CPU/ID_EX_r1(2) AND CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2)
	OR (CPU/EX_MEM_ALUres(2) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47 AND NOT CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	BUF_CPU/ID_EX_r1(2) AND NOT CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2));


$OpTx$FX_DC$538 <= ((NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/EX_MEM_regres(2) AND CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3)));


$OpTx$FX_DC$544 <= ((NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	NOT CPU/EX_MEM_regres(2) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/EX_MEM_regres(2) AND CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND NOT CPU/EX_MEM_regres(3) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2));


$OpTx$FX_DC$545 <= ((CPU/I(17) AND CPU/I(19) AND NOT CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rt(1) AND CPU/ID_EX_rt(3))
	OR (CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rt(1) AND NOT CPU/ID_EX_rt(3))
	OR (CPU/I(17) AND NOT CPU/I(19) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rd(1) AND NOT CPU/ID_EX_rd(2))
	OR (NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rt(1) AND CPU/ID_EX_rt(3))
	OR (NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rt(1) AND NOT CPU/ID_EX_rt(3))
	OR (NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rd(1) AND NOT CPU/ID_EX_rd(2)));


$OpTx$FX_DC$90 <= NOT ($OpTx$INV$48
	 XOR 
$OpTx$FX_DC$90 <= NOT (CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2);


$OpTx$FX_DC$96 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(31))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(31)));


$OpTx$FX_DC$97 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(21))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(21)));


$OpTx$FX_DC$98 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(20))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(20)));


$OpTx$FX_DC$99 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(19))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(19)));


$OpTx$FX_SC$130 <= (NOT ssdsel(1) AND ssdsel(3));


$OpTx$FX_SC$352 <= ((NOT CPU/I(23) AND NOT CPU/I(24) AND NOT CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rt(3) AND CPU/ID_EX_WBctr(0))
	OR (NOT CPU/I(23) AND NOT CPU/I(24) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND NOT CPU/ID_EX_rd(2))
	OR (NOT CPU/I(23) AND CPU/I(24) AND NOT CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rt(3) AND CPU/ID_EX_WBctr(0))
	OR (CPU/I(23) AND NOT CPU/I(24) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND CPU/ID_EX_rd(2)));


$OpTx$FX_SC$361 <= (ssdsel(2) AND NOT modesel);


$OpTx$FX_SC$405 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$406 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$408 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$409 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$411 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$412 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$413 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$415 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$417 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$418 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$419 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$421 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$422 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$423 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$426 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$428 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$429 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$430 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$431 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$433 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$436 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$437 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$438 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$439 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$440 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$441 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$443 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$445 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$446 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$449 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$450 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$451 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$452 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$453 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$454 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$455 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$456 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$457 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$458 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$461 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$462 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$463 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$464 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$465 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$466 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$467 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$470 <= (ssdsel(0) AND ssdsel(2) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$471 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$472 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$473 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$474 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$475 <= (ssdsel(0) AND ssdsel(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4) AND 
	$OpTx$FX_SC$130);


$OpTx$FX_SC$476 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$478 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$479 <= (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND NOT ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$481 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$483 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$484 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3) AND 
	NOT regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND NOT regsel(3) AND 
	regsel(4));


$OpTx$FX_SC$485 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$486 <= (NOT ssdsel(0) AND ssdsel(1) AND ssdsel(3) AND 
	$OpTx$FX_SC$361);


$OpTx$FX_SC$487 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND NOT regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$488 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND NOT regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$FX_SC$489 <= (ssdsel(0) AND ssdsel(1) AND NOT ssdsel(2) AND ssdsel(3) AND 
	regsel(2) AND regsel(1) AND regsel(0) AND modesel AND regsel(3) AND 
	NOT regsel(4));


$OpTx$INV$45 <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2)
	OR (CPU/EX_MEM_WBctr(0) AND NOT CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	NOT CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2));


$OpTx$INV$46 <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2)
	OR (CPU/EX_MEM_WBctr(0) AND NOT CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	NOT CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2));


$OpTx$INV$47 <= ((NOT CPU/EX_MEM_WBctr(0))
	OR (CPU/EX_MEM_MEMctr(1))
	OR (NOT CPU/I(21) AND CPU/EX_MEM_regres(0))
	OR (CPU/I(21) AND NOT CPU/EX_MEM_regres(0))
	OR (NOT CPU/I(22) AND CPU/EX_MEM_regres(1))
	OR (CPU/I(22) AND NOT CPU/EX_MEM_regres(1))
	OR (NOT CPU/I(23) AND CPU/EX_MEM_regres(2))
	OR (CPU/I(23) AND NOT CPU/EX_MEM_regres(2))
	OR (NOT CPU/I(24) AND CPU/EX_MEM_regres(3))
	OR (CPU/I(24) AND NOT CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(25) AND CPU/EX_MEM_regres(4))
	OR (CPU/I(25) AND NOT CPU/EX_MEM_regres(4))
	OR (NOT CPU/I(25) AND NOT CPU/EX_MEM_regres(0) AND 
	NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3))
	OR (NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND 
	NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4)));


$OpTx$INV$48 <= ((CPU/EX_MEM_regres(2))
	OR (NOT CPU/EX_MEM_WBctr(0))
	OR (NOT CPU/IDF/r2ctrl(1)10/CPU/IDF/r2ctrl(1)10_D2)
	OR (CPU/EX_MEM_MEMctr(1))
	OR (NOT $OpTx$INV$47)
	OR (NOT CPU/I(17) AND CPU/EX_MEM_regres(1))
	OR (CPU/I(17) AND NOT CPU/EX_MEM_regres(1))
	OR (NOT CPU/I(19) AND CPU/EX_MEM_regres(3))
	OR (CPU/I(19) AND NOT CPU/EX_MEM_regres(3))
	OR (NOT CPU/I(20) AND CPU/EX_MEM_regres(4))
	OR (CPU/I(20) AND NOT CPU/EX_MEM_regres(4))
	OR (NOT CPU/I(16) AND CPU/EX_MEM_regres(0))
	OR (CPU/I(16) AND NOT CPU/EX_MEM_regres(0))
	OR (NOT CPU/I(16) AND NOT CPU/EX_MEM_regres(1) AND 
	NOT CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4)));


BUF_CPU/ID_EX_r1(0) <= (($OpTx$BIN_OR$3415)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_0)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(0))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_0)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_0)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(0))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(0))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(0))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(0))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_0)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(0))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_0)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_0)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(0))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_0)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(0))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(0))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(0))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(0)));


BUF_CPU/ID_EX_r1(2) <= (($OpTx$BIN_OR$3459)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_2)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(2))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(2))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(2))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(2))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(2))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_2)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(2))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_2)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_2)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(2))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_2)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(2))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(2))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(2))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(2)));


BUF_CPU/ID_EX_r1(10) <= (($OpTx$BIN_OR$3417)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_10)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(10))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_10)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_10)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(10))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(10))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(10))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(10))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_10)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(10))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_10)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_10)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(10))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_10)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(10))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(10))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(10))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(10)));


CPU/ALUctr(0)/CPU/ALUctr(0)_D2 <= ((NOT CPU/ID_EX_extended(0) AND CPU/ID_EX_extended(1) AND 
	NOT CPU/ID_EX_extended(2) AND NOT CPU/ID_EX_EXctr(2) AND CPU/ID_EX_EXctr(3) AND 
	CPU/ID_EX_extended(3) AND NOT CPU/ID_EX_extended(4) AND CPU/ID_EX_extended(5))
	OR (CPU/ID_EX_extended(0) AND NOT CPU/ID_EX_extended(1) AND 
	CPU/ID_EX_extended(2) AND NOT CPU/ID_EX_EXctr(2) AND CPU/ID_EX_EXctr(3) AND 
	NOT CPU/ID_EX_extended(3) AND NOT CPU/ID_EX_extended(4) AND CPU/ID_EX_extended(5)));


CPU/ALUctr(1)/CPU/ALUctr(1)_D2 <= ((CPU/ALUctr(2)/CPU/ALUctr(2)_D2)
	OR (NOT CPU/ID_EX_EXctr(3))
	OR (NOT CPU/ID_EX_extended(0) AND NOT CPU/ID_EX_extended(2) AND 
	NOT CPU/ID_EX_EXctr(2) AND NOT CPU/ID_EX_extended(3) AND NOT CPU/ID_EX_extended(4) AND 
	CPU/ID_EX_extended(5)));


CPU/ALUctr(2)/CPU/ALUctr(2)_D2 <= ((CPU/ID_EX_EXctr(2) AND NOT CPU/ID_EX_EXctr(3))
	OR (NOT CPU/ID_EX_extended(0) AND CPU/ID_EX_extended(1) AND 
	NOT CPU/ID_EX_extended(2) AND NOT CPU/ID_EX_EXctr(2) AND CPU/ID_EX_EXctr(3) AND 
	NOT CPU/ID_EX_extended(4) AND CPU/ID_EX_extended(5)));


CPU/ALUina(2)/CPU/ALUina(2)_D22081_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$115)
	OR (CPU/ID_EX_r1(2) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(2) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(4)/CPU/ALUina(4)_D22084_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$113)
	OR (CPU/ID_EX_r1(4) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(4) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(6)/CPU/ALUina(6)_D22086_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$111)
	OR (CPU/ID_EX_r1(6) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(6) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(7)/CPU/ALUina(7)_D22087_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$110)
	OR (CPU/ID_EX_r1(7) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(8)/CPU/ALUina(8)_D22088_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$109)
	OR (CPU/ID_EX_r1(8) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(9)/CPU/ALUina(9)_D22089_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2)
	OR (CPU/ID_EX_r1(9) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(10)/CPU/ALUina(10)_D22060_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$108)
	OR (CPU/ID_EX_r1(10) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(12)/CPU/ALUina(12)_D22062_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$105)
	OR (CPU/ID_EX_r1(12) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(14)/CPU/ALUina(14)_D22064_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2)
	OR (CPU/ID_EX_r1(14) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(16)/CPU/ALUina(16)_D22066_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$102)
	OR (CPU/ID_EX_r1(16) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(18)/CPU/ALUina(18)_D22068_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$100)
	OR (CPU/ID_EX_r1(18) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(20)/CPU/ALUina(20)_D22071_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$FX_DC$98)
	OR (CPU/ID_EX_r1(20) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(22)/CPU/ALUina(22)_D22073_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$123)
	OR (CPU/ID_EX_r1(22) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(24)/CPU/ALUina(24)_D22075_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$121)
	OR (CPU/ID_EX_r1(24) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(26)/CPU/ALUina(26)_D22077_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2)
	OR (CPU/ID_EX_r1(26) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(28)/CPU/ALUina(28)_D22079_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$119)
	OR (CPU/ID_EX_r1(28) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUina(31)/CPU/ALUina(31)_D22101_ <= ((NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$FX_DC$96)
	OR (CPU/ID_EX_r1(31) AND NOT $OpTx$INV$45)
	OR (CPU/EX_MEM_ALUres(31) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/ALUinb(1)/CPU/ALUinb(1)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(1))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$117)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(1) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(3)/CPU/ALUinb(3)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(3))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$114)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(3) AND 
	NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(3) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(5)/CPU/ALUinb(5)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(5))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$112)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(5) AND 
	NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(5) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(11)/CPU/ALUinb(11)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(11))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$107)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(11) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(11) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(13)/CPU/ALUinb(13)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(13))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$104)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(13) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(13) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(15)/CPU/ALUinb(15)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(15))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$103)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(15) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(15) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(17)/CPU/ALUinb(17)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(17))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$101)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(17) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(17) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(19)/CPU/ALUinb(19)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(19))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$99)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(19) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(19) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(21)/CPU/ALUinb(21)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(21))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$97)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(21) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(21) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(23)/CPU/ALUinb(23)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(23))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$122)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(23) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(23) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(25)/CPU/ALUinb(25)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(25))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$120)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(25) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(25) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(27)/CPU/ALUinb(27)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(27))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$124)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(27) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(27) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(29)/CPU/ALUinb(29)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(29))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$116)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(29) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(29) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUinb(30)/CPU/ALUinb(30)_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(30))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$106)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(30) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(30) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 <= ((NOT CPU/MEM_WB_WBctr(0))
	OR (CPU/MEM_WB_regres(4) AND NOT CPU/ID_EX_rs(4))
	OR (NOT CPU/MEM_WB_regres(4) AND CPU/ID_EX_rs(4))
	OR (CPU/MEM_WB_regres(3) AND NOT CPU/ID_EX_rs(3))
	OR (NOT CPU/MEM_WB_regres(3) AND CPU/ID_EX_rs(3))
	OR (CPU/MEM_WB_regres(1) AND NOT CPU/ID_EX_rs(1))
	OR (NOT CPU/MEM_WB_regres(1) AND CPU/ID_EX_rs(1))
	OR (CPU/MEM_WB_regres(2) AND NOT CPU/ID_EX_rs(2))
	OR (NOT CPU/MEM_WB_regres(2) AND CPU/ID_EX_rs(2))
	OR (CPU/MEM_WB_regres(0) AND NOT CPU/ID_EX_rs(0))
	OR (NOT CPU/MEM_WB_regres(0) AND CPU/ID_EX_rs(0))
	OR (CPU/EX_MEM_WBctr(0) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	NOT CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2)
	OR (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(2) AND 
	NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4) AND NOT CPU/ID_EX_rs(1)));


CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 <= ((NOT CPU/MEM_WB_WBctr(0))
	OR (CPU/MEM_WB_regres(2))
	OR (CPU/MEM_WB_regres(3) AND NOT CPU/ID_EX_rt(3))
	OR (NOT CPU/MEM_WB_regres(3) AND CPU/ID_EX_rt(3))
	OR (CPU/MEM_WB_regres(4) AND NOT CPU/ID_EX_rt(4))
	OR (NOT CPU/MEM_WB_regres(4) AND CPU/ID_EX_rt(4))
	OR (CPU/MEM_WB_regres(0) AND NOT CPU/ID_EX_rt(0))
	OR (NOT CPU/MEM_WB_regres(0) AND CPU/ID_EX_rt(0))
	OR (NOT CPU/MEM_WB_regres(1) AND CPU/ID_EX_rt(1))
	OR (CPU/MEM_WB_regres(1) AND NOT CPU/ID_EX_rt(1))
	OR (CPU/EX_MEM_WBctr(0) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	NOT CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2)
	OR (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4)));


CPU/Cmpina(1)/CPU/Cmpina(1)_D2 <= ((CPU/MEM_WB_MEMres(1) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3437)
	OR (CPU/EX_MEM_ALUres(1) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_1 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(1) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(3)/CPU/Cmpina(3)_D2 <= ((CPU/MEM_WB_MEMres(3) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3465)
	OR (CPU/EX_MEM_ALUres(3) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_3 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(3) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(4)/CPU/Cmpina(4)_D2 <= ((CPU/MEM_WB_MEMres(4) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3467)
	OR (CPU/EX_MEM_ALUres(4) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_4 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(4) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(5)/CPU/Cmpina(5)_D2 <= ((CPU/MEM_WB_MEMres(5) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3469)
	OR (CPU/EX_MEM_ALUres(5) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_5 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(5) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(6)/CPU/Cmpina(6)_D2 <= ((CPU/MEM_WB_MEMres(6) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3471)
	OR (CPU/EX_MEM_ALUres(6) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_6 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(6) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(7)/CPU/Cmpina(7)_D2 <= ((CPU/MEM_WB_MEMres(7) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3473)
	OR (CPU/EX_MEM_ALUres(7) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_7 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(7) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(8)/CPU/Cmpina(8)_D2 <= ((CPU/MEM_WB_MEMres(8) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3475)
	OR (CPU/EX_MEM_ALUres(8) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_8 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(8) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(9)/CPU/Cmpina(9)_D2 <= ((CPU/MEM_WB_MEMres(9) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3477)
	OR (CPU/EX_MEM_ALUres(9) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_9 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(9) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(11)/CPU/Cmpina(11)_D2 <= ((CPU/MEM_WB_MEMres(11) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3419)
	OR (CPU/EX_MEM_ALUres(11) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_11 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(11) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(12)/CPU/Cmpina(12)_D2 <= ((CPU/MEM_WB_MEMres(12) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3421)
	OR (CPU/EX_MEM_ALUres(12) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_12 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(12) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(13)/CPU/Cmpina(13)_D2 <= ((CPU/MEM_WB_MEMres(13) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3423)
	OR (CPU/EX_MEM_ALUres(13) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_13 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(13) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(14)/CPU/Cmpina(14)_D2 <= ((CPU/MEM_WB_MEMres(14) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3425)
	OR (CPU/EX_MEM_ALUres(14) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_14 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(14) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(15)/CPU/Cmpina(15)_D2 <= ((CPU/MEM_WB_MEMres(15) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3427)
	OR (CPU/EX_MEM_ALUres(15) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_15 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(15) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(16)/CPU/Cmpina(16)_D2 <= ((CPU/MEM_WB_MEMres(16) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3429)
	OR (CPU/EX_MEM_ALUres(16) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_16 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(16) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(17)/CPU/Cmpina(17)_D2 <= ((CPU/MEM_WB_MEMres(17) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3431)
	OR (CPU/EX_MEM_ALUres(17) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_17 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(17) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(18)/CPU/Cmpina(18)_D2 <= ((CPU/MEM_WB_MEMres(18) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3433)
	OR (CPU/EX_MEM_ALUres(18) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_18 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(18) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(19)/CPU/Cmpina(19)_D2 <= ((CPU/MEM_WB_MEMres(19) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3435)
	OR (CPU/EX_MEM_ALUres(19) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_19 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(19) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(20)/CPU/Cmpina(20)_D2 <= ((CPU/MEM_WB_MEMres(20) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3439)
	OR (CPU/EX_MEM_ALUres(20) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_20 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(20) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(21)/CPU/Cmpina(21)_D2 <= ((CPU/MEM_WB_MEMres(21) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3441)
	OR (CPU/EX_MEM_ALUres(21) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_21 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(21) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(22)/CPU/Cmpina(22)_D2 <= ((CPU/MEM_WB_MEMres(22) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3443)
	OR (CPU/EX_MEM_ALUres(22) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_22 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(22) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(23)/CPU/Cmpina(23)_D2 <= ((CPU/MEM_WB_MEMres(23) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3445)
	OR (CPU/EX_MEM_ALUres(23) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_23 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(23) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(24)/CPU/Cmpina(24)_D2 <= ((CPU/MEM_WB_MEMres(24) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3447)
	OR (CPU/EX_MEM_ALUres(24) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_24 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(24) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(25)/CPU/Cmpina(25)_D2 <= ((CPU/MEM_WB_MEMres(25) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3449)
	OR (CPU/EX_MEM_ALUres(25) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_25 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(25) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(26)/CPU/Cmpina(26)_D2 <= ((CPU/MEM_WB_MEMres(26) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3451)
	OR (CPU/EX_MEM_ALUres(26) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_26 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(26) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(27)/CPU/Cmpina(27)_D2 <= ((CPU/MEM_WB_MEMres(27) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3453)
	OR (CPU/EX_MEM_ALUres(27) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_27 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(27) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(28)/CPU/Cmpina(28)_D2 <= ((CPU/MEM_WB_MEMres(28) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3455)
	OR (CPU/EX_MEM_ALUres(28) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_28 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(28) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(29)/CPU/Cmpina(29)_D2 <= ((CPU/MEM_WB_MEMres(29) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3457)
	OR (CPU/EX_MEM_ALUres(29) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_29 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(29) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(30)/CPU/Cmpina(30)_D2 <= ((CPU/MEM_WB_MEMres(30) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3461)
	OR (CPU/EX_MEM_ALUres(30) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_30 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(30) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpina(31)/CPU/Cmpina(31)_D2 <= ((CPU/MEM_WB_MEMres(31) AND 
	NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47 AND 
	$OpTx$BIN_OR$3463)
	OR (CPU/EX_MEM_ALUres(31) AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND NOT $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_31 AND 
	CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND $OpTx$INV$47)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(31) AND CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 AND 
	$OpTx$INV$47));


CPU/Cmpinb(0)/CPU/Cmpinb(0)_D2 <= ((CPU/MEM_WB_MEMres(0) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(0) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_0 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(0) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_0 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(0) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_0 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_0 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(0) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(0) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(0) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(0) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_0 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_0 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(0) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(0) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_0 AND $OpTx$FX_DC$90));


CPU/Cmpinb(1)/CPU/Cmpinb(1)_D2 <= ((CPU/MEM_WB_MEMres(1) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(1) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_1 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(1) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_1 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(1) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_1 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_1 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(1) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(1) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(1) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(1) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_1 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_1 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(1) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(1) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_1 AND $OpTx$FX_DC$90));


CPU/Cmpinb(2)/CPU/Cmpinb(2)_D2 <= ((CPU/MEM_WB_MEMres(2) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_2 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(2) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_2 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(2) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_2 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_2 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(2) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(2) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(2) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(2) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_2 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_2 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(2) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(2) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_2 AND $OpTx$FX_DC$90));


CPU/Cmpinb(3)/CPU/Cmpinb(3)_D2 <= ((CPU/MEM_WB_MEMres(3) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(3) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_3 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(3) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_3 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(3) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_3 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_3 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(3) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(3) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(3) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(3) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_3 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_3 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(3) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(3) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_3 AND $OpTx$FX_DC$90));


CPU/Cmpinb(4)/CPU/Cmpinb(4)_D2 <= ((CPU/MEM_WB_MEMres(4) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(4) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_4 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(4) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_4 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(4) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_4 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_4 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(4) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(4) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(4) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(4) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_4 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_4 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(4) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(4) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_4 AND $OpTx$FX_DC$90));


CPU/Cmpinb(5)/CPU/Cmpinb(5)_D2 <= ((CPU/MEM_WB_MEMres(5) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(5) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_5 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(5) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_5 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(5) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_5 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_5 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(5) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(5) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(5) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(5) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_5 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_5 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(5) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(5) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_5 AND $OpTx$FX_DC$90));


CPU/Cmpinb(6)/CPU/Cmpinb(6)_D2 <= ((CPU/MEM_WB_MEMres(6) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(6) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_6 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(6) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_6 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(6) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_6 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_6 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(6) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(6) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(6) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(6) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_6 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_6 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(6) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(6) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_6 AND $OpTx$FX_DC$90));


CPU/Cmpinb(7)/CPU/Cmpinb(7)_D2 <= ((CPU/MEM_WB_MEMres(7) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(7) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_7 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(7) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_7 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(7) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_7 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_7 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(7) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(7) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(7) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(7) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_7 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_7 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(7) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(7) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_7 AND $OpTx$FX_DC$90));


CPU/Cmpinb(8)/CPU/Cmpinb(8)_D2 <= ((CPU/MEM_WB_MEMres(8) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(8) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_8 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(8) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_8 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(8) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_8 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_8 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(8) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(8) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(8) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(8) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_8 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_8 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(8) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(8) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_8 AND $OpTx$FX_DC$90));


CPU/Cmpinb(9)/CPU/Cmpinb(9)_D2 <= ((CPU/MEM_WB_MEMres(9) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(9) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_9 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(9) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_9 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(9) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_9 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_9 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(9) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(9) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(9) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(9) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_9 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_9 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(9) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(9) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_9 AND $OpTx$FX_DC$90));


CPU/Cmpinb(10)/CPU/Cmpinb(10)_D2 <= ((CPU/MEM_WB_MEMres(10) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(10) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_10 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(10) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_10 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(10) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_10 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_10 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(10) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(10) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(10) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(10) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_10 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_10 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(10) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(10) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_10 AND $OpTx$FX_DC$90));


CPU/Cmpinb(11)/CPU/Cmpinb(11)_D2 <= ((CPU/MEM_WB_MEMres(11) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(11) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_11 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(11) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_11 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(11) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_11 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_11 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(11) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(11) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(11) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(11) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_11 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_11 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(11) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(11) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_11 AND $OpTx$FX_DC$90));


CPU/Cmpinb(12)/CPU/Cmpinb(12)_D2 <= ((CPU/MEM_WB_MEMres(12) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(12) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_12 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(12) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_12 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(12) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_12 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_12 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(12) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(12) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(12) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(12) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_12 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_12 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(12) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(12) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_12 AND $OpTx$FX_DC$90));


CPU/Cmpinb(13)/CPU/Cmpinb(13)_D2 <= ((CPU/MEM_WB_MEMres(13) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(13) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_13 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(13) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_13 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(13) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_13 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_13 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(13) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(13) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(13) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(13) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_13 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_13 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(13) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(13) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_13 AND $OpTx$FX_DC$90));


CPU/Cmpinb(14)/CPU/Cmpinb(14)_D2 <= ((CPU/MEM_WB_MEMres(14) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(14) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_14 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(14) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_14 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(14) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_14 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_14 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(14) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(14) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(14) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(14) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_14 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_14 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(14) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(14) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_14 AND $OpTx$FX_DC$90));


CPU/Cmpinb(15)/CPU/Cmpinb(15)_D2 <= ((CPU/MEM_WB_MEMres(15) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(15) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_15 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(15) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_15 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(15) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_15 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_15 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(15) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(15) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(15) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(15) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_15 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_15 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(15) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(15) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_15 AND $OpTx$FX_DC$90));


CPU/Cmpinb(16)/CPU/Cmpinb(16)_D2 <= ((CPU/MEM_WB_MEMres(16) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(16) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_16 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(16) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_16 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(16) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_16 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_16 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(16) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(16) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(16) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(16) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_16 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_16 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(16) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(16) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_16 AND $OpTx$FX_DC$90));


CPU/Cmpinb(17)/CPU/Cmpinb(17)_D2 <= ((CPU/MEM_WB_MEMres(17) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(17) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_17 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(17) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_17 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(17) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_17 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_17 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(17) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(17) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(17) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(17) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_17 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_17 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(17) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(17) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_17 AND $OpTx$FX_DC$90));


CPU/Cmpinb(18)/CPU/Cmpinb(18)_D2 <= ((CPU/MEM_WB_MEMres(18) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(18) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_18 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(18) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_18 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(18) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_18 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_18 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(18) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(18) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(18) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(18) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_18 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_18 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(18) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(18) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_18 AND $OpTx$FX_DC$90));


CPU/Cmpinb(19)/CPU/Cmpinb(19)_D2 <= ((CPU/MEM_WB_MEMres(19) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(19) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_19 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(19) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_19 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(19) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_19 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_19 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(19) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(19) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(19) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(19) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_19 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_19 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(19) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(19) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_19 AND $OpTx$FX_DC$90));


CPU/Cmpinb(20)/CPU/Cmpinb(20)_D2 <= ((CPU/MEM_WB_MEMres(20) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(20) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_20 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(20) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_20 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(20) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_20 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_20 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(20) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(20) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(20) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(20) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_20 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_20 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(20) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(20) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_20 AND $OpTx$FX_DC$90));


CPU/Cmpinb(21)/CPU/Cmpinb(21)_D2 <= ((CPU/MEM_WB_MEMres(21) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(21) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_21 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(21) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_21 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(21) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_21 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_21 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(21) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(21) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(21) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(21) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_21 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_21 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(21) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(21) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_21 AND $OpTx$FX_DC$90));


CPU/Cmpinb(22)/CPU/Cmpinb(22)_D2 <= ((CPU/MEM_WB_MEMres(22) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(22) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_22 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(22) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_22 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(22) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_22 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_22 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(22) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(22) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(22) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(22) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_22 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_22 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(22) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(22) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_22 AND $OpTx$FX_DC$90));


CPU/Cmpinb(23)/CPU/Cmpinb(23)_D2 <= ((CPU/MEM_WB_MEMres(23) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(23) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_23 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(23) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_23 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(23) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_23 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_23 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(23) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(23) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(23) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(23) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_23 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_23 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(23) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(23) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_23 AND $OpTx$FX_DC$90));


CPU/Cmpinb(24)/CPU/Cmpinb(24)_D2 <= ((CPU/MEM_WB_MEMres(24) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(24) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_24 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(24) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_24 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(24) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_24 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_24 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(24) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(24) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(24) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(24) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_24 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_24 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(24) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(24) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_24 AND $OpTx$FX_DC$90));


CPU/Cmpinb(25)/CPU/Cmpinb(25)_D2 <= ((CPU/MEM_WB_MEMres(25) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(25) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_25 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(25) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_25 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(25) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_25 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_25 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(25) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(25) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(25) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(25) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_25 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_25 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(25) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(25) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_25 AND $OpTx$FX_DC$90));


CPU/Cmpinb(26)/CPU/Cmpinb(26)_D2 <= ((CPU/MEM_WB_MEMres(26) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(26) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_26 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(26) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_26 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(26) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_26 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_26 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(26) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(26) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(26) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(26) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_26 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_26 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(26) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(26) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_26 AND $OpTx$FX_DC$90));


CPU/Cmpinb(27)/CPU/Cmpinb(27)_D2 <= ((CPU/MEM_WB_MEMres(27) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(27) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_27 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(27) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_27 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(27) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_27 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_27 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(27) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(27) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(27) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(27) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_27 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_27 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(27) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(27) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_27 AND $OpTx$FX_DC$90));


CPU/Cmpinb(28)/CPU/Cmpinb(28)_D2 <= ((CPU/MEM_WB_MEMres(28) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(28) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_28 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(28) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_28 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(28) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_28 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_28 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(28) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(28) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(28) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(28) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_28 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_28 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(28) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(28) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_28 AND $OpTx$FX_DC$90));


CPU/Cmpinb(29)/CPU/Cmpinb(29)_D2 <= ((CPU/MEM_WB_MEMres(29) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(29) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_29 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(29) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_29 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(29) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_29 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_29 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(29) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(29) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(29) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(29) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_29 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_29 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(29) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(29) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_29 AND $OpTx$FX_DC$90));


CPU/Cmpinb(30)/CPU/Cmpinb(30)_D2 <= ((CPU/MEM_WB_MEMres(30) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(30) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_30 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(30) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_30 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(30) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_30 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_30 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(30) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(30) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(30) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(30) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_30 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_30 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(30) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(30) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_30 AND $OpTx$FX_DC$90));


CPU/Cmpinb(31)/CPU/Cmpinb(31)_D2 <= ((CPU/MEM_WB_MEMres(31) AND $OpTx$INV$48 AND 
	NOT CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/EX_MEM_ALUres(31) AND NOT $OpTx$INV$48 AND 
	CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_31 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(31) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_31 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(31) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_31 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_31 AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(31) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(31) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(31) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(31) AND $OpTx$FX_DC$90)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_31 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_31 AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(31) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(31) AND $OpTx$FX_DC$90)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_31 AND $OpTx$FX_DC$90));

FDCPE_CPU/DM/memory_0_0: FDCPE port map (CPU/DM/memory_0_0,'0','0',CPU/DM/memory_0_0_CLR,CPU/DM/memory_0_0_PRE);
CPU/DM/memory_0_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_1: FDCPE port map (CPU/DM/memory_0_1,'0','0',CPU/DM/memory_0_1_CLR,CPU/DM/memory_0_1_PRE);
CPU/DM/memory_0_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_10: FDCPE port map (CPU/DM/memory_0_10,'0','0',CPU/DM/memory_0_10_CLR,CPU/DM/memory_0_10_PRE);
CPU/DM/memory_0_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_11: FDCPE port map (CPU/DM/memory_0_11,'0','0',CPU/DM/memory_0_11_CLR,CPU/DM/memory_0_11_PRE);
CPU/DM/memory_0_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_12: FDCPE port map (CPU/DM/memory_0_12,'0','0',CPU/DM/memory_0_12_CLR,CPU/DM/memory_0_12_PRE);
CPU/DM/memory_0_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_13: FDCPE port map (CPU/DM/memory_0_13,'0','0',CPU/DM/memory_0_13_CLR,CPU/DM/memory_0_13_PRE);
CPU/DM/memory_0_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_14: FDCPE port map (CPU/DM/memory_0_14,'0','0',CPU/DM/memory_0_14_CLR,CPU/DM/memory_0_14_PRE);
CPU/DM/memory_0_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_15: FDCPE port map (CPU/DM/memory_0_15,'0','0',CPU/DM/memory_0_15_CLR,CPU/DM/memory_0_15_PRE);
CPU/DM/memory_0_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_16: FDCPE port map (CPU/DM/memory_0_16,'0','0',CPU/DM/memory_0_16_CLR,CPU/DM/memory_0_16_PRE);
CPU/DM/memory_0_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_17: FDCPE port map (CPU/DM/memory_0_17,'0','0',CPU/DM/memory_0_17_CLR,CPU/DM/memory_0_17_PRE);
CPU/DM/memory_0_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_18: FDCPE port map (CPU/DM/memory_0_18,'0','0',CPU/DM/memory_0_18_CLR,CPU/DM/memory_0_18_PRE);
CPU/DM/memory_0_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_19: FDCPE port map (CPU/DM/memory_0_19,'0','0',CPU/DM/memory_0_19_CLR,CPU/DM/memory_0_19_PRE);
CPU/DM/memory_0_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_2: FDCPE port map (CPU/DM/memory_0_2,'0','0',CPU/DM/memory_0_2_CLR,CPU/DM/memory_0_2_PRE);
CPU/DM/memory_0_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_20: FDCPE port map (CPU/DM/memory_0_20,'0','0',CPU/DM/memory_0_20_CLR,CPU/DM/memory_0_20_PRE);
CPU/DM/memory_0_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_21: FDCPE port map (CPU/DM/memory_0_21,'0','0',CPU/DM/memory_0_21_CLR,CPU/DM/memory_0_21_PRE);
CPU/DM/memory_0_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_22: FDCPE port map (CPU/DM/memory_0_22,'0','0',CPU/DM/memory_0_22_CLR,CPU/DM/memory_0_22_PRE);
CPU/DM/memory_0_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_23: FDCPE port map (CPU/DM/memory_0_23,'0','0',CPU/DM/memory_0_23_CLR,CPU/DM/memory_0_23_PRE);
CPU/DM/memory_0_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_24: FDCPE port map (CPU/DM/memory_0_24,'0','0',CPU/DM/memory_0_24_CLR,CPU/DM/memory_0_24_PRE);
CPU/DM/memory_0_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_25: FDCPE port map (CPU/DM/memory_0_25,'0','0',CPU/DM/memory_0_25_CLR,CPU/DM/memory_0_25_PRE);
CPU/DM/memory_0_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_26: FDCPE port map (CPU/DM/memory_0_26,'0','0',CPU/DM/memory_0_26_CLR,CPU/DM/memory_0_26_PRE);
CPU/DM/memory_0_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_27: FDCPE port map (CPU/DM/memory_0_27,'0','0',CPU/DM/memory_0_27_CLR,CPU/DM/memory_0_27_PRE);
CPU/DM/memory_0_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_28: FDCPE port map (CPU/DM/memory_0_28,'0','0',CPU/DM/memory_0_28_CLR,CPU/DM/memory_0_28_PRE);
CPU/DM/memory_0_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_29: FDCPE port map (CPU/DM/memory_0_29,'0','0',CPU/DM/memory_0_29_CLR,CPU/DM/memory_0_29_PRE);
CPU/DM/memory_0_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_3: FDCPE port map (CPU/DM/memory_0_3,'0','0',CPU/DM/memory_0_3_CLR,CPU/DM/memory_0_3_PRE);
CPU/DM/memory_0_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_30: FDCPE port map (CPU/DM/memory_0_30,'0','0',CPU/DM/memory_0_30_CLR,CPU/DM/memory_0_30_PRE);
CPU/DM/memory_0_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_31: FDCPE port map (CPU/DM/memory_0_31,'0','0',CPU/DM/memory_0_31_CLR,CPU/DM/memory_0_31_PRE);
CPU/DM/memory_0_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_4: FDCPE port map (CPU/DM/memory_0_4,'0','0',CPU/DM/memory_0_4_CLR,CPU/DM/memory_0_4_PRE);
CPU/DM/memory_0_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_5: FDCPE port map (CPU/DM/memory_0_5,'0','0',CPU/DM/memory_0_5_CLR,CPU/DM/memory_0_5_PRE);
CPU/DM/memory_0_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_6: FDCPE port map (CPU/DM/memory_0_6,'0','0',CPU/DM/memory_0_6_CLR,CPU/DM/memory_0_6_PRE);
CPU/DM/memory_0_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_7: FDCPE port map (CPU/DM/memory_0_7,'0','0',CPU/DM/memory_0_7_CLR,CPU/DM/memory_0_7_PRE);
CPU/DM/memory_0_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_8: FDCPE port map (CPU/DM/memory_0_8,'0','0',CPU/DM/memory_0_8_CLR,CPU/DM/memory_0_8_PRE);
CPU/DM/memory_0_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_0_9: FDCPE port map (CPU/DM/memory_0_9,'0','0',CPU/DM/memory_0_9_CLR,CPU/DM/memory_0_9_PRE);
CPU/DM/memory_0_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_0_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_0: FDCPE port map (CPU/DM/memory_10_0,'0','0',CPU/DM/memory_10_0_CLR,CPU/DM/memory_10_0_PRE);
CPU/DM/memory_10_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_1: FDCPE port map (CPU/DM/memory_10_1,'0','0',CPU/DM/memory_10_1_CLR,CPU/DM/memory_10_1_PRE);
CPU/DM/memory_10_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_10: FDCPE port map (CPU/DM/memory_10_10,'0','0',CPU/DM/memory_10_10_CLR,CPU/DM/memory_10_10_PRE);
CPU/DM/memory_10_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_11: FDCPE port map (CPU/DM/memory_10_11,'0','0',CPU/DM/memory_10_11_CLR,CPU/DM/memory_10_11_PRE);
CPU/DM/memory_10_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_12: FDCPE port map (CPU/DM/memory_10_12,'0','0',CPU/DM/memory_10_12_CLR,CPU/DM/memory_10_12_PRE);
CPU/DM/memory_10_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_13: FDCPE port map (CPU/DM/memory_10_13,'0','0',CPU/DM/memory_10_13_CLR,CPU/DM/memory_10_13_PRE);
CPU/DM/memory_10_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_14: FDCPE port map (CPU/DM/memory_10_14,'0','0',CPU/DM/memory_10_14_CLR,CPU/DM/memory_10_14_PRE);
CPU/DM/memory_10_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_15: FDCPE port map (CPU/DM/memory_10_15,'0','0',CPU/DM/memory_10_15_CLR,CPU/DM/memory_10_15_PRE);
CPU/DM/memory_10_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_16: FDCPE port map (CPU/DM/memory_10_16,'0','0',CPU/DM/memory_10_16_CLR,CPU/DM/memory_10_16_PRE);
CPU/DM/memory_10_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_17: FDCPE port map (CPU/DM/memory_10_17,'0','0',CPU/DM/memory_10_17_CLR,CPU/DM/memory_10_17_PRE);
CPU/DM/memory_10_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_18: FDCPE port map (CPU/DM/memory_10_18,'0','0',CPU/DM/memory_10_18_CLR,CPU/DM/memory_10_18_PRE);
CPU/DM/memory_10_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_19: FDCPE port map (CPU/DM/memory_10_19,'0','0',CPU/DM/memory_10_19_CLR,CPU/DM/memory_10_19_PRE);
CPU/DM/memory_10_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_2: FDCPE port map (CPU/DM/memory_10_2,'0','0',CPU/DM/memory_10_2_CLR,CPU/DM/memory_10_2_PRE);
CPU/DM/memory_10_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_20: FDCPE port map (CPU/DM/memory_10_20,'0','0',CPU/DM/memory_10_20_CLR,CPU/DM/memory_10_20_PRE);
CPU/DM/memory_10_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_21: FDCPE port map (CPU/DM/memory_10_21,'0','0',CPU/DM/memory_10_21_CLR,CPU/DM/memory_10_21_PRE);
CPU/DM/memory_10_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_22: FDCPE port map (CPU/DM/memory_10_22,'0','0',CPU/DM/memory_10_22_CLR,CPU/DM/memory_10_22_PRE);
CPU/DM/memory_10_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_23: FDCPE port map (CPU/DM/memory_10_23,'0','0',CPU/DM/memory_10_23_CLR,CPU/DM/memory_10_23_PRE);
CPU/DM/memory_10_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_24: FDCPE port map (CPU/DM/memory_10_24,'0','0',CPU/DM/memory_10_24_CLR,CPU/DM/memory_10_24_PRE);
CPU/DM/memory_10_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_25: FDCPE port map (CPU/DM/memory_10_25,'0','0',CPU/DM/memory_10_25_CLR,CPU/DM/memory_10_25_PRE);
CPU/DM/memory_10_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_26: FDCPE port map (CPU/DM/memory_10_26,'0','0',CPU/DM/memory_10_26_CLR,CPU/DM/memory_10_26_PRE);
CPU/DM/memory_10_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_27: FDCPE port map (CPU/DM/memory_10_27,'0','0',CPU/DM/memory_10_27_CLR,CPU/DM/memory_10_27_PRE);
CPU/DM/memory_10_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_28: FDCPE port map (CPU/DM/memory_10_28,'0','0',CPU/DM/memory_10_28_CLR,CPU/DM/memory_10_28_PRE);
CPU/DM/memory_10_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_29: FDCPE port map (CPU/DM/memory_10_29,'0','0',CPU/DM/memory_10_29_CLR,CPU/DM/memory_10_29_PRE);
CPU/DM/memory_10_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_3: FDCPE port map (CPU/DM/memory_10_3,'0','0',CPU/DM/memory_10_3_CLR,CPU/DM/memory_10_3_PRE);
CPU/DM/memory_10_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_30: FDCPE port map (CPU/DM/memory_10_30,'0','0',CPU/DM/memory_10_30_CLR,CPU/DM/memory_10_30_PRE);
CPU/DM/memory_10_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_31: FDCPE port map (CPU/DM/memory_10_31,'0','0',CPU/DM/memory_10_31_CLR,CPU/DM/memory_10_31_PRE);
CPU/DM/memory_10_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_4: FDCPE port map (CPU/DM/memory_10_4,'0','0',CPU/DM/memory_10_4_CLR,CPU/DM/memory_10_4_PRE);
CPU/DM/memory_10_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_5: FDCPE port map (CPU/DM/memory_10_5,'0','0',CPU/DM/memory_10_5_CLR,CPU/DM/memory_10_5_PRE);
CPU/DM/memory_10_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_6: FDCPE port map (CPU/DM/memory_10_6,'0','0',CPU/DM/memory_10_6_CLR,CPU/DM/memory_10_6_PRE);
CPU/DM/memory_10_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_7: FDCPE port map (CPU/DM/memory_10_7,'0','0',CPU/DM/memory_10_7_CLR,CPU/DM/memory_10_7_PRE);
CPU/DM/memory_10_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_8: FDCPE port map (CPU/DM/memory_10_8,'0','0',CPU/DM/memory_10_8_CLR,CPU/DM/memory_10_8_PRE);
CPU/DM/memory_10_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_10_9: FDCPE port map (CPU/DM/memory_10_9,'0','0',CPU/DM/memory_10_9_CLR,CPU/DM/memory_10_9_PRE);
CPU/DM/memory_10_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_10_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_0: FDCPE port map (CPU/DM/memory_11_0,'0','0',CPU/DM/memory_11_0_CLR,CPU/DM/memory_11_0_PRE);
CPU/DM/memory_11_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_1: FDCPE port map (CPU/DM/memory_11_1,'0','0',CPU/DM/memory_11_1_CLR,CPU/DM/memory_11_1_PRE);
CPU/DM/memory_11_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_10: FDCPE port map (CPU/DM/memory_11_10,'0','0',CPU/DM/memory_11_10_CLR,CPU/DM/memory_11_10_PRE);
CPU/DM/memory_11_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_11: FDCPE port map (CPU/DM/memory_11_11,'0','0',CPU/DM/memory_11_11_CLR,CPU/DM/memory_11_11_PRE);
CPU/DM/memory_11_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_12: FDCPE port map (CPU/DM/memory_11_12,'0','0',CPU/DM/memory_11_12_CLR,CPU/DM/memory_11_12_PRE);
CPU/DM/memory_11_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_13: FDCPE port map (CPU/DM/memory_11_13,'0','0',CPU/DM/memory_11_13_CLR,CPU/DM/memory_11_13_PRE);
CPU/DM/memory_11_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_14: FDCPE port map (CPU/DM/memory_11_14,'0','0',CPU/DM/memory_11_14_CLR,CPU/DM/memory_11_14_PRE);
CPU/DM/memory_11_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_15: FDCPE port map (CPU/DM/memory_11_15,'0','0',CPU/DM/memory_11_15_CLR,CPU/DM/memory_11_15_PRE);
CPU/DM/memory_11_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_16: FDCPE port map (CPU/DM/memory_11_16,'0','0',CPU/DM/memory_11_16_CLR,CPU/DM/memory_11_16_PRE);
CPU/DM/memory_11_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_17: FDCPE port map (CPU/DM/memory_11_17,'0','0',CPU/DM/memory_11_17_CLR,CPU/DM/memory_11_17_PRE);
CPU/DM/memory_11_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_18: FDCPE port map (CPU/DM/memory_11_18,'0','0',CPU/DM/memory_11_18_CLR,CPU/DM/memory_11_18_PRE);
CPU/DM/memory_11_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_19: FDCPE port map (CPU/DM/memory_11_19,'0','0',CPU/DM/memory_11_19_CLR,CPU/DM/memory_11_19_PRE);
CPU/DM/memory_11_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_2: FDCPE port map (CPU/DM/memory_11_2,'0','0',CPU/DM/memory_11_2_CLR,CPU/DM/memory_11_2_PRE);
CPU/DM/memory_11_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_20: FDCPE port map (CPU/DM/memory_11_20,'0','0',CPU/DM/memory_11_20_CLR,CPU/DM/memory_11_20_PRE);
CPU/DM/memory_11_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_21: FDCPE port map (CPU/DM/memory_11_21,'0','0',CPU/DM/memory_11_21_CLR,CPU/DM/memory_11_21_PRE);
CPU/DM/memory_11_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_22: FDCPE port map (CPU/DM/memory_11_22,'0','0',CPU/DM/memory_11_22_CLR,CPU/DM/memory_11_22_PRE);
CPU/DM/memory_11_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_23: FDCPE port map (CPU/DM/memory_11_23,'0','0',CPU/DM/memory_11_23_CLR,CPU/DM/memory_11_23_PRE);
CPU/DM/memory_11_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_24: FDCPE port map (CPU/DM/memory_11_24,'0','0',CPU/DM/memory_11_24_CLR,CPU/DM/memory_11_24_PRE);
CPU/DM/memory_11_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_25: FDCPE port map (CPU/DM/memory_11_25,'0','0',CPU/DM/memory_11_25_CLR,CPU/DM/memory_11_25_PRE);
CPU/DM/memory_11_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_26: FDCPE port map (CPU/DM/memory_11_26,'0','0',CPU/DM/memory_11_26_CLR,CPU/DM/memory_11_26_PRE);
CPU/DM/memory_11_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_27: FDCPE port map (CPU/DM/memory_11_27,'0','0',CPU/DM/memory_11_27_CLR,CPU/DM/memory_11_27_PRE);
CPU/DM/memory_11_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_28: FDCPE port map (CPU/DM/memory_11_28,'0','0',CPU/DM/memory_11_28_CLR,CPU/DM/memory_11_28_PRE);
CPU/DM/memory_11_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_29: FDCPE port map (CPU/DM/memory_11_29,'0','0',CPU/DM/memory_11_29_CLR,CPU/DM/memory_11_29_PRE);
CPU/DM/memory_11_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_3: FDCPE port map (CPU/DM/memory_11_3,'0','0',CPU/DM/memory_11_3_CLR,CPU/DM/memory_11_3_PRE);
CPU/DM/memory_11_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_30: FDCPE port map (CPU/DM/memory_11_30,'0','0',CPU/DM/memory_11_30_CLR,CPU/DM/memory_11_30_PRE);
CPU/DM/memory_11_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_31: FDCPE port map (CPU/DM/memory_11_31,'0','0',CPU/DM/memory_11_31_CLR,CPU/DM/memory_11_31_PRE);
CPU/DM/memory_11_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_4: FDCPE port map (CPU/DM/memory_11_4,'0','0',CPU/DM/memory_11_4_CLR,CPU/DM/memory_11_4_PRE);
CPU/DM/memory_11_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_5: FDCPE port map (CPU/DM/memory_11_5,'0','0',CPU/DM/memory_11_5_CLR,CPU/DM/memory_11_5_PRE);
CPU/DM/memory_11_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_6: FDCPE port map (CPU/DM/memory_11_6,'0','0',CPU/DM/memory_11_6_CLR,CPU/DM/memory_11_6_PRE);
CPU/DM/memory_11_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_7: FDCPE port map (CPU/DM/memory_11_7,'0','0',CPU/DM/memory_11_7_CLR,CPU/DM/memory_11_7_PRE);
CPU/DM/memory_11_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_8: FDCPE port map (CPU/DM/memory_11_8,'0','0',CPU/DM/memory_11_8_CLR,CPU/DM/memory_11_8_PRE);
CPU/DM/memory_11_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_11_9: FDCPE port map (CPU/DM/memory_11_9,'0','0',CPU/DM/memory_11_9_CLR,CPU/DM/memory_11_9_PRE);
CPU/DM/memory_11_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_11_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_0: FDCPE port map (CPU/DM/memory_12_0,'0','0',CPU/DM/memory_12_0_CLR,CPU/DM/memory_12_0_PRE);
CPU/DM/memory_12_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_1: FDCPE port map (CPU/DM/memory_12_1,'0','0',CPU/DM/memory_12_1_CLR,CPU/DM/memory_12_1_PRE);
CPU/DM/memory_12_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_10: FDCPE port map (CPU/DM/memory_12_10,'0','0',CPU/DM/memory_12_10_CLR,CPU/DM/memory_12_10_PRE);
CPU/DM/memory_12_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_11: FDCPE port map (CPU/DM/memory_12_11,'0','0',CPU/DM/memory_12_11_CLR,CPU/DM/memory_12_11_PRE);
CPU/DM/memory_12_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_12: FDCPE port map (CPU/DM/memory_12_12,'0','0',CPU/DM/memory_12_12_CLR,CPU/DM/memory_12_12_PRE);
CPU/DM/memory_12_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_13: FDCPE port map (CPU/DM/memory_12_13,'0','0',CPU/DM/memory_12_13_CLR,CPU/DM/memory_12_13_PRE);
CPU/DM/memory_12_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_14: FDCPE port map (CPU/DM/memory_12_14,'0','0',CPU/DM/memory_12_14_CLR,CPU/DM/memory_12_14_PRE);
CPU/DM/memory_12_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_15: FDCPE port map (CPU/DM/memory_12_15,'0','0',CPU/DM/memory_12_15_CLR,CPU/DM/memory_12_15_PRE);
CPU/DM/memory_12_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_16: FDCPE port map (CPU/DM/memory_12_16,'0','0',CPU/DM/memory_12_16_CLR,CPU/DM/memory_12_16_PRE);
CPU/DM/memory_12_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_17: FDCPE port map (CPU/DM/memory_12_17,'0','0',CPU/DM/memory_12_17_CLR,CPU/DM/memory_12_17_PRE);
CPU/DM/memory_12_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_18: FDCPE port map (CPU/DM/memory_12_18,'0','0',CPU/DM/memory_12_18_CLR,CPU/DM/memory_12_18_PRE);
CPU/DM/memory_12_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_19: FDCPE port map (CPU/DM/memory_12_19,'0','0',CPU/DM/memory_12_19_CLR,CPU/DM/memory_12_19_PRE);
CPU/DM/memory_12_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_2: FDCPE port map (CPU/DM/memory_12_2,'0','0',CPU/DM/memory_12_2_CLR,CPU/DM/memory_12_2_PRE);
CPU/DM/memory_12_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_20: FDCPE port map (CPU/DM/memory_12_20,'0','0',CPU/DM/memory_12_20_CLR,CPU/DM/memory_12_20_PRE);
CPU/DM/memory_12_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_21: FDCPE port map (CPU/DM/memory_12_21,'0','0',CPU/DM/memory_12_21_CLR,CPU/DM/memory_12_21_PRE);
CPU/DM/memory_12_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_22: FDCPE port map (CPU/DM/memory_12_22,'0','0',CPU/DM/memory_12_22_CLR,CPU/DM/memory_12_22_PRE);
CPU/DM/memory_12_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_23: FDCPE port map (CPU/DM/memory_12_23,'0','0',CPU/DM/memory_12_23_CLR,CPU/DM/memory_12_23_PRE);
CPU/DM/memory_12_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_24: FDCPE port map (CPU/DM/memory_12_24,'0','0',CPU/DM/memory_12_24_CLR,CPU/DM/memory_12_24_PRE);
CPU/DM/memory_12_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_25: FDCPE port map (CPU/DM/memory_12_25,'0','0',CPU/DM/memory_12_25_CLR,CPU/DM/memory_12_25_PRE);
CPU/DM/memory_12_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_26: FDCPE port map (CPU/DM/memory_12_26,'0','0',CPU/DM/memory_12_26_CLR,CPU/DM/memory_12_26_PRE);
CPU/DM/memory_12_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_27: FDCPE port map (CPU/DM/memory_12_27,'0','0',CPU/DM/memory_12_27_CLR,CPU/DM/memory_12_27_PRE);
CPU/DM/memory_12_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_28: FDCPE port map (CPU/DM/memory_12_28,'0','0',CPU/DM/memory_12_28_CLR,CPU/DM/memory_12_28_PRE);
CPU/DM/memory_12_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_29: FDCPE port map (CPU/DM/memory_12_29,'0','0',CPU/DM/memory_12_29_CLR,CPU/DM/memory_12_29_PRE);
CPU/DM/memory_12_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_3: FDCPE port map (CPU/DM/memory_12_3,'0','0',CPU/DM/memory_12_3_CLR,CPU/DM/memory_12_3_PRE);
CPU/DM/memory_12_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_30: FDCPE port map (CPU/DM/memory_12_30,'0','0',CPU/DM/memory_12_30_CLR,CPU/DM/memory_12_30_PRE);
CPU/DM/memory_12_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_31: FDCPE port map (CPU/DM/memory_12_31,'0','0',CPU/DM/memory_12_31_CLR,CPU/DM/memory_12_31_PRE);
CPU/DM/memory_12_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_4: FDCPE port map (CPU/DM/memory_12_4,'0','0',CPU/DM/memory_12_4_CLR,CPU/DM/memory_12_4_PRE);
CPU/DM/memory_12_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_5: FDCPE port map (CPU/DM/memory_12_5,'0','0',CPU/DM/memory_12_5_CLR,CPU/DM/memory_12_5_PRE);
CPU/DM/memory_12_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_6: FDCPE port map (CPU/DM/memory_12_6,'0','0',CPU/DM/memory_12_6_CLR,CPU/DM/memory_12_6_PRE);
CPU/DM/memory_12_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_7: FDCPE port map (CPU/DM/memory_12_7,'0','0',CPU/DM/memory_12_7_CLR,CPU/DM/memory_12_7_PRE);
CPU/DM/memory_12_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_8: FDCPE port map (CPU/DM/memory_12_8,'0','0',CPU/DM/memory_12_8_CLR,CPU/DM/memory_12_8_PRE);
CPU/DM/memory_12_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_12_9: FDCPE port map (CPU/DM/memory_12_9,'0','0',CPU/DM/memory_12_9_CLR,CPU/DM/memory_12_9_PRE);
CPU/DM/memory_12_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_12_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_0: FDCPE port map (CPU/DM/memory_13_0,'0','0',CPU/DM/memory_13_0_CLR,CPU/DM/memory_13_0_PRE);
CPU/DM/memory_13_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_1: FDCPE port map (CPU/DM/memory_13_1,'0','0',CPU/DM/memory_13_1_CLR,CPU/DM/memory_13_1_PRE);
CPU/DM/memory_13_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_10: FDCPE port map (CPU/DM/memory_13_10,'0','0',CPU/DM/memory_13_10_CLR,CPU/DM/memory_13_10_PRE);
CPU/DM/memory_13_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_11: FDCPE port map (CPU/DM/memory_13_11,'0','0',CPU/DM/memory_13_11_CLR,CPU/DM/memory_13_11_PRE);
CPU/DM/memory_13_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_12: FDCPE port map (CPU/DM/memory_13_12,'0','0',CPU/DM/memory_13_12_CLR,CPU/DM/memory_13_12_PRE);
CPU/DM/memory_13_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_13: FDCPE port map (CPU/DM/memory_13_13,'0','0',CPU/DM/memory_13_13_CLR,CPU/DM/memory_13_13_PRE);
CPU/DM/memory_13_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_14: FDCPE port map (CPU/DM/memory_13_14,'0','0',CPU/DM/memory_13_14_CLR,CPU/DM/memory_13_14_PRE);
CPU/DM/memory_13_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_15: FDCPE port map (CPU/DM/memory_13_15,'0','0',CPU/DM/memory_13_15_CLR,CPU/DM/memory_13_15_PRE);
CPU/DM/memory_13_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_16: FDCPE port map (CPU/DM/memory_13_16,'0','0',CPU/DM/memory_13_16_CLR,CPU/DM/memory_13_16_PRE);
CPU/DM/memory_13_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_17: FDCPE port map (CPU/DM/memory_13_17,'0','0',CPU/DM/memory_13_17_CLR,CPU/DM/memory_13_17_PRE);
CPU/DM/memory_13_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_18: FDCPE port map (CPU/DM/memory_13_18,'0','0',CPU/DM/memory_13_18_CLR,CPU/DM/memory_13_18_PRE);
CPU/DM/memory_13_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_19: FDCPE port map (CPU/DM/memory_13_19,'0','0',CPU/DM/memory_13_19_CLR,CPU/DM/memory_13_19_PRE);
CPU/DM/memory_13_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_2: FDCPE port map (CPU/DM/memory_13_2,'0','0',CPU/DM/memory_13_2_CLR,CPU/DM/memory_13_2_PRE);
CPU/DM/memory_13_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_20: FDCPE port map (CPU/DM/memory_13_20,'0','0',CPU/DM/memory_13_20_CLR,CPU/DM/memory_13_20_PRE);
CPU/DM/memory_13_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_21: FDCPE port map (CPU/DM/memory_13_21,'0','0',CPU/DM/memory_13_21_CLR,CPU/DM/memory_13_21_PRE);
CPU/DM/memory_13_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_22: FDCPE port map (CPU/DM/memory_13_22,'0','0',CPU/DM/memory_13_22_CLR,CPU/DM/memory_13_22_PRE);
CPU/DM/memory_13_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_23: FDCPE port map (CPU/DM/memory_13_23,'0','0',CPU/DM/memory_13_23_CLR,CPU/DM/memory_13_23_PRE);
CPU/DM/memory_13_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_24: FDCPE port map (CPU/DM/memory_13_24,'0','0',CPU/DM/memory_13_24_CLR,CPU/DM/memory_13_24_PRE);
CPU/DM/memory_13_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_25: FDCPE port map (CPU/DM/memory_13_25,'0','0',CPU/DM/memory_13_25_CLR,CPU/DM/memory_13_25_PRE);
CPU/DM/memory_13_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_26: FDCPE port map (CPU/DM/memory_13_26,'0','0',CPU/DM/memory_13_26_CLR,CPU/DM/memory_13_26_PRE);
CPU/DM/memory_13_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_27: FDCPE port map (CPU/DM/memory_13_27,'0','0',CPU/DM/memory_13_27_CLR,CPU/DM/memory_13_27_PRE);
CPU/DM/memory_13_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_28: FDCPE port map (CPU/DM/memory_13_28,'0','0',CPU/DM/memory_13_28_CLR,CPU/DM/memory_13_28_PRE);
CPU/DM/memory_13_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_29: FDCPE port map (CPU/DM/memory_13_29,'0','0',CPU/DM/memory_13_29_CLR,CPU/DM/memory_13_29_PRE);
CPU/DM/memory_13_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_3: FDCPE port map (CPU/DM/memory_13_3,'0','0',CPU/DM/memory_13_3_CLR,CPU/DM/memory_13_3_PRE);
CPU/DM/memory_13_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_30: FDCPE port map (CPU/DM/memory_13_30,'0','0',CPU/DM/memory_13_30_CLR,CPU/DM/memory_13_30_PRE);
CPU/DM/memory_13_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_31: FDCPE port map (CPU/DM/memory_13_31,'0','0',CPU/DM/memory_13_31_CLR,CPU/DM/memory_13_31_PRE);
CPU/DM/memory_13_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_4: FDCPE port map (CPU/DM/memory_13_4,'0','0',CPU/DM/memory_13_4_CLR,CPU/DM/memory_13_4_PRE);
CPU/DM/memory_13_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_5: FDCPE port map (CPU/DM/memory_13_5,'0','0',CPU/DM/memory_13_5_CLR,CPU/DM/memory_13_5_PRE);
CPU/DM/memory_13_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_6: FDCPE port map (CPU/DM/memory_13_6,'0','0',CPU/DM/memory_13_6_CLR,CPU/DM/memory_13_6_PRE);
CPU/DM/memory_13_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_7: FDCPE port map (CPU/DM/memory_13_7,'0','0',CPU/DM/memory_13_7_CLR,CPU/DM/memory_13_7_PRE);
CPU/DM/memory_13_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_8: FDCPE port map (CPU/DM/memory_13_8,'0','0',CPU/DM/memory_13_8_CLR,CPU/DM/memory_13_8_PRE);
CPU/DM/memory_13_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_13_9: FDCPE port map (CPU/DM/memory_13_9,'0','0',CPU/DM/memory_13_9_CLR,CPU/DM/memory_13_9_PRE);
CPU/DM/memory_13_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_13_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_0: FDCPE port map (CPU/DM/memory_14_0,'0','0',CPU/DM/memory_14_0_CLR,CPU/DM/memory_14_0_PRE);
CPU/DM/memory_14_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_1: FDCPE port map (CPU/DM/memory_14_1,'0','0',CPU/DM/memory_14_1_CLR,CPU/DM/memory_14_1_PRE);
CPU/DM/memory_14_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_10: FDCPE port map (CPU/DM/memory_14_10,'0','0',CPU/DM/memory_14_10_CLR,CPU/DM/memory_14_10_PRE);
CPU/DM/memory_14_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_11: FDCPE port map (CPU/DM/memory_14_11,'0','0',CPU/DM/memory_14_11_CLR,CPU/DM/memory_14_11_PRE);
CPU/DM/memory_14_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_12: FDCPE port map (CPU/DM/memory_14_12,'0','0',CPU/DM/memory_14_12_CLR,CPU/DM/memory_14_12_PRE);
CPU/DM/memory_14_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_13: FDCPE port map (CPU/DM/memory_14_13,'0','0',CPU/DM/memory_14_13_CLR,CPU/DM/memory_14_13_PRE);
CPU/DM/memory_14_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_14: FDCPE port map (CPU/DM/memory_14_14,'0','0',CPU/DM/memory_14_14_CLR,CPU/DM/memory_14_14_PRE);
CPU/DM/memory_14_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_15: FDCPE port map (CPU/DM/memory_14_15,'0','0',CPU/DM/memory_14_15_CLR,CPU/DM/memory_14_15_PRE);
CPU/DM/memory_14_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_16: FDCPE port map (CPU/DM/memory_14_16,'0','0',CPU/DM/memory_14_16_CLR,CPU/DM/memory_14_16_PRE);
CPU/DM/memory_14_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_17: FDCPE port map (CPU/DM/memory_14_17,'0','0',CPU/DM/memory_14_17_CLR,CPU/DM/memory_14_17_PRE);
CPU/DM/memory_14_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_18: FDCPE port map (CPU/DM/memory_14_18,'0','0',CPU/DM/memory_14_18_CLR,CPU/DM/memory_14_18_PRE);
CPU/DM/memory_14_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_19: FDCPE port map (CPU/DM/memory_14_19,'0','0',CPU/DM/memory_14_19_CLR,CPU/DM/memory_14_19_PRE);
CPU/DM/memory_14_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_2: FDCPE port map (CPU/DM/memory_14_2,'0','0',CPU/DM/memory_14_2_CLR,CPU/DM/memory_14_2_PRE);
CPU/DM/memory_14_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_20: FDCPE port map (CPU/DM/memory_14_20,'0','0',CPU/DM/memory_14_20_CLR,CPU/DM/memory_14_20_PRE);
CPU/DM/memory_14_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_21: FDCPE port map (CPU/DM/memory_14_21,'0','0',CPU/DM/memory_14_21_CLR,CPU/DM/memory_14_21_PRE);
CPU/DM/memory_14_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_22: FDCPE port map (CPU/DM/memory_14_22,'0','0',CPU/DM/memory_14_22_CLR,CPU/DM/memory_14_22_PRE);
CPU/DM/memory_14_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_23: FDCPE port map (CPU/DM/memory_14_23,'0','0',CPU/DM/memory_14_23_CLR,CPU/DM/memory_14_23_PRE);
CPU/DM/memory_14_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_24: FDCPE port map (CPU/DM/memory_14_24,'0','0',CPU/DM/memory_14_24_CLR,CPU/DM/memory_14_24_PRE);
CPU/DM/memory_14_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_25: FDCPE port map (CPU/DM/memory_14_25,'0','0',CPU/DM/memory_14_25_CLR,CPU/DM/memory_14_25_PRE);
CPU/DM/memory_14_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_26: FDCPE port map (CPU/DM/memory_14_26,'0','0',CPU/DM/memory_14_26_CLR,CPU/DM/memory_14_26_PRE);
CPU/DM/memory_14_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_27: FDCPE port map (CPU/DM/memory_14_27,'0','0',CPU/DM/memory_14_27_CLR,CPU/DM/memory_14_27_PRE);
CPU/DM/memory_14_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_28: FDCPE port map (CPU/DM/memory_14_28,'0','0',CPU/DM/memory_14_28_CLR,CPU/DM/memory_14_28_PRE);
CPU/DM/memory_14_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_29: FDCPE port map (CPU/DM/memory_14_29,'0','0',CPU/DM/memory_14_29_CLR,CPU/DM/memory_14_29_PRE);
CPU/DM/memory_14_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_3: FDCPE port map (CPU/DM/memory_14_3,'0','0',CPU/DM/memory_14_3_CLR,CPU/DM/memory_14_3_PRE);
CPU/DM/memory_14_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_30: FDCPE port map (CPU/DM/memory_14_30,'0','0',CPU/DM/memory_14_30_CLR,CPU/DM/memory_14_30_PRE);
CPU/DM/memory_14_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_31: FDCPE port map (CPU/DM/memory_14_31,'0','0',CPU/DM/memory_14_31_CLR,CPU/DM/memory_14_31_PRE);
CPU/DM/memory_14_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_4: FDCPE port map (CPU/DM/memory_14_4,'0','0',CPU/DM/memory_14_4_CLR,CPU/DM/memory_14_4_PRE);
CPU/DM/memory_14_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_5: FDCPE port map (CPU/DM/memory_14_5,'0','0',CPU/DM/memory_14_5_CLR,CPU/DM/memory_14_5_PRE);
CPU/DM/memory_14_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_6: FDCPE port map (CPU/DM/memory_14_6,'0','0',CPU/DM/memory_14_6_CLR,CPU/DM/memory_14_6_PRE);
CPU/DM/memory_14_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_7: FDCPE port map (CPU/DM/memory_14_7,'0','0',CPU/DM/memory_14_7_CLR,CPU/DM/memory_14_7_PRE);
CPU/DM/memory_14_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_8: FDCPE port map (CPU/DM/memory_14_8,'0','0',CPU/DM/memory_14_8_CLR,CPU/DM/memory_14_8_PRE);
CPU/DM/memory_14_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_14_9: FDCPE port map (CPU/DM/memory_14_9,'0','0',CPU/DM/memory_14_9_CLR,CPU/DM/memory_14_9_PRE);
CPU/DM/memory_14_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_14_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_0: FDCPE port map (CPU/DM/memory_15_0,'0','0',CPU/DM/memory_15_0_CLR,CPU/DM/memory_15_0_PRE);
CPU/DM/memory_15_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_1: FDCPE port map (CPU/DM/memory_15_1,'0','0',CPU/DM/memory_15_1_CLR,CPU/DM/memory_15_1_PRE);
CPU/DM/memory_15_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_10: FDCPE port map (CPU/DM/memory_15_10,'0','0',CPU/DM/memory_15_10_CLR,CPU/DM/memory_15_10_PRE);
CPU/DM/memory_15_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_11: FDCPE port map (CPU/DM/memory_15_11,'0','0',CPU/DM/memory_15_11_CLR,CPU/DM/memory_15_11_PRE);
CPU/DM/memory_15_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_12: FDCPE port map (CPU/DM/memory_15_12,'0','0',CPU/DM/memory_15_12_CLR,CPU/DM/memory_15_12_PRE);
CPU/DM/memory_15_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_13: FDCPE port map (CPU/DM/memory_15_13,'0','0',CPU/DM/memory_15_13_CLR,CPU/DM/memory_15_13_PRE);
CPU/DM/memory_15_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_14: FDCPE port map (CPU/DM/memory_15_14,'0','0',CPU/DM/memory_15_14_CLR,CPU/DM/memory_15_14_PRE);
CPU/DM/memory_15_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_15: FDCPE port map (CPU/DM/memory_15_15,'0','0',CPU/DM/memory_15_15_CLR,CPU/DM/memory_15_15_PRE);
CPU/DM/memory_15_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_16: FDCPE port map (CPU/DM/memory_15_16,'0','0',CPU/DM/memory_15_16_CLR,CPU/DM/memory_15_16_PRE);
CPU/DM/memory_15_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_17: FDCPE port map (CPU/DM/memory_15_17,'0','0',CPU/DM/memory_15_17_CLR,CPU/DM/memory_15_17_PRE);
CPU/DM/memory_15_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_18: FDCPE port map (CPU/DM/memory_15_18,'0','0',CPU/DM/memory_15_18_CLR,CPU/DM/memory_15_18_PRE);
CPU/DM/memory_15_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_19: FDCPE port map (CPU/DM/memory_15_19,'0','0',CPU/DM/memory_15_19_CLR,CPU/DM/memory_15_19_PRE);
CPU/DM/memory_15_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_2: FDCPE port map (CPU/DM/memory_15_2,'0','0',CPU/DM/memory_15_2_CLR,CPU/DM/memory_15_2_PRE);
CPU/DM/memory_15_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_20: FDCPE port map (CPU/DM/memory_15_20,'0','0',CPU/DM/memory_15_20_CLR,CPU/DM/memory_15_20_PRE);
CPU/DM/memory_15_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_21: FDCPE port map (CPU/DM/memory_15_21,'0','0',CPU/DM/memory_15_21_CLR,CPU/DM/memory_15_21_PRE);
CPU/DM/memory_15_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_22: FDCPE port map (CPU/DM/memory_15_22,'0','0',CPU/DM/memory_15_22_CLR,CPU/DM/memory_15_22_PRE);
CPU/DM/memory_15_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_23: FDCPE port map (CPU/DM/memory_15_23,'0','0',CPU/DM/memory_15_23_CLR,CPU/DM/memory_15_23_PRE);
CPU/DM/memory_15_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_24: FDCPE port map (CPU/DM/memory_15_24,'0','0',CPU/DM/memory_15_24_CLR,CPU/DM/memory_15_24_PRE);
CPU/DM/memory_15_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_25: FDCPE port map (CPU/DM/memory_15_25,'0','0',CPU/DM/memory_15_25_CLR,CPU/DM/memory_15_25_PRE);
CPU/DM/memory_15_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_26: FDCPE port map (CPU/DM/memory_15_26,'0','0',CPU/DM/memory_15_26_CLR,CPU/DM/memory_15_26_PRE);
CPU/DM/memory_15_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_27: FDCPE port map (CPU/DM/memory_15_27,'0','0',CPU/DM/memory_15_27_CLR,CPU/DM/memory_15_27_PRE);
CPU/DM/memory_15_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_28: FDCPE port map (CPU/DM/memory_15_28,'0','0',CPU/DM/memory_15_28_CLR,CPU/DM/memory_15_28_PRE);
CPU/DM/memory_15_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_29: FDCPE port map (CPU/DM/memory_15_29,'0','0',CPU/DM/memory_15_29_CLR,CPU/DM/memory_15_29_PRE);
CPU/DM/memory_15_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_3: FDCPE port map (CPU/DM/memory_15_3,'0','0',CPU/DM/memory_15_3_CLR,CPU/DM/memory_15_3_PRE);
CPU/DM/memory_15_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_30: FDCPE port map (CPU/DM/memory_15_30,'0','0',CPU/DM/memory_15_30_CLR,CPU/DM/memory_15_30_PRE);
CPU/DM/memory_15_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_31: FDCPE port map (CPU/DM/memory_15_31,'0','0',CPU/DM/memory_15_31_CLR,CPU/DM/memory_15_31_PRE);
CPU/DM/memory_15_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_4: FDCPE port map (CPU/DM/memory_15_4,'0','0',CPU/DM/memory_15_4_CLR,CPU/DM/memory_15_4_PRE);
CPU/DM/memory_15_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_5: FDCPE port map (CPU/DM/memory_15_5,'0','0',CPU/DM/memory_15_5_CLR,CPU/DM/memory_15_5_PRE);
CPU/DM/memory_15_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_6: FDCPE port map (CPU/DM/memory_15_6,'0','0',CPU/DM/memory_15_6_CLR,CPU/DM/memory_15_6_PRE);
CPU/DM/memory_15_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_7: FDCPE port map (CPU/DM/memory_15_7,'0','0',CPU/DM/memory_15_7_CLR,CPU/DM/memory_15_7_PRE);
CPU/DM/memory_15_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_8: FDCPE port map (CPU/DM/memory_15_8,'0','0',CPU/DM/memory_15_8_CLR,CPU/DM/memory_15_8_PRE);
CPU/DM/memory_15_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_15_9: FDCPE port map (CPU/DM/memory_15_9,'0','0',CPU/DM/memory_15_9_CLR,CPU/DM/memory_15_9_PRE);
CPU/DM/memory_15_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_15_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_0: FDCPE port map (CPU/DM/memory_16_0,'0','0',CPU/DM/memory_16_0_CLR,CPU/DM/memory_16_0_PRE);
CPU/DM/memory_16_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_1: FDCPE port map (CPU/DM/memory_16_1,'0','0',CPU/DM/memory_16_1_CLR,CPU/DM/memory_16_1_PRE);
CPU/DM/memory_16_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_10: FDCPE port map (CPU/DM/memory_16_10,'0','0',CPU/DM/memory_16_10_CLR,CPU/DM/memory_16_10_PRE);
CPU/DM/memory_16_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_11: FDCPE port map (CPU/DM/memory_16_11,'0','0',CPU/DM/memory_16_11_CLR,CPU/DM/memory_16_11_PRE);
CPU/DM/memory_16_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_12: FDCPE port map (CPU/DM/memory_16_12,'0','0',CPU/DM/memory_16_12_CLR,CPU/DM/memory_16_12_PRE);
CPU/DM/memory_16_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_13: FDCPE port map (CPU/DM/memory_16_13,'0','0',CPU/DM/memory_16_13_CLR,CPU/DM/memory_16_13_PRE);
CPU/DM/memory_16_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_14: FDCPE port map (CPU/DM/memory_16_14,'0','0',CPU/DM/memory_16_14_CLR,CPU/DM/memory_16_14_PRE);
CPU/DM/memory_16_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_15: FDCPE port map (CPU/DM/memory_16_15,'0','0',CPU/DM/memory_16_15_CLR,CPU/DM/memory_16_15_PRE);
CPU/DM/memory_16_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_16: FDCPE port map (CPU/DM/memory_16_16,'0','0',CPU/DM/memory_16_16_CLR,CPU/DM/memory_16_16_PRE);
CPU/DM/memory_16_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_17: FDCPE port map (CPU/DM/memory_16_17,'0','0',CPU/DM/memory_16_17_CLR,CPU/DM/memory_16_17_PRE);
CPU/DM/memory_16_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_18: FDCPE port map (CPU/DM/memory_16_18,'0','0',CPU/DM/memory_16_18_CLR,CPU/DM/memory_16_18_PRE);
CPU/DM/memory_16_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_19: FDCPE port map (CPU/DM/memory_16_19,'0','0',CPU/DM/memory_16_19_CLR,CPU/DM/memory_16_19_PRE);
CPU/DM/memory_16_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_2: FDCPE port map (CPU/DM/memory_16_2,'0','0',CPU/DM/memory_16_2_CLR,CPU/DM/memory_16_2_PRE);
CPU/DM/memory_16_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_20: FDCPE port map (CPU/DM/memory_16_20,'0','0',CPU/DM/memory_16_20_CLR,CPU/DM/memory_16_20_PRE);
CPU/DM/memory_16_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_21: FDCPE port map (CPU/DM/memory_16_21,'0','0',CPU/DM/memory_16_21_CLR,CPU/DM/memory_16_21_PRE);
CPU/DM/memory_16_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_22: FDCPE port map (CPU/DM/memory_16_22,'0','0',CPU/DM/memory_16_22_CLR,CPU/DM/memory_16_22_PRE);
CPU/DM/memory_16_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_23: FDCPE port map (CPU/DM/memory_16_23,'0','0',CPU/DM/memory_16_23_CLR,CPU/DM/memory_16_23_PRE);
CPU/DM/memory_16_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_24: FDCPE port map (CPU/DM/memory_16_24,'0','0',CPU/DM/memory_16_24_CLR,CPU/DM/memory_16_24_PRE);
CPU/DM/memory_16_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_25: FDCPE port map (CPU/DM/memory_16_25,'0','0',CPU/DM/memory_16_25_CLR,CPU/DM/memory_16_25_PRE);
CPU/DM/memory_16_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_26: FDCPE port map (CPU/DM/memory_16_26,'0','0',CPU/DM/memory_16_26_CLR,CPU/DM/memory_16_26_PRE);
CPU/DM/memory_16_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_27: FDCPE port map (CPU/DM/memory_16_27,'0','0',CPU/DM/memory_16_27_CLR,CPU/DM/memory_16_27_PRE);
CPU/DM/memory_16_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_28: FDCPE port map (CPU/DM/memory_16_28,'0','0',CPU/DM/memory_16_28_CLR,CPU/DM/memory_16_28_PRE);
CPU/DM/memory_16_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_29: FDCPE port map (CPU/DM/memory_16_29,'0','0',CPU/DM/memory_16_29_CLR,CPU/DM/memory_16_29_PRE);
CPU/DM/memory_16_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_3: FDCPE port map (CPU/DM/memory_16_3,'0','0',CPU/DM/memory_16_3_CLR,CPU/DM/memory_16_3_PRE);
CPU/DM/memory_16_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_30: FDCPE port map (CPU/DM/memory_16_30,'0','0',CPU/DM/memory_16_30_CLR,CPU/DM/memory_16_30_PRE);
CPU/DM/memory_16_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_31: FDCPE port map (CPU/DM/memory_16_31,'0','0',CPU/DM/memory_16_31_CLR,CPU/DM/memory_16_31_PRE);
CPU/DM/memory_16_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_4: FDCPE port map (CPU/DM/memory_16_4,'0','0',CPU/DM/memory_16_4_CLR,CPU/DM/memory_16_4_PRE);
CPU/DM/memory_16_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_5: FDCPE port map (CPU/DM/memory_16_5,'0','0',CPU/DM/memory_16_5_CLR,CPU/DM/memory_16_5_PRE);
CPU/DM/memory_16_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_6: FDCPE port map (CPU/DM/memory_16_6,'0','0',CPU/DM/memory_16_6_CLR,CPU/DM/memory_16_6_PRE);
CPU/DM/memory_16_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_7: FDCPE port map (CPU/DM/memory_16_7,'0','0',CPU/DM/memory_16_7_CLR,CPU/DM/memory_16_7_PRE);
CPU/DM/memory_16_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_8: FDCPE port map (CPU/DM/memory_16_8,'0','0',CPU/DM/memory_16_8_CLR,CPU/DM/memory_16_8_PRE);
CPU/DM/memory_16_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_16_9: FDCPE port map (CPU/DM/memory_16_9,'0','0',CPU/DM/memory_16_9_CLR,CPU/DM/memory_16_9_PRE);
CPU/DM/memory_16_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_16_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_0: FDCPE port map (CPU/DM/memory_17_0,'0','0',CPU/DM/memory_17_0_CLR,CPU/DM/memory_17_0_PRE);
CPU/DM/memory_17_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_1: FDCPE port map (CPU/DM/memory_17_1,'0','0',CPU/DM/memory_17_1_CLR,CPU/DM/memory_17_1_PRE);
CPU/DM/memory_17_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_10: FDCPE port map (CPU/DM/memory_17_10,'0','0',CPU/DM/memory_17_10_CLR,CPU/DM/memory_17_10_PRE);
CPU/DM/memory_17_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_11: FDCPE port map (CPU/DM/memory_17_11,'0','0',CPU/DM/memory_17_11_CLR,CPU/DM/memory_17_11_PRE);
CPU/DM/memory_17_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_12: FDCPE port map (CPU/DM/memory_17_12,'0','0',CPU/DM/memory_17_12_CLR,CPU/DM/memory_17_12_PRE);
CPU/DM/memory_17_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_13: FDCPE port map (CPU/DM/memory_17_13,'0','0',CPU/DM/memory_17_13_CLR,CPU/DM/memory_17_13_PRE);
CPU/DM/memory_17_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_14: FDCPE port map (CPU/DM/memory_17_14,'0','0',CPU/DM/memory_17_14_CLR,CPU/DM/memory_17_14_PRE);
CPU/DM/memory_17_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_15: FDCPE port map (CPU/DM/memory_17_15,'0','0',CPU/DM/memory_17_15_CLR,CPU/DM/memory_17_15_PRE);
CPU/DM/memory_17_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_16: FDCPE port map (CPU/DM/memory_17_16,'0','0',CPU/DM/memory_17_16_CLR,CPU/DM/memory_17_16_PRE);
CPU/DM/memory_17_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_17: FDCPE port map (CPU/DM/memory_17_17,'0','0',CPU/DM/memory_17_17_CLR,CPU/DM/memory_17_17_PRE);
CPU/DM/memory_17_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_18: FDCPE port map (CPU/DM/memory_17_18,'0','0',CPU/DM/memory_17_18_CLR,CPU/DM/memory_17_18_PRE);
CPU/DM/memory_17_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_19: FDCPE port map (CPU/DM/memory_17_19,'0','0',CPU/DM/memory_17_19_CLR,CPU/DM/memory_17_19_PRE);
CPU/DM/memory_17_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_2: FDCPE port map (CPU/DM/memory_17_2,'0','0',CPU/DM/memory_17_2_CLR,CPU/DM/memory_17_2_PRE);
CPU/DM/memory_17_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_20: FDCPE port map (CPU/DM/memory_17_20,'0','0',CPU/DM/memory_17_20_CLR,CPU/DM/memory_17_20_PRE);
CPU/DM/memory_17_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_21: FDCPE port map (CPU/DM/memory_17_21,'0','0',CPU/DM/memory_17_21_CLR,CPU/DM/memory_17_21_PRE);
CPU/DM/memory_17_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_22: FDCPE port map (CPU/DM/memory_17_22,'0','0',CPU/DM/memory_17_22_CLR,CPU/DM/memory_17_22_PRE);
CPU/DM/memory_17_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_23: FDCPE port map (CPU/DM/memory_17_23,'0','0',CPU/DM/memory_17_23_CLR,CPU/DM/memory_17_23_PRE);
CPU/DM/memory_17_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_24: FDCPE port map (CPU/DM/memory_17_24,'0','0',CPU/DM/memory_17_24_CLR,CPU/DM/memory_17_24_PRE);
CPU/DM/memory_17_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_25: FDCPE port map (CPU/DM/memory_17_25,'0','0',CPU/DM/memory_17_25_CLR,CPU/DM/memory_17_25_PRE);
CPU/DM/memory_17_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_26: FDCPE port map (CPU/DM/memory_17_26,'0','0',CPU/DM/memory_17_26_CLR,CPU/DM/memory_17_26_PRE);
CPU/DM/memory_17_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_27: FDCPE port map (CPU/DM/memory_17_27,'0','0',CPU/DM/memory_17_27_CLR,CPU/DM/memory_17_27_PRE);
CPU/DM/memory_17_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_28: FDCPE port map (CPU/DM/memory_17_28,'0','0',CPU/DM/memory_17_28_CLR,CPU/DM/memory_17_28_PRE);
CPU/DM/memory_17_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_29: FDCPE port map (CPU/DM/memory_17_29,'0','0',CPU/DM/memory_17_29_CLR,CPU/DM/memory_17_29_PRE);
CPU/DM/memory_17_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_3: FDCPE port map (CPU/DM/memory_17_3,'0','0',CPU/DM/memory_17_3_CLR,CPU/DM/memory_17_3_PRE);
CPU/DM/memory_17_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_30: FDCPE port map (CPU/DM/memory_17_30,'0','0',CPU/DM/memory_17_30_CLR,CPU/DM/memory_17_30_PRE);
CPU/DM/memory_17_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_31: FDCPE port map (CPU/DM/memory_17_31,'0','0',CPU/DM/memory_17_31_CLR,CPU/DM/memory_17_31_PRE);
CPU/DM/memory_17_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_4: FDCPE port map (CPU/DM/memory_17_4,'0','0',CPU/DM/memory_17_4_CLR,CPU/DM/memory_17_4_PRE);
CPU/DM/memory_17_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_5: FDCPE port map (CPU/DM/memory_17_5,'0','0',CPU/DM/memory_17_5_CLR,CPU/DM/memory_17_5_PRE);
CPU/DM/memory_17_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_6: FDCPE port map (CPU/DM/memory_17_6,'0','0',CPU/DM/memory_17_6_CLR,CPU/DM/memory_17_6_PRE);
CPU/DM/memory_17_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_7: FDCPE port map (CPU/DM/memory_17_7,'0','0',CPU/DM/memory_17_7_CLR,CPU/DM/memory_17_7_PRE);
CPU/DM/memory_17_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_8: FDCPE port map (CPU/DM/memory_17_8,'0','0',CPU/DM/memory_17_8_CLR,CPU/DM/memory_17_8_PRE);
CPU/DM/memory_17_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_17_9: FDCPE port map (CPU/DM/memory_17_9,'0','0',CPU/DM/memory_17_9_CLR,CPU/DM/memory_17_9_PRE);
CPU/DM/memory_17_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_17_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_0: FDCPE port map (CPU/DM/memory_18_0,'0','0',CPU/DM/memory_18_0_CLR,CPU/DM/memory_18_0_PRE);
CPU/DM/memory_18_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_1: FDCPE port map (CPU/DM/memory_18_1,'0','0',CPU/DM/memory_18_1_CLR,CPU/DM/memory_18_1_PRE);
CPU/DM/memory_18_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_10: FDCPE port map (CPU/DM/memory_18_10,'0','0',CPU/DM/memory_18_10_CLR,CPU/DM/memory_18_10_PRE);
CPU/DM/memory_18_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_11: FDCPE port map (CPU/DM/memory_18_11,'0','0',CPU/DM/memory_18_11_CLR,CPU/DM/memory_18_11_PRE);
CPU/DM/memory_18_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_12: FDCPE port map (CPU/DM/memory_18_12,'0','0',CPU/DM/memory_18_12_CLR,CPU/DM/memory_18_12_PRE);
CPU/DM/memory_18_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_13: FDCPE port map (CPU/DM/memory_18_13,'0','0',CPU/DM/memory_18_13_CLR,CPU/DM/memory_18_13_PRE);
CPU/DM/memory_18_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_14: FDCPE port map (CPU/DM/memory_18_14,'0','0',CPU/DM/memory_18_14_CLR,CPU/DM/memory_18_14_PRE);
CPU/DM/memory_18_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_15: FDCPE port map (CPU/DM/memory_18_15,'0','0',CPU/DM/memory_18_15_CLR,CPU/DM/memory_18_15_PRE);
CPU/DM/memory_18_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_16: FDCPE port map (CPU/DM/memory_18_16,'0','0',CPU/DM/memory_18_16_CLR,CPU/DM/memory_18_16_PRE);
CPU/DM/memory_18_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_17: FDCPE port map (CPU/DM/memory_18_17,'0','0',CPU/DM/memory_18_17_CLR,CPU/DM/memory_18_17_PRE);
CPU/DM/memory_18_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_18: FDCPE port map (CPU/DM/memory_18_18,'0','0',CPU/DM/memory_18_18_CLR,CPU/DM/memory_18_18_PRE);
CPU/DM/memory_18_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_19: FDCPE port map (CPU/DM/memory_18_19,'0','0',CPU/DM/memory_18_19_CLR,CPU/DM/memory_18_19_PRE);
CPU/DM/memory_18_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_2: FDCPE port map (CPU/DM/memory_18_2,'0','0',CPU/DM/memory_18_2_CLR,CPU/DM/memory_18_2_PRE);
CPU/DM/memory_18_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_20: FDCPE port map (CPU/DM/memory_18_20,'0','0',CPU/DM/memory_18_20_CLR,CPU/DM/memory_18_20_PRE);
CPU/DM/memory_18_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_21: FDCPE port map (CPU/DM/memory_18_21,'0','0',CPU/DM/memory_18_21_CLR,CPU/DM/memory_18_21_PRE);
CPU/DM/memory_18_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_22: FDCPE port map (CPU/DM/memory_18_22,'0','0',CPU/DM/memory_18_22_CLR,CPU/DM/memory_18_22_PRE);
CPU/DM/memory_18_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_23: FDCPE port map (CPU/DM/memory_18_23,'0','0',CPU/DM/memory_18_23_CLR,CPU/DM/memory_18_23_PRE);
CPU/DM/memory_18_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_24: FDCPE port map (CPU/DM/memory_18_24,'0','0',CPU/DM/memory_18_24_CLR,CPU/DM/memory_18_24_PRE);
CPU/DM/memory_18_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_25: FDCPE port map (CPU/DM/memory_18_25,'0','0',CPU/DM/memory_18_25_CLR,CPU/DM/memory_18_25_PRE);
CPU/DM/memory_18_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_26: FDCPE port map (CPU/DM/memory_18_26,'0','0',CPU/DM/memory_18_26_CLR,CPU/DM/memory_18_26_PRE);
CPU/DM/memory_18_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_27: FDCPE port map (CPU/DM/memory_18_27,'0','0',CPU/DM/memory_18_27_CLR,CPU/DM/memory_18_27_PRE);
CPU/DM/memory_18_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_28: FDCPE port map (CPU/DM/memory_18_28,'0','0',CPU/DM/memory_18_28_CLR,CPU/DM/memory_18_28_PRE);
CPU/DM/memory_18_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_29: FDCPE port map (CPU/DM/memory_18_29,'0','0',CPU/DM/memory_18_29_CLR,CPU/DM/memory_18_29_PRE);
CPU/DM/memory_18_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_3: FDCPE port map (CPU/DM/memory_18_3,'0','0',CPU/DM/memory_18_3_CLR,CPU/DM/memory_18_3_PRE);
CPU/DM/memory_18_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_30: FDCPE port map (CPU/DM/memory_18_30,'0','0',CPU/DM/memory_18_30_CLR,CPU/DM/memory_18_30_PRE);
CPU/DM/memory_18_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_31: FDCPE port map (CPU/DM/memory_18_31,'0','0',CPU/DM/memory_18_31_CLR,CPU/DM/memory_18_31_PRE);
CPU/DM/memory_18_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_4: FDCPE port map (CPU/DM/memory_18_4,'0','0',CPU/DM/memory_18_4_CLR,CPU/DM/memory_18_4_PRE);
CPU/DM/memory_18_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_5: FDCPE port map (CPU/DM/memory_18_5,'0','0',CPU/DM/memory_18_5_CLR,CPU/DM/memory_18_5_PRE);
CPU/DM/memory_18_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_6: FDCPE port map (CPU/DM/memory_18_6,'0','0',CPU/DM/memory_18_6_CLR,CPU/DM/memory_18_6_PRE);
CPU/DM/memory_18_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_7: FDCPE port map (CPU/DM/memory_18_7,'0','0',CPU/DM/memory_18_7_CLR,CPU/DM/memory_18_7_PRE);
CPU/DM/memory_18_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_8: FDCPE port map (CPU/DM/memory_18_8,'0','0',CPU/DM/memory_18_8_CLR,CPU/DM/memory_18_8_PRE);
CPU/DM/memory_18_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_18_9: FDCPE port map (CPU/DM/memory_18_9,'0','0',CPU/DM/memory_18_9_CLR,CPU/DM/memory_18_9_PRE);
CPU/DM/memory_18_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_18_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_0: FDCPE port map (CPU/DM/memory_19_0,'0','0',CPU/DM/memory_19_0_CLR,CPU/DM/memory_19_0_PRE);
CPU/DM/memory_19_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_1: FDCPE port map (CPU/DM/memory_19_1,'0','0',CPU/DM/memory_19_1_CLR,CPU/DM/memory_19_1_PRE);
CPU/DM/memory_19_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_10: FDCPE port map (CPU/DM/memory_19_10,'0','0',CPU/DM/memory_19_10_CLR,CPU/DM/memory_19_10_PRE);
CPU/DM/memory_19_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_11: FDCPE port map (CPU/DM/memory_19_11,'0','0',CPU/DM/memory_19_11_CLR,CPU/DM/memory_19_11_PRE);
CPU/DM/memory_19_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_12: FDCPE port map (CPU/DM/memory_19_12,'0','0',CPU/DM/memory_19_12_CLR,CPU/DM/memory_19_12_PRE);
CPU/DM/memory_19_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_13: FDCPE port map (CPU/DM/memory_19_13,'0','0',CPU/DM/memory_19_13_CLR,CPU/DM/memory_19_13_PRE);
CPU/DM/memory_19_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_14: FDCPE port map (CPU/DM/memory_19_14,'0','0',CPU/DM/memory_19_14_CLR,CPU/DM/memory_19_14_PRE);
CPU/DM/memory_19_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_15: FDCPE port map (CPU/DM/memory_19_15,'0','0',CPU/DM/memory_19_15_CLR,CPU/DM/memory_19_15_PRE);
CPU/DM/memory_19_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_16: FDCPE port map (CPU/DM/memory_19_16,'0','0',CPU/DM/memory_19_16_CLR,CPU/DM/memory_19_16_PRE);
CPU/DM/memory_19_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_17: FDCPE port map (CPU/DM/memory_19_17,'0','0',CPU/DM/memory_19_17_CLR,CPU/DM/memory_19_17_PRE);
CPU/DM/memory_19_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_18: FDCPE port map (CPU/DM/memory_19_18,'0','0',CPU/DM/memory_19_18_CLR,CPU/DM/memory_19_18_PRE);
CPU/DM/memory_19_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_19: FDCPE port map (CPU/DM/memory_19_19,'0','0',CPU/DM/memory_19_19_CLR,CPU/DM/memory_19_19_PRE);
CPU/DM/memory_19_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_2: FDCPE port map (CPU/DM/memory_19_2,'0','0',CPU/DM/memory_19_2_CLR,CPU/DM/memory_19_2_PRE);
CPU/DM/memory_19_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_20: FDCPE port map (CPU/DM/memory_19_20,'0','0',CPU/DM/memory_19_20_CLR,CPU/DM/memory_19_20_PRE);
CPU/DM/memory_19_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_21: FDCPE port map (CPU/DM/memory_19_21,'0','0',CPU/DM/memory_19_21_CLR,CPU/DM/memory_19_21_PRE);
CPU/DM/memory_19_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_22: FDCPE port map (CPU/DM/memory_19_22,'0','0',CPU/DM/memory_19_22_CLR,CPU/DM/memory_19_22_PRE);
CPU/DM/memory_19_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_23: FDCPE port map (CPU/DM/memory_19_23,'0','0',CPU/DM/memory_19_23_CLR,CPU/DM/memory_19_23_PRE);
CPU/DM/memory_19_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_24: FDCPE port map (CPU/DM/memory_19_24,'0','0',CPU/DM/memory_19_24_CLR,CPU/DM/memory_19_24_PRE);
CPU/DM/memory_19_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_25: FDCPE port map (CPU/DM/memory_19_25,'0','0',CPU/DM/memory_19_25_CLR,CPU/DM/memory_19_25_PRE);
CPU/DM/memory_19_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_26: FDCPE port map (CPU/DM/memory_19_26,'0','0',CPU/DM/memory_19_26_CLR,CPU/DM/memory_19_26_PRE);
CPU/DM/memory_19_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_27: FDCPE port map (CPU/DM/memory_19_27,'0','0',CPU/DM/memory_19_27_CLR,CPU/DM/memory_19_27_PRE);
CPU/DM/memory_19_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_28: FDCPE port map (CPU/DM/memory_19_28,'0','0',CPU/DM/memory_19_28_CLR,CPU/DM/memory_19_28_PRE);
CPU/DM/memory_19_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_29: FDCPE port map (CPU/DM/memory_19_29,'0','0',CPU/DM/memory_19_29_CLR,CPU/DM/memory_19_29_PRE);
CPU/DM/memory_19_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_3: FDCPE port map (CPU/DM/memory_19_3,'0','0',CPU/DM/memory_19_3_CLR,CPU/DM/memory_19_3_PRE);
CPU/DM/memory_19_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_30: FDCPE port map (CPU/DM/memory_19_30,'0','0',CPU/DM/memory_19_30_CLR,CPU/DM/memory_19_30_PRE);
CPU/DM/memory_19_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_31: FDCPE port map (CPU/DM/memory_19_31,'0','0',CPU/DM/memory_19_31_CLR,CPU/DM/memory_19_31_PRE);
CPU/DM/memory_19_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_4: FDCPE port map (CPU/DM/memory_19_4,'0','0',CPU/DM/memory_19_4_CLR,CPU/DM/memory_19_4_PRE);
CPU/DM/memory_19_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_5: FDCPE port map (CPU/DM/memory_19_5,'0','0',CPU/DM/memory_19_5_CLR,CPU/DM/memory_19_5_PRE);
CPU/DM/memory_19_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_6: FDCPE port map (CPU/DM/memory_19_6,'0','0',CPU/DM/memory_19_6_CLR,CPU/DM/memory_19_6_PRE);
CPU/DM/memory_19_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_7: FDCPE port map (CPU/DM/memory_19_7,'0','0',CPU/DM/memory_19_7_CLR,CPU/DM/memory_19_7_PRE);
CPU/DM/memory_19_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_8: FDCPE port map (CPU/DM/memory_19_8,'0','0',CPU/DM/memory_19_8_CLR,CPU/DM/memory_19_8_PRE);
CPU/DM/memory_19_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_19_9: FDCPE port map (CPU/DM/memory_19_9,'0','0',CPU/DM/memory_19_9_CLR,CPU/DM/memory_19_9_PRE);
CPU/DM/memory_19_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_19_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_0: FDCPE port map (CPU/DM/memory_20_0,'0','0',CPU/DM/memory_20_0_CLR,CPU/DM/memory_20_0_PRE);
CPU/DM/memory_20_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_1: FDCPE port map (CPU/DM/memory_20_1,'0','0',CPU/DM/memory_20_1_CLR,CPU/DM/memory_20_1_PRE);
CPU/DM/memory_20_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_10: FDCPE port map (CPU/DM/memory_20_10,'0','0',CPU/DM/memory_20_10_CLR,CPU/DM/memory_20_10_PRE);
CPU/DM/memory_20_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_11: FDCPE port map (CPU/DM/memory_20_11,'0','0',CPU/DM/memory_20_11_CLR,CPU/DM/memory_20_11_PRE);
CPU/DM/memory_20_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_12: FDCPE port map (CPU/DM/memory_20_12,'0','0',CPU/DM/memory_20_12_CLR,CPU/DM/memory_20_12_PRE);
CPU/DM/memory_20_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_13: FDCPE port map (CPU/DM/memory_20_13,'0','0',CPU/DM/memory_20_13_CLR,CPU/DM/memory_20_13_PRE);
CPU/DM/memory_20_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_14: FDCPE port map (CPU/DM/memory_20_14,'0','0',CPU/DM/memory_20_14_CLR,CPU/DM/memory_20_14_PRE);
CPU/DM/memory_20_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_15: FDCPE port map (CPU/DM/memory_20_15,'0','0',CPU/DM/memory_20_15_CLR,CPU/DM/memory_20_15_PRE);
CPU/DM/memory_20_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_16: FDCPE port map (CPU/DM/memory_20_16,'0','0',CPU/DM/memory_20_16_CLR,CPU/DM/memory_20_16_PRE);
CPU/DM/memory_20_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_17: FDCPE port map (CPU/DM/memory_20_17,'0','0',CPU/DM/memory_20_17_CLR,CPU/DM/memory_20_17_PRE);
CPU/DM/memory_20_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_18: FDCPE port map (CPU/DM/memory_20_18,'0','0',CPU/DM/memory_20_18_CLR,CPU/DM/memory_20_18_PRE);
CPU/DM/memory_20_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_19: FDCPE port map (CPU/DM/memory_20_19,'0','0',CPU/DM/memory_20_19_CLR,CPU/DM/memory_20_19_PRE);
CPU/DM/memory_20_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_2: FDCPE port map (CPU/DM/memory_20_2,'0','0',CPU/DM/memory_20_2_CLR,CPU/DM/memory_20_2_PRE);
CPU/DM/memory_20_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_20: FDCPE port map (CPU/DM/memory_20_20,'0','0',CPU/DM/memory_20_20_CLR,CPU/DM/memory_20_20_PRE);
CPU/DM/memory_20_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_21: FDCPE port map (CPU/DM/memory_20_21,'0','0',CPU/DM/memory_20_21_CLR,CPU/DM/memory_20_21_PRE);
CPU/DM/memory_20_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_22: FDCPE port map (CPU/DM/memory_20_22,'0','0',CPU/DM/memory_20_22_CLR,CPU/DM/memory_20_22_PRE);
CPU/DM/memory_20_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_23: FDCPE port map (CPU/DM/memory_20_23,'0','0',CPU/DM/memory_20_23_CLR,CPU/DM/memory_20_23_PRE);
CPU/DM/memory_20_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_24: FDCPE port map (CPU/DM/memory_20_24,'0','0',CPU/DM/memory_20_24_CLR,CPU/DM/memory_20_24_PRE);
CPU/DM/memory_20_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_25: FDCPE port map (CPU/DM/memory_20_25,'0','0',CPU/DM/memory_20_25_CLR,CPU/DM/memory_20_25_PRE);
CPU/DM/memory_20_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_26: FDCPE port map (CPU/DM/memory_20_26,'0','0',CPU/DM/memory_20_26_CLR,CPU/DM/memory_20_26_PRE);
CPU/DM/memory_20_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_27: FDCPE port map (CPU/DM/memory_20_27,'0','0',CPU/DM/memory_20_27_CLR,CPU/DM/memory_20_27_PRE);
CPU/DM/memory_20_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_28: FDCPE port map (CPU/DM/memory_20_28,'0','0',CPU/DM/memory_20_28_CLR,CPU/DM/memory_20_28_PRE);
CPU/DM/memory_20_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_29: FDCPE port map (CPU/DM/memory_20_29,'0','0',CPU/DM/memory_20_29_CLR,CPU/DM/memory_20_29_PRE);
CPU/DM/memory_20_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_3: FDCPE port map (CPU/DM/memory_20_3,'0','0',CPU/DM/memory_20_3_CLR,CPU/DM/memory_20_3_PRE);
CPU/DM/memory_20_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_30: FDCPE port map (CPU/DM/memory_20_30,'0','0',CPU/DM/memory_20_30_CLR,CPU/DM/memory_20_30_PRE);
CPU/DM/memory_20_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_31: FDCPE port map (CPU/DM/memory_20_31,'0','0',CPU/DM/memory_20_31_CLR,CPU/DM/memory_20_31_PRE);
CPU/DM/memory_20_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_4: FDCPE port map (CPU/DM/memory_20_4,'0','0',CPU/DM/memory_20_4_CLR,CPU/DM/memory_20_4_PRE);
CPU/DM/memory_20_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_5: FDCPE port map (CPU/DM/memory_20_5,'0','0',CPU/DM/memory_20_5_CLR,CPU/DM/memory_20_5_PRE);
CPU/DM/memory_20_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_6: FDCPE port map (CPU/DM/memory_20_6,'0','0',CPU/DM/memory_20_6_CLR,CPU/DM/memory_20_6_PRE);
CPU/DM/memory_20_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_7: FDCPE port map (CPU/DM/memory_20_7,'0','0',CPU/DM/memory_20_7_CLR,CPU/DM/memory_20_7_PRE);
CPU/DM/memory_20_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_8: FDCPE port map (CPU/DM/memory_20_8,'0','0',CPU/DM/memory_20_8_CLR,CPU/DM/memory_20_8_PRE);
CPU/DM/memory_20_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_20_9: FDCPE port map (CPU/DM/memory_20_9,'0','0',CPU/DM/memory_20_9_CLR,CPU/DM/memory_20_9_PRE);
CPU/DM/memory_20_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_20_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_0: FDCPE port map (CPU/DM/memory_21_0,'0','0',CPU/DM/memory_21_0_CLR,CPU/DM/memory_21_0_PRE);
CPU/DM/memory_21_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_1: FDCPE port map (CPU/DM/memory_21_1,'0','0',CPU/DM/memory_21_1_CLR,CPU/DM/memory_21_1_PRE);
CPU/DM/memory_21_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_10: FDCPE port map (CPU/DM/memory_21_10,'0','0',CPU/DM/memory_21_10_CLR,CPU/DM/memory_21_10_PRE);
CPU/DM/memory_21_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_11: FDCPE port map (CPU/DM/memory_21_11,'0','0',CPU/DM/memory_21_11_CLR,CPU/DM/memory_21_11_PRE);
CPU/DM/memory_21_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_12: FDCPE port map (CPU/DM/memory_21_12,'0','0',CPU/DM/memory_21_12_CLR,CPU/DM/memory_21_12_PRE);
CPU/DM/memory_21_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_13: FDCPE port map (CPU/DM/memory_21_13,'0','0',CPU/DM/memory_21_13_CLR,CPU/DM/memory_21_13_PRE);
CPU/DM/memory_21_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_14: FDCPE port map (CPU/DM/memory_21_14,'0','0',CPU/DM/memory_21_14_CLR,CPU/DM/memory_21_14_PRE);
CPU/DM/memory_21_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_15: FDCPE port map (CPU/DM/memory_21_15,'0','0',CPU/DM/memory_21_15_CLR,CPU/DM/memory_21_15_PRE);
CPU/DM/memory_21_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_16: FDCPE port map (CPU/DM/memory_21_16,'0','0',CPU/DM/memory_21_16_CLR,CPU/DM/memory_21_16_PRE);
CPU/DM/memory_21_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_17: FDCPE port map (CPU/DM/memory_21_17,'0','0',CPU/DM/memory_21_17_CLR,CPU/DM/memory_21_17_PRE);
CPU/DM/memory_21_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_18: FDCPE port map (CPU/DM/memory_21_18,'0','0',CPU/DM/memory_21_18_CLR,CPU/DM/memory_21_18_PRE);
CPU/DM/memory_21_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_19: FDCPE port map (CPU/DM/memory_21_19,'0','0',CPU/DM/memory_21_19_CLR,CPU/DM/memory_21_19_PRE);
CPU/DM/memory_21_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_2: FDCPE port map (CPU/DM/memory_21_2,'0','0',CPU/DM/memory_21_2_CLR,CPU/DM/memory_21_2_PRE);
CPU/DM/memory_21_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_20: FDCPE port map (CPU/DM/memory_21_20,'0','0',CPU/DM/memory_21_20_CLR,CPU/DM/memory_21_20_PRE);
CPU/DM/memory_21_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_21: FDCPE port map (CPU/DM/memory_21_21,'0','0',CPU/DM/memory_21_21_CLR,CPU/DM/memory_21_21_PRE);
CPU/DM/memory_21_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_22: FDCPE port map (CPU/DM/memory_21_22,'0','0',CPU/DM/memory_21_22_CLR,CPU/DM/memory_21_22_PRE);
CPU/DM/memory_21_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_23: FDCPE port map (CPU/DM/memory_21_23,'0','0',CPU/DM/memory_21_23_CLR,CPU/DM/memory_21_23_PRE);
CPU/DM/memory_21_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_24: FDCPE port map (CPU/DM/memory_21_24,'0','0',CPU/DM/memory_21_24_CLR,CPU/DM/memory_21_24_PRE);
CPU/DM/memory_21_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_25: FDCPE port map (CPU/DM/memory_21_25,'0','0',CPU/DM/memory_21_25_CLR,CPU/DM/memory_21_25_PRE);
CPU/DM/memory_21_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_26: FDCPE port map (CPU/DM/memory_21_26,'0','0',CPU/DM/memory_21_26_CLR,CPU/DM/memory_21_26_PRE);
CPU/DM/memory_21_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_27: FDCPE port map (CPU/DM/memory_21_27,'0','0',CPU/DM/memory_21_27_CLR,CPU/DM/memory_21_27_PRE);
CPU/DM/memory_21_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_28: FDCPE port map (CPU/DM/memory_21_28,'0','0',CPU/DM/memory_21_28_CLR,CPU/DM/memory_21_28_PRE);
CPU/DM/memory_21_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_29: FDCPE port map (CPU/DM/memory_21_29,'0','0',CPU/DM/memory_21_29_CLR,CPU/DM/memory_21_29_PRE);
CPU/DM/memory_21_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_3: FDCPE port map (CPU/DM/memory_21_3,'0','0',CPU/DM/memory_21_3_CLR,CPU/DM/memory_21_3_PRE);
CPU/DM/memory_21_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_30: FDCPE port map (CPU/DM/memory_21_30,'0','0',CPU/DM/memory_21_30_CLR,CPU/DM/memory_21_30_PRE);
CPU/DM/memory_21_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_31: FDCPE port map (CPU/DM/memory_21_31,'0','0',CPU/DM/memory_21_31_CLR,CPU/DM/memory_21_31_PRE);
CPU/DM/memory_21_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_4: FDCPE port map (CPU/DM/memory_21_4,'0','0',CPU/DM/memory_21_4_CLR,CPU/DM/memory_21_4_PRE);
CPU/DM/memory_21_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_5: FDCPE port map (CPU/DM/memory_21_5,'0','0',CPU/DM/memory_21_5_CLR,CPU/DM/memory_21_5_PRE);
CPU/DM/memory_21_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_6: FDCPE port map (CPU/DM/memory_21_6,'0','0',CPU/DM/memory_21_6_CLR,CPU/DM/memory_21_6_PRE);
CPU/DM/memory_21_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_7: FDCPE port map (CPU/DM/memory_21_7,'0','0',CPU/DM/memory_21_7_CLR,CPU/DM/memory_21_7_PRE);
CPU/DM/memory_21_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_8: FDCPE port map (CPU/DM/memory_21_8,'0','0',CPU/DM/memory_21_8_CLR,CPU/DM/memory_21_8_PRE);
CPU/DM/memory_21_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_21_9: FDCPE port map (CPU/DM/memory_21_9,'0','0',CPU/DM/memory_21_9_CLR,CPU/DM/memory_21_9_PRE);
CPU/DM/memory_21_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_21_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_0: FDCPE port map (CPU/DM/memory_22_0,'0','0',CPU/DM/memory_22_0_CLR,CPU/DM/memory_22_0_PRE);
CPU/DM/memory_22_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_1: FDCPE port map (CPU/DM/memory_22_1,'0','0',CPU/DM/memory_22_1_CLR,CPU/DM/memory_22_1_PRE);
CPU/DM/memory_22_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_10: FDCPE port map (CPU/DM/memory_22_10,'0','0',CPU/DM/memory_22_10_CLR,CPU/DM/memory_22_10_PRE);
CPU/DM/memory_22_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_11: FDCPE port map (CPU/DM/memory_22_11,'0','0',CPU/DM/memory_22_11_CLR,CPU/DM/memory_22_11_PRE);
CPU/DM/memory_22_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_12: FDCPE port map (CPU/DM/memory_22_12,'0','0',CPU/DM/memory_22_12_CLR,CPU/DM/memory_22_12_PRE);
CPU/DM/memory_22_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_13: FDCPE port map (CPU/DM/memory_22_13,'0','0',CPU/DM/memory_22_13_CLR,CPU/DM/memory_22_13_PRE);
CPU/DM/memory_22_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_14: FDCPE port map (CPU/DM/memory_22_14,'0','0',CPU/DM/memory_22_14_CLR,CPU/DM/memory_22_14_PRE);
CPU/DM/memory_22_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_15: FDCPE port map (CPU/DM/memory_22_15,'0','0',CPU/DM/memory_22_15_CLR,CPU/DM/memory_22_15_PRE);
CPU/DM/memory_22_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_16: FDCPE port map (CPU/DM/memory_22_16,'0','0',CPU/DM/memory_22_16_CLR,CPU/DM/memory_22_16_PRE);
CPU/DM/memory_22_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_17: FDCPE port map (CPU/DM/memory_22_17,'0','0',CPU/DM/memory_22_17_CLR,CPU/DM/memory_22_17_PRE);
CPU/DM/memory_22_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_18: FDCPE port map (CPU/DM/memory_22_18,'0','0',CPU/DM/memory_22_18_CLR,CPU/DM/memory_22_18_PRE);
CPU/DM/memory_22_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_19: FDCPE port map (CPU/DM/memory_22_19,'0','0',CPU/DM/memory_22_19_CLR,CPU/DM/memory_22_19_PRE);
CPU/DM/memory_22_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_2: FDCPE port map (CPU/DM/memory_22_2,'0','0',CPU/DM/memory_22_2_CLR,CPU/DM/memory_22_2_PRE);
CPU/DM/memory_22_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_20: FDCPE port map (CPU/DM/memory_22_20,'0','0',CPU/DM/memory_22_20_CLR,CPU/DM/memory_22_20_PRE);
CPU/DM/memory_22_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_21: FDCPE port map (CPU/DM/memory_22_21,'0','0',CPU/DM/memory_22_21_CLR,CPU/DM/memory_22_21_PRE);
CPU/DM/memory_22_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_22: FDCPE port map (CPU/DM/memory_22_22,'0','0',CPU/DM/memory_22_22_CLR,CPU/DM/memory_22_22_PRE);
CPU/DM/memory_22_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_23: FDCPE port map (CPU/DM/memory_22_23,'0','0',CPU/DM/memory_22_23_CLR,CPU/DM/memory_22_23_PRE);
CPU/DM/memory_22_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_24: FDCPE port map (CPU/DM/memory_22_24,'0','0',CPU/DM/memory_22_24_CLR,CPU/DM/memory_22_24_PRE);
CPU/DM/memory_22_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_25: FDCPE port map (CPU/DM/memory_22_25,'0','0',CPU/DM/memory_22_25_CLR,CPU/DM/memory_22_25_PRE);
CPU/DM/memory_22_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_26: FDCPE port map (CPU/DM/memory_22_26,'0','0',CPU/DM/memory_22_26_CLR,CPU/DM/memory_22_26_PRE);
CPU/DM/memory_22_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_27: FDCPE port map (CPU/DM/memory_22_27,'0','0',CPU/DM/memory_22_27_CLR,CPU/DM/memory_22_27_PRE);
CPU/DM/memory_22_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_28: FDCPE port map (CPU/DM/memory_22_28,'0','0',CPU/DM/memory_22_28_CLR,CPU/DM/memory_22_28_PRE);
CPU/DM/memory_22_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_29: FDCPE port map (CPU/DM/memory_22_29,'0','0',CPU/DM/memory_22_29_CLR,CPU/DM/memory_22_29_PRE);
CPU/DM/memory_22_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_3: FDCPE port map (CPU/DM/memory_22_3,'0','0',CPU/DM/memory_22_3_CLR,CPU/DM/memory_22_3_PRE);
CPU/DM/memory_22_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_30: FDCPE port map (CPU/DM/memory_22_30,'0','0',CPU/DM/memory_22_30_CLR,CPU/DM/memory_22_30_PRE);
CPU/DM/memory_22_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_31: FDCPE port map (CPU/DM/memory_22_31,'0','0',CPU/DM/memory_22_31_CLR,CPU/DM/memory_22_31_PRE);
CPU/DM/memory_22_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_4: FDCPE port map (CPU/DM/memory_22_4,'0','0',CPU/DM/memory_22_4_CLR,CPU/DM/memory_22_4_PRE);
CPU/DM/memory_22_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_5: FDCPE port map (CPU/DM/memory_22_5,'0','0',CPU/DM/memory_22_5_CLR,CPU/DM/memory_22_5_PRE);
CPU/DM/memory_22_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_6: FDCPE port map (CPU/DM/memory_22_6,'0','0',CPU/DM/memory_22_6_CLR,CPU/DM/memory_22_6_PRE);
CPU/DM/memory_22_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_7: FDCPE port map (CPU/DM/memory_22_7,'0','0',CPU/DM/memory_22_7_CLR,CPU/DM/memory_22_7_PRE);
CPU/DM/memory_22_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_8: FDCPE port map (CPU/DM/memory_22_8,'0','0',CPU/DM/memory_22_8_CLR,CPU/DM/memory_22_8_PRE);
CPU/DM/memory_22_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_22_9: FDCPE port map (CPU/DM/memory_22_9,'0','0',CPU/DM/memory_22_9_CLR,CPU/DM/memory_22_9_PRE);
CPU/DM/memory_22_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_22_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_0: FDCPE port map (CPU/DM/memory_23_0,'0','0',CPU/DM/memory_23_0_CLR,CPU/DM/memory_23_0_PRE);
CPU/DM/memory_23_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_1: FDCPE port map (CPU/DM/memory_23_1,'0','0',CPU/DM/memory_23_1_CLR,CPU/DM/memory_23_1_PRE);
CPU/DM/memory_23_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_10: FDCPE port map (CPU/DM/memory_23_10,'0','0',CPU/DM/memory_23_10_CLR,CPU/DM/memory_23_10_PRE);
CPU/DM/memory_23_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_11: FDCPE port map (CPU/DM/memory_23_11,'0','0',CPU/DM/memory_23_11_CLR,CPU/DM/memory_23_11_PRE);
CPU/DM/memory_23_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_12: FDCPE port map (CPU/DM/memory_23_12,'0','0',CPU/DM/memory_23_12_CLR,CPU/DM/memory_23_12_PRE);
CPU/DM/memory_23_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_13: FDCPE port map (CPU/DM/memory_23_13,'0','0',CPU/DM/memory_23_13_CLR,CPU/DM/memory_23_13_PRE);
CPU/DM/memory_23_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_14: FDCPE port map (CPU/DM/memory_23_14,'0','0',CPU/DM/memory_23_14_CLR,CPU/DM/memory_23_14_PRE);
CPU/DM/memory_23_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_15: FDCPE port map (CPU/DM/memory_23_15,'0','0',CPU/DM/memory_23_15_CLR,CPU/DM/memory_23_15_PRE);
CPU/DM/memory_23_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_16: FDCPE port map (CPU/DM/memory_23_16,'0','0',CPU/DM/memory_23_16_CLR,CPU/DM/memory_23_16_PRE);
CPU/DM/memory_23_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_17: FDCPE port map (CPU/DM/memory_23_17,'0','0',CPU/DM/memory_23_17_CLR,CPU/DM/memory_23_17_PRE);
CPU/DM/memory_23_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_18: FDCPE port map (CPU/DM/memory_23_18,'0','0',CPU/DM/memory_23_18_CLR,CPU/DM/memory_23_18_PRE);
CPU/DM/memory_23_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_19: FDCPE port map (CPU/DM/memory_23_19,'0','0',CPU/DM/memory_23_19_CLR,CPU/DM/memory_23_19_PRE);
CPU/DM/memory_23_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_2: FDCPE port map (CPU/DM/memory_23_2,'0','0',CPU/DM/memory_23_2_CLR,CPU/DM/memory_23_2_PRE);
CPU/DM/memory_23_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_20: FDCPE port map (CPU/DM/memory_23_20,'0','0',CPU/DM/memory_23_20_CLR,CPU/DM/memory_23_20_PRE);
CPU/DM/memory_23_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_21: FDCPE port map (CPU/DM/memory_23_21,'0','0',CPU/DM/memory_23_21_CLR,CPU/DM/memory_23_21_PRE);
CPU/DM/memory_23_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_22: FDCPE port map (CPU/DM/memory_23_22,'0','0',CPU/DM/memory_23_22_CLR,CPU/DM/memory_23_22_PRE);
CPU/DM/memory_23_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_23: FDCPE port map (CPU/DM/memory_23_23,'0','0',CPU/DM/memory_23_23_CLR,CPU/DM/memory_23_23_PRE);
CPU/DM/memory_23_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_24: FDCPE port map (CPU/DM/memory_23_24,'0','0',CPU/DM/memory_23_24_CLR,CPU/DM/memory_23_24_PRE);
CPU/DM/memory_23_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_25: FDCPE port map (CPU/DM/memory_23_25,'0','0',CPU/DM/memory_23_25_CLR,CPU/DM/memory_23_25_PRE);
CPU/DM/memory_23_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_26: FDCPE port map (CPU/DM/memory_23_26,'0','0',CPU/DM/memory_23_26_CLR,CPU/DM/memory_23_26_PRE);
CPU/DM/memory_23_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_27: FDCPE port map (CPU/DM/memory_23_27,'0','0',CPU/DM/memory_23_27_CLR,CPU/DM/memory_23_27_PRE);
CPU/DM/memory_23_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_28: FDCPE port map (CPU/DM/memory_23_28,'0','0',CPU/DM/memory_23_28_CLR,CPU/DM/memory_23_28_PRE);
CPU/DM/memory_23_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_29: FDCPE port map (CPU/DM/memory_23_29,'0','0',CPU/DM/memory_23_29_CLR,CPU/DM/memory_23_29_PRE);
CPU/DM/memory_23_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_3: FDCPE port map (CPU/DM/memory_23_3,'0','0',CPU/DM/memory_23_3_CLR,CPU/DM/memory_23_3_PRE);
CPU/DM/memory_23_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_30: FDCPE port map (CPU/DM/memory_23_30,'0','0',CPU/DM/memory_23_30_CLR,CPU/DM/memory_23_30_PRE);
CPU/DM/memory_23_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_31: FDCPE port map (CPU/DM/memory_23_31,'0','0',CPU/DM/memory_23_31_CLR,CPU/DM/memory_23_31_PRE);
CPU/DM/memory_23_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_4: FDCPE port map (CPU/DM/memory_23_4,'0','0',CPU/DM/memory_23_4_CLR,CPU/DM/memory_23_4_PRE);
CPU/DM/memory_23_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_5: FDCPE port map (CPU/DM/memory_23_5,'0','0',CPU/DM/memory_23_5_CLR,CPU/DM/memory_23_5_PRE);
CPU/DM/memory_23_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_6: FDCPE port map (CPU/DM/memory_23_6,'0','0',CPU/DM/memory_23_6_CLR,CPU/DM/memory_23_6_PRE);
CPU/DM/memory_23_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_7: FDCPE port map (CPU/DM/memory_23_7,'0','0',CPU/DM/memory_23_7_CLR,CPU/DM/memory_23_7_PRE);
CPU/DM/memory_23_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_8: FDCPE port map (CPU/DM/memory_23_8,'0','0',CPU/DM/memory_23_8_CLR,CPU/DM/memory_23_8_PRE);
CPU/DM/memory_23_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_23_9: FDCPE port map (CPU/DM/memory_23_9,'0','0',CPU/DM/memory_23_9_CLR,CPU/DM/memory_23_9_PRE);
CPU/DM/memory_23_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_23_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_0: FDCPE port map (CPU/DM/memory_24_0,'0','0',CPU/DM/memory_24_0_CLR,CPU/DM/memory_24_0_PRE);
CPU/DM/memory_24_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_1: FDCPE port map (CPU/DM/memory_24_1,'0','0',CPU/DM/memory_24_1_CLR,CPU/DM/memory_24_1_PRE);
CPU/DM/memory_24_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_10: FDCPE port map (CPU/DM/memory_24_10,'0','0',CPU/DM/memory_24_10_CLR,CPU/DM/memory_24_10_PRE);
CPU/DM/memory_24_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_11: FDCPE port map (CPU/DM/memory_24_11,'0','0',CPU/DM/memory_24_11_CLR,CPU/DM/memory_24_11_PRE);
CPU/DM/memory_24_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_12: FDCPE port map (CPU/DM/memory_24_12,'0','0',CPU/DM/memory_24_12_CLR,CPU/DM/memory_24_12_PRE);
CPU/DM/memory_24_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_13: FDCPE port map (CPU/DM/memory_24_13,'0','0',CPU/DM/memory_24_13_CLR,CPU/DM/memory_24_13_PRE);
CPU/DM/memory_24_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_14: FDCPE port map (CPU/DM/memory_24_14,'0','0',CPU/DM/memory_24_14_CLR,CPU/DM/memory_24_14_PRE);
CPU/DM/memory_24_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_15: FDCPE port map (CPU/DM/memory_24_15,'0','0',CPU/DM/memory_24_15_CLR,CPU/DM/memory_24_15_PRE);
CPU/DM/memory_24_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_16: FDCPE port map (CPU/DM/memory_24_16,'0','0',CPU/DM/memory_24_16_CLR,CPU/DM/memory_24_16_PRE);
CPU/DM/memory_24_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_17: FDCPE port map (CPU/DM/memory_24_17,'0','0',CPU/DM/memory_24_17_CLR,CPU/DM/memory_24_17_PRE);
CPU/DM/memory_24_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_18: FDCPE port map (CPU/DM/memory_24_18,'0','0',CPU/DM/memory_24_18_CLR,CPU/DM/memory_24_18_PRE);
CPU/DM/memory_24_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_19: FDCPE port map (CPU/DM/memory_24_19,'0','0',CPU/DM/memory_24_19_CLR,CPU/DM/memory_24_19_PRE);
CPU/DM/memory_24_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_2: FDCPE port map (CPU/DM/memory_24_2,'0','0',CPU/DM/memory_24_2_CLR,CPU/DM/memory_24_2_PRE);
CPU/DM/memory_24_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_20: FDCPE port map (CPU/DM/memory_24_20,'0','0',CPU/DM/memory_24_20_CLR,CPU/DM/memory_24_20_PRE);
CPU/DM/memory_24_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_21: FDCPE port map (CPU/DM/memory_24_21,'0','0',CPU/DM/memory_24_21_CLR,CPU/DM/memory_24_21_PRE);
CPU/DM/memory_24_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_22: FDCPE port map (CPU/DM/memory_24_22,'0','0',CPU/DM/memory_24_22_CLR,CPU/DM/memory_24_22_PRE);
CPU/DM/memory_24_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_23: FDCPE port map (CPU/DM/memory_24_23,'0','0',CPU/DM/memory_24_23_CLR,CPU/DM/memory_24_23_PRE);
CPU/DM/memory_24_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_24: FDCPE port map (CPU/DM/memory_24_24,'0','0',CPU/DM/memory_24_24_CLR,CPU/DM/memory_24_24_PRE);
CPU/DM/memory_24_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_25: FDCPE port map (CPU/DM/memory_24_25,'0','0',CPU/DM/memory_24_25_CLR,CPU/DM/memory_24_25_PRE);
CPU/DM/memory_24_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_26: FDCPE port map (CPU/DM/memory_24_26,'0','0',CPU/DM/memory_24_26_CLR,CPU/DM/memory_24_26_PRE);
CPU/DM/memory_24_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_27: FDCPE port map (CPU/DM/memory_24_27,'0','0',CPU/DM/memory_24_27_CLR,CPU/DM/memory_24_27_PRE);
CPU/DM/memory_24_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_28: FDCPE port map (CPU/DM/memory_24_28,'0','0',CPU/DM/memory_24_28_CLR,CPU/DM/memory_24_28_PRE);
CPU/DM/memory_24_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_29: FDCPE port map (CPU/DM/memory_24_29,'0','0',CPU/DM/memory_24_29_CLR,CPU/DM/memory_24_29_PRE);
CPU/DM/memory_24_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_3: FDCPE port map (CPU/DM/memory_24_3,'0','0',CPU/DM/memory_24_3_CLR,CPU/DM/memory_24_3_PRE);
CPU/DM/memory_24_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_30: FDCPE port map (CPU/DM/memory_24_30,'0','0',CPU/DM/memory_24_30_CLR,CPU/DM/memory_24_30_PRE);
CPU/DM/memory_24_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_31: FDCPE port map (CPU/DM/memory_24_31,'0','0',CPU/DM/memory_24_31_CLR,CPU/DM/memory_24_31_PRE);
CPU/DM/memory_24_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_4: FDCPE port map (CPU/DM/memory_24_4,'0','0',CPU/DM/memory_24_4_CLR,CPU/DM/memory_24_4_PRE);
CPU/DM/memory_24_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_5: FDCPE port map (CPU/DM/memory_24_5,'0','0',CPU/DM/memory_24_5_CLR,CPU/DM/memory_24_5_PRE);
CPU/DM/memory_24_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_6: FDCPE port map (CPU/DM/memory_24_6,'0','0',CPU/DM/memory_24_6_CLR,CPU/DM/memory_24_6_PRE);
CPU/DM/memory_24_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_7: FDCPE port map (CPU/DM/memory_24_7,'0','0',CPU/DM/memory_24_7_CLR,CPU/DM/memory_24_7_PRE);
CPU/DM/memory_24_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_8: FDCPE port map (CPU/DM/memory_24_8,'0','0',CPU/DM/memory_24_8_CLR,CPU/DM/memory_24_8_PRE);
CPU/DM/memory_24_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_24_9: FDCPE port map (CPU/DM/memory_24_9,'0','0',CPU/DM/memory_24_9_CLR,CPU/DM/memory_24_9_PRE);
CPU/DM/memory_24_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_24_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_0: FDCPE port map (CPU/DM/memory_25_0,'0','0',CPU/DM/memory_25_0_CLR,CPU/DM/memory_25_0_PRE);
CPU/DM/memory_25_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_1: FDCPE port map (CPU/DM/memory_25_1,'0','0',CPU/DM/memory_25_1_CLR,CPU/DM/memory_25_1_PRE);
CPU/DM/memory_25_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_10: FDCPE port map (CPU/DM/memory_25_10,'0','0',CPU/DM/memory_25_10_CLR,CPU/DM/memory_25_10_PRE);
CPU/DM/memory_25_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_11: FDCPE port map (CPU/DM/memory_25_11,'0','0',CPU/DM/memory_25_11_CLR,CPU/DM/memory_25_11_PRE);
CPU/DM/memory_25_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_12: FDCPE port map (CPU/DM/memory_25_12,'0','0',CPU/DM/memory_25_12_CLR,CPU/DM/memory_25_12_PRE);
CPU/DM/memory_25_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_13: FDCPE port map (CPU/DM/memory_25_13,'0','0',CPU/DM/memory_25_13_CLR,CPU/DM/memory_25_13_PRE);
CPU/DM/memory_25_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_14: FDCPE port map (CPU/DM/memory_25_14,'0','0',CPU/DM/memory_25_14_CLR,CPU/DM/memory_25_14_PRE);
CPU/DM/memory_25_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_15: FDCPE port map (CPU/DM/memory_25_15,'0','0',CPU/DM/memory_25_15_CLR,CPU/DM/memory_25_15_PRE);
CPU/DM/memory_25_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_16: FDCPE port map (CPU/DM/memory_25_16,'0','0',CPU/DM/memory_25_16_CLR,CPU/DM/memory_25_16_PRE);
CPU/DM/memory_25_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_17: FDCPE port map (CPU/DM/memory_25_17,'0','0',CPU/DM/memory_25_17_CLR,CPU/DM/memory_25_17_PRE);
CPU/DM/memory_25_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_18: FDCPE port map (CPU/DM/memory_25_18,'0','0',CPU/DM/memory_25_18_CLR,CPU/DM/memory_25_18_PRE);
CPU/DM/memory_25_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_19: FDCPE port map (CPU/DM/memory_25_19,'0','0',CPU/DM/memory_25_19_CLR,CPU/DM/memory_25_19_PRE);
CPU/DM/memory_25_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_2: FDCPE port map (CPU/DM/memory_25_2,'0','0',CPU/DM/memory_25_2_CLR,CPU/DM/memory_25_2_PRE);
CPU/DM/memory_25_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_20: FDCPE port map (CPU/DM/memory_25_20,'0','0',CPU/DM/memory_25_20_CLR,CPU/DM/memory_25_20_PRE);
CPU/DM/memory_25_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_21: FDCPE port map (CPU/DM/memory_25_21,'0','0',CPU/DM/memory_25_21_CLR,CPU/DM/memory_25_21_PRE);
CPU/DM/memory_25_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_22: FDCPE port map (CPU/DM/memory_25_22,'0','0',CPU/DM/memory_25_22_CLR,CPU/DM/memory_25_22_PRE);
CPU/DM/memory_25_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_23: FDCPE port map (CPU/DM/memory_25_23,'0','0',CPU/DM/memory_25_23_CLR,CPU/DM/memory_25_23_PRE);
CPU/DM/memory_25_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_24: FDCPE port map (CPU/DM/memory_25_24,'0','0',CPU/DM/memory_25_24_CLR,CPU/DM/memory_25_24_PRE);
CPU/DM/memory_25_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_25: FDCPE port map (CPU/DM/memory_25_25,'0','0',CPU/DM/memory_25_25_CLR,CPU/DM/memory_25_25_PRE);
CPU/DM/memory_25_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_26: FDCPE port map (CPU/DM/memory_25_26,'0','0',CPU/DM/memory_25_26_CLR,CPU/DM/memory_25_26_PRE);
CPU/DM/memory_25_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_27: FDCPE port map (CPU/DM/memory_25_27,'0','0',CPU/DM/memory_25_27_CLR,CPU/DM/memory_25_27_PRE);
CPU/DM/memory_25_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_28: FDCPE port map (CPU/DM/memory_25_28,'0','0',CPU/DM/memory_25_28_CLR,CPU/DM/memory_25_28_PRE);
CPU/DM/memory_25_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_29: FDCPE port map (CPU/DM/memory_25_29,'0','0',CPU/DM/memory_25_29_CLR,CPU/DM/memory_25_29_PRE);
CPU/DM/memory_25_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_3: FDCPE port map (CPU/DM/memory_25_3,'0','0',CPU/DM/memory_25_3_CLR,CPU/DM/memory_25_3_PRE);
CPU/DM/memory_25_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_30: FDCPE port map (CPU/DM/memory_25_30,'0','0',CPU/DM/memory_25_30_CLR,CPU/DM/memory_25_30_PRE);
CPU/DM/memory_25_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_31: FDCPE port map (CPU/DM/memory_25_31,'0','0',CPU/DM/memory_25_31_CLR,CPU/DM/memory_25_31_PRE);
CPU/DM/memory_25_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_4: FDCPE port map (CPU/DM/memory_25_4,'0','0',CPU/DM/memory_25_4_CLR,CPU/DM/memory_25_4_PRE);
CPU/DM/memory_25_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_5: FDCPE port map (CPU/DM/memory_25_5,'0','0',CPU/DM/memory_25_5_CLR,CPU/DM/memory_25_5_PRE);
CPU/DM/memory_25_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_6: FDCPE port map (CPU/DM/memory_25_6,'0','0',CPU/DM/memory_25_6_CLR,CPU/DM/memory_25_6_PRE);
CPU/DM/memory_25_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_7: FDCPE port map (CPU/DM/memory_25_7,'0','0',CPU/DM/memory_25_7_CLR,CPU/DM/memory_25_7_PRE);
CPU/DM/memory_25_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_8: FDCPE port map (CPU/DM/memory_25_8,'0','0',CPU/DM/memory_25_8_CLR,CPU/DM/memory_25_8_PRE);
CPU/DM/memory_25_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_25_9: FDCPE port map (CPU/DM/memory_25_9,'0','0',CPU/DM/memory_25_9_CLR,CPU/DM/memory_25_9_PRE);
CPU/DM/memory_25_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_25_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_0: FDCPE port map (CPU/DM/memory_26_0,'0','0',CPU/DM/memory_26_0_CLR,CPU/DM/memory_26_0_PRE);
CPU/DM/memory_26_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_1: FDCPE port map (CPU/DM/memory_26_1,'0','0',CPU/DM/memory_26_1_CLR,CPU/DM/memory_26_1_PRE);
CPU/DM/memory_26_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_10: FDCPE port map (CPU/DM/memory_26_10,'0','0',CPU/DM/memory_26_10_CLR,CPU/DM/memory_26_10_PRE);
CPU/DM/memory_26_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_11: FDCPE port map (CPU/DM/memory_26_11,'0','0',CPU/DM/memory_26_11_CLR,CPU/DM/memory_26_11_PRE);
CPU/DM/memory_26_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_12: FDCPE port map (CPU/DM/memory_26_12,'0','0',CPU/DM/memory_26_12_CLR,CPU/DM/memory_26_12_PRE);
CPU/DM/memory_26_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_13: FDCPE port map (CPU/DM/memory_26_13,'0','0',CPU/DM/memory_26_13_CLR,CPU/DM/memory_26_13_PRE);
CPU/DM/memory_26_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_14: FDCPE port map (CPU/DM/memory_26_14,'0','0',CPU/DM/memory_26_14_CLR,CPU/DM/memory_26_14_PRE);
CPU/DM/memory_26_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_15: FDCPE port map (CPU/DM/memory_26_15,'0','0',CPU/DM/memory_26_15_CLR,CPU/DM/memory_26_15_PRE);
CPU/DM/memory_26_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_16: FDCPE port map (CPU/DM/memory_26_16,'0','0',CPU/DM/memory_26_16_CLR,CPU/DM/memory_26_16_PRE);
CPU/DM/memory_26_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_17: FDCPE port map (CPU/DM/memory_26_17,'0','0',CPU/DM/memory_26_17_CLR,CPU/DM/memory_26_17_PRE);
CPU/DM/memory_26_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_18: FDCPE port map (CPU/DM/memory_26_18,'0','0',CPU/DM/memory_26_18_CLR,CPU/DM/memory_26_18_PRE);
CPU/DM/memory_26_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_19: FDCPE port map (CPU/DM/memory_26_19,'0','0',CPU/DM/memory_26_19_CLR,CPU/DM/memory_26_19_PRE);
CPU/DM/memory_26_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_2: FDCPE port map (CPU/DM/memory_26_2,'0','0',CPU/DM/memory_26_2_CLR,CPU/DM/memory_26_2_PRE);
CPU/DM/memory_26_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_20: FDCPE port map (CPU/DM/memory_26_20,'0','0',CPU/DM/memory_26_20_CLR,CPU/DM/memory_26_20_PRE);
CPU/DM/memory_26_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_21: FDCPE port map (CPU/DM/memory_26_21,'0','0',CPU/DM/memory_26_21_CLR,CPU/DM/memory_26_21_PRE);
CPU/DM/memory_26_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_22: FDCPE port map (CPU/DM/memory_26_22,'0','0',CPU/DM/memory_26_22_CLR,CPU/DM/memory_26_22_PRE);
CPU/DM/memory_26_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_23: FDCPE port map (CPU/DM/memory_26_23,'0','0',CPU/DM/memory_26_23_CLR,CPU/DM/memory_26_23_PRE);
CPU/DM/memory_26_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_24: FDCPE port map (CPU/DM/memory_26_24,'0','0',CPU/DM/memory_26_24_CLR,CPU/DM/memory_26_24_PRE);
CPU/DM/memory_26_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_25: FDCPE port map (CPU/DM/memory_26_25,'0','0',CPU/DM/memory_26_25_CLR,CPU/DM/memory_26_25_PRE);
CPU/DM/memory_26_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_26: FDCPE port map (CPU/DM/memory_26_26,'0','0',CPU/DM/memory_26_26_CLR,CPU/DM/memory_26_26_PRE);
CPU/DM/memory_26_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_27: FDCPE port map (CPU/DM/memory_26_27,'0','0',CPU/DM/memory_26_27_CLR,CPU/DM/memory_26_27_PRE);
CPU/DM/memory_26_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_28: FDCPE port map (CPU/DM/memory_26_28,'0','0',CPU/DM/memory_26_28_CLR,CPU/DM/memory_26_28_PRE);
CPU/DM/memory_26_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_29: FDCPE port map (CPU/DM/memory_26_29,'0','0',CPU/DM/memory_26_29_CLR,CPU/DM/memory_26_29_PRE);
CPU/DM/memory_26_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_3: FDCPE port map (CPU/DM/memory_26_3,'0','0',CPU/DM/memory_26_3_CLR,CPU/DM/memory_26_3_PRE);
CPU/DM/memory_26_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_30: FDCPE port map (CPU/DM/memory_26_30,'0','0',CPU/DM/memory_26_30_CLR,CPU/DM/memory_26_30_PRE);
CPU/DM/memory_26_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_31: FDCPE port map (CPU/DM/memory_26_31,'0','0',CPU/DM/memory_26_31_CLR,CPU/DM/memory_26_31_PRE);
CPU/DM/memory_26_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_4: FDCPE port map (CPU/DM/memory_26_4,'0','0',CPU/DM/memory_26_4_CLR,CPU/DM/memory_26_4_PRE);
CPU/DM/memory_26_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_5: FDCPE port map (CPU/DM/memory_26_5,'0','0',CPU/DM/memory_26_5_CLR,CPU/DM/memory_26_5_PRE);
CPU/DM/memory_26_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_6: FDCPE port map (CPU/DM/memory_26_6,'0','0',CPU/DM/memory_26_6_CLR,CPU/DM/memory_26_6_PRE);
CPU/DM/memory_26_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_7: FDCPE port map (CPU/DM/memory_26_7,'0','0',CPU/DM/memory_26_7_CLR,CPU/DM/memory_26_7_PRE);
CPU/DM/memory_26_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_8: FDCPE port map (CPU/DM/memory_26_8,'0','0',CPU/DM/memory_26_8_CLR,CPU/DM/memory_26_8_PRE);
CPU/DM/memory_26_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_26_9: FDCPE port map (CPU/DM/memory_26_9,'0','0',CPU/DM/memory_26_9_CLR,CPU/DM/memory_26_9_PRE);
CPU/DM/memory_26_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_26_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_0: FDCPE port map (CPU/DM/memory_27_0,'0','0',CPU/DM/memory_27_0_CLR,CPU/DM/memory_27_0_PRE);
CPU/DM/memory_27_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_1: FDCPE port map (CPU/DM/memory_27_1,'0','0',CPU/DM/memory_27_1_CLR,CPU/DM/memory_27_1_PRE);
CPU/DM/memory_27_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_10: FDCPE port map (CPU/DM/memory_27_10,'0','0',CPU/DM/memory_27_10_CLR,CPU/DM/memory_27_10_PRE);
CPU/DM/memory_27_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_11: FDCPE port map (CPU/DM/memory_27_11,'0','0',CPU/DM/memory_27_11_CLR,CPU/DM/memory_27_11_PRE);
CPU/DM/memory_27_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_12: FDCPE port map (CPU/DM/memory_27_12,'0','0',CPU/DM/memory_27_12_CLR,CPU/DM/memory_27_12_PRE);
CPU/DM/memory_27_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_13: FDCPE port map (CPU/DM/memory_27_13,'0','0',CPU/DM/memory_27_13_CLR,CPU/DM/memory_27_13_PRE);
CPU/DM/memory_27_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_14: FDCPE port map (CPU/DM/memory_27_14,'0','0',CPU/DM/memory_27_14_CLR,CPU/DM/memory_27_14_PRE);
CPU/DM/memory_27_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_15: FDCPE port map (CPU/DM/memory_27_15,'0','0',CPU/DM/memory_27_15_CLR,CPU/DM/memory_27_15_PRE);
CPU/DM/memory_27_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_16: FDCPE port map (CPU/DM/memory_27_16,'0','0',CPU/DM/memory_27_16_CLR,CPU/DM/memory_27_16_PRE);
CPU/DM/memory_27_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_17: FDCPE port map (CPU/DM/memory_27_17,'0','0',CPU/DM/memory_27_17_CLR,CPU/DM/memory_27_17_PRE);
CPU/DM/memory_27_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_18: FDCPE port map (CPU/DM/memory_27_18,'0','0',CPU/DM/memory_27_18_CLR,CPU/DM/memory_27_18_PRE);
CPU/DM/memory_27_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_19: FDCPE port map (CPU/DM/memory_27_19,'0','0',CPU/DM/memory_27_19_CLR,CPU/DM/memory_27_19_PRE);
CPU/DM/memory_27_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_2: FDCPE port map (CPU/DM/memory_27_2,'0','0',CPU/DM/memory_27_2_CLR,CPU/DM/memory_27_2_PRE);
CPU/DM/memory_27_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_20: FDCPE port map (CPU/DM/memory_27_20,'0','0',CPU/DM/memory_27_20_CLR,CPU/DM/memory_27_20_PRE);
CPU/DM/memory_27_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_21: FDCPE port map (CPU/DM/memory_27_21,'0','0',CPU/DM/memory_27_21_CLR,CPU/DM/memory_27_21_PRE);
CPU/DM/memory_27_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_22: FDCPE port map (CPU/DM/memory_27_22,'0','0',CPU/DM/memory_27_22_CLR,CPU/DM/memory_27_22_PRE);
CPU/DM/memory_27_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_23: FDCPE port map (CPU/DM/memory_27_23,'0','0',CPU/DM/memory_27_23_CLR,CPU/DM/memory_27_23_PRE);
CPU/DM/memory_27_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_24: FDCPE port map (CPU/DM/memory_27_24,'0','0',CPU/DM/memory_27_24_CLR,CPU/DM/memory_27_24_PRE);
CPU/DM/memory_27_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_25: FDCPE port map (CPU/DM/memory_27_25,'0','0',CPU/DM/memory_27_25_CLR,CPU/DM/memory_27_25_PRE);
CPU/DM/memory_27_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_26: FDCPE port map (CPU/DM/memory_27_26,'0','0',CPU/DM/memory_27_26_CLR,CPU/DM/memory_27_26_PRE);
CPU/DM/memory_27_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_27: FDCPE port map (CPU/DM/memory_27_27,'0','0',CPU/DM/memory_27_27_CLR,CPU/DM/memory_27_27_PRE);
CPU/DM/memory_27_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_28: FDCPE port map (CPU/DM/memory_27_28,'0','0',CPU/DM/memory_27_28_CLR,CPU/DM/memory_27_28_PRE);
CPU/DM/memory_27_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_29: FDCPE port map (CPU/DM/memory_27_29,'0','0',CPU/DM/memory_27_29_CLR,CPU/DM/memory_27_29_PRE);
CPU/DM/memory_27_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_3: FDCPE port map (CPU/DM/memory_27_3,'0','0',CPU/DM/memory_27_3_CLR,CPU/DM/memory_27_3_PRE);
CPU/DM/memory_27_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_30: FDCPE port map (CPU/DM/memory_27_30,'0','0',CPU/DM/memory_27_30_CLR,CPU/DM/memory_27_30_PRE);
CPU/DM/memory_27_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_31: FDCPE port map (CPU/DM/memory_27_31,'0','0',CPU/DM/memory_27_31_CLR,CPU/DM/memory_27_31_PRE);
CPU/DM/memory_27_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_4: FDCPE port map (CPU/DM/memory_27_4,'0','0',CPU/DM/memory_27_4_CLR,CPU/DM/memory_27_4_PRE);
CPU/DM/memory_27_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_5: FDCPE port map (CPU/DM/memory_27_5,'0','0',CPU/DM/memory_27_5_CLR,CPU/DM/memory_27_5_PRE);
CPU/DM/memory_27_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_6: FDCPE port map (CPU/DM/memory_27_6,'0','0',CPU/DM/memory_27_6_CLR,CPU/DM/memory_27_6_PRE);
CPU/DM/memory_27_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_7: FDCPE port map (CPU/DM/memory_27_7,'0','0',CPU/DM/memory_27_7_CLR,CPU/DM/memory_27_7_PRE);
CPU/DM/memory_27_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_8: FDCPE port map (CPU/DM/memory_27_8,'0','0',CPU/DM/memory_27_8_CLR,CPU/DM/memory_27_8_PRE);
CPU/DM/memory_27_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_27_9: FDCPE port map (CPU/DM/memory_27_9,'0','0',CPU/DM/memory_27_9_CLR,CPU/DM/memory_27_9_PRE);
CPU/DM/memory_27_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_27_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_0: FDCPE port map (CPU/DM/memory_28_0,'0','0',CPU/DM/memory_28_0_CLR,CPU/DM/memory_28_0_PRE);
CPU/DM/memory_28_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_1: FDCPE port map (CPU/DM/memory_28_1,'0','0',CPU/DM/memory_28_1_CLR,CPU/DM/memory_28_1_PRE);
CPU/DM/memory_28_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_10: FDCPE port map (CPU/DM/memory_28_10,'0','0',CPU/DM/memory_28_10_CLR,CPU/DM/memory_28_10_PRE);
CPU/DM/memory_28_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_11: FDCPE port map (CPU/DM/memory_28_11,'0','0',CPU/DM/memory_28_11_CLR,CPU/DM/memory_28_11_PRE);
CPU/DM/memory_28_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_12: FDCPE port map (CPU/DM/memory_28_12,'0','0',CPU/DM/memory_28_12_CLR,CPU/DM/memory_28_12_PRE);
CPU/DM/memory_28_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_13: FDCPE port map (CPU/DM/memory_28_13,'0','0',CPU/DM/memory_28_13_CLR,CPU/DM/memory_28_13_PRE);
CPU/DM/memory_28_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_14: FDCPE port map (CPU/DM/memory_28_14,'0','0',CPU/DM/memory_28_14_CLR,CPU/DM/memory_28_14_PRE);
CPU/DM/memory_28_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_15: FDCPE port map (CPU/DM/memory_28_15,'0','0',CPU/DM/memory_28_15_CLR,CPU/DM/memory_28_15_PRE);
CPU/DM/memory_28_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_16: FDCPE port map (CPU/DM/memory_28_16,'0','0',CPU/DM/memory_28_16_CLR,CPU/DM/memory_28_16_PRE);
CPU/DM/memory_28_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_17: FDCPE port map (CPU/DM/memory_28_17,'0','0',CPU/DM/memory_28_17_CLR,CPU/DM/memory_28_17_PRE);
CPU/DM/memory_28_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_18: FDCPE port map (CPU/DM/memory_28_18,'0','0',CPU/DM/memory_28_18_CLR,CPU/DM/memory_28_18_PRE);
CPU/DM/memory_28_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_19: FDCPE port map (CPU/DM/memory_28_19,'0','0',CPU/DM/memory_28_19_CLR,CPU/DM/memory_28_19_PRE);
CPU/DM/memory_28_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_2: FDCPE port map (CPU/DM/memory_28_2,'0','0',CPU/DM/memory_28_2_CLR,CPU/DM/memory_28_2_PRE);
CPU/DM/memory_28_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_20: FDCPE port map (CPU/DM/memory_28_20,'0','0',CPU/DM/memory_28_20_CLR,CPU/DM/memory_28_20_PRE);
CPU/DM/memory_28_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_21: FDCPE port map (CPU/DM/memory_28_21,'0','0',CPU/DM/memory_28_21_CLR,CPU/DM/memory_28_21_PRE);
CPU/DM/memory_28_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_22: FDCPE port map (CPU/DM/memory_28_22,'0','0',CPU/DM/memory_28_22_CLR,CPU/DM/memory_28_22_PRE);
CPU/DM/memory_28_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_23: FDCPE port map (CPU/DM/memory_28_23,'0','0',CPU/DM/memory_28_23_CLR,CPU/DM/memory_28_23_PRE);
CPU/DM/memory_28_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_24: FDCPE port map (CPU/DM/memory_28_24,'0','0',CPU/DM/memory_28_24_CLR,CPU/DM/memory_28_24_PRE);
CPU/DM/memory_28_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_25: FDCPE port map (CPU/DM/memory_28_25,'0','0',CPU/DM/memory_28_25_CLR,CPU/DM/memory_28_25_PRE);
CPU/DM/memory_28_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_26: FDCPE port map (CPU/DM/memory_28_26,'0','0',CPU/DM/memory_28_26_CLR,CPU/DM/memory_28_26_PRE);
CPU/DM/memory_28_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_27: FDCPE port map (CPU/DM/memory_28_27,'0','0',CPU/DM/memory_28_27_CLR,CPU/DM/memory_28_27_PRE);
CPU/DM/memory_28_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_28: FDCPE port map (CPU/DM/memory_28_28,'0','0',CPU/DM/memory_28_28_CLR,CPU/DM/memory_28_28_PRE);
CPU/DM/memory_28_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_29: FDCPE port map (CPU/DM/memory_28_29,'0','0',CPU/DM/memory_28_29_CLR,CPU/DM/memory_28_29_PRE);
CPU/DM/memory_28_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_3: FDCPE port map (CPU/DM/memory_28_3,'0','0',CPU/DM/memory_28_3_CLR,CPU/DM/memory_28_3_PRE);
CPU/DM/memory_28_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_30: FDCPE port map (CPU/DM/memory_28_30,'0','0',CPU/DM/memory_28_30_CLR,CPU/DM/memory_28_30_PRE);
CPU/DM/memory_28_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_31: FDCPE port map (CPU/DM/memory_28_31,'0','0',CPU/DM/memory_28_31_CLR,CPU/DM/memory_28_31_PRE);
CPU/DM/memory_28_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_4: FDCPE port map (CPU/DM/memory_28_4,'0','0',CPU/DM/memory_28_4_CLR,CPU/DM/memory_28_4_PRE);
CPU/DM/memory_28_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_5: FDCPE port map (CPU/DM/memory_28_5,'0','0',CPU/DM/memory_28_5_CLR,CPU/DM/memory_28_5_PRE);
CPU/DM/memory_28_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_6: FDCPE port map (CPU/DM/memory_28_6,'0','0',CPU/DM/memory_28_6_CLR,CPU/DM/memory_28_6_PRE);
CPU/DM/memory_28_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_7: FDCPE port map (CPU/DM/memory_28_7,'0','0',CPU/DM/memory_28_7_CLR,CPU/DM/memory_28_7_PRE);
CPU/DM/memory_28_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_8: FDCPE port map (CPU/DM/memory_28_8,'0','0',CPU/DM/memory_28_8_CLR,CPU/DM/memory_28_8_PRE);
CPU/DM/memory_28_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_28_9: FDCPE port map (CPU/DM/memory_28_9,'0','0',CPU/DM/memory_28_9_CLR,CPU/DM/memory_28_9_PRE);
CPU/DM/memory_28_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_28_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_0: FDCPE port map (CPU/DM/memory_29_0,'0','0',CPU/DM/memory_29_0_CLR,CPU/DM/memory_29_0_PRE);
CPU/DM/memory_29_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_1: FDCPE port map (CPU/DM/memory_29_1,'0','0',CPU/DM/memory_29_1_CLR,CPU/DM/memory_29_1_PRE);
CPU/DM/memory_29_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_10: FDCPE port map (CPU/DM/memory_29_10,'0','0',CPU/DM/memory_29_10_CLR,CPU/DM/memory_29_10_PRE);
CPU/DM/memory_29_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_11: FDCPE port map (CPU/DM/memory_29_11,'0','0',CPU/DM/memory_29_11_CLR,CPU/DM/memory_29_11_PRE);
CPU/DM/memory_29_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_12: FDCPE port map (CPU/DM/memory_29_12,'0','0',CPU/DM/memory_29_12_CLR,CPU/DM/memory_29_12_PRE);
CPU/DM/memory_29_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_13: FDCPE port map (CPU/DM/memory_29_13,'0','0',CPU/DM/memory_29_13_CLR,CPU/DM/memory_29_13_PRE);
CPU/DM/memory_29_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_14: FDCPE port map (CPU/DM/memory_29_14,'0','0',CPU/DM/memory_29_14_CLR,CPU/DM/memory_29_14_PRE);
CPU/DM/memory_29_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_15: FDCPE port map (CPU/DM/memory_29_15,'0','0',CPU/DM/memory_29_15_CLR,CPU/DM/memory_29_15_PRE);
CPU/DM/memory_29_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_16: FDCPE port map (CPU/DM/memory_29_16,'0','0',CPU/DM/memory_29_16_CLR,CPU/DM/memory_29_16_PRE);
CPU/DM/memory_29_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_17: FDCPE port map (CPU/DM/memory_29_17,'0','0',CPU/DM/memory_29_17_CLR,CPU/DM/memory_29_17_PRE);
CPU/DM/memory_29_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_18: FDCPE port map (CPU/DM/memory_29_18,'0','0',CPU/DM/memory_29_18_CLR,CPU/DM/memory_29_18_PRE);
CPU/DM/memory_29_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_19: FDCPE port map (CPU/DM/memory_29_19,'0','0',CPU/DM/memory_29_19_CLR,CPU/DM/memory_29_19_PRE);
CPU/DM/memory_29_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_2: FDCPE port map (CPU/DM/memory_29_2,'0','0',CPU/DM/memory_29_2_CLR,CPU/DM/memory_29_2_PRE);
CPU/DM/memory_29_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_20: FDCPE port map (CPU/DM/memory_29_20,'0','0',CPU/DM/memory_29_20_CLR,CPU/DM/memory_29_20_PRE);
CPU/DM/memory_29_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_21: FDCPE port map (CPU/DM/memory_29_21,'0','0',CPU/DM/memory_29_21_CLR,CPU/DM/memory_29_21_PRE);
CPU/DM/memory_29_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_22: FDCPE port map (CPU/DM/memory_29_22,'0','0',CPU/DM/memory_29_22_CLR,CPU/DM/memory_29_22_PRE);
CPU/DM/memory_29_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_23: FDCPE port map (CPU/DM/memory_29_23,'0','0',CPU/DM/memory_29_23_CLR,CPU/DM/memory_29_23_PRE);
CPU/DM/memory_29_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_24: FDCPE port map (CPU/DM/memory_29_24,'0','0',CPU/DM/memory_29_24_CLR,CPU/DM/memory_29_24_PRE);
CPU/DM/memory_29_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_25: FDCPE port map (CPU/DM/memory_29_25,'0','0',CPU/DM/memory_29_25_CLR,CPU/DM/memory_29_25_PRE);
CPU/DM/memory_29_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_26: FDCPE port map (CPU/DM/memory_29_26,'0','0',CPU/DM/memory_29_26_CLR,CPU/DM/memory_29_26_PRE);
CPU/DM/memory_29_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_27: FDCPE port map (CPU/DM/memory_29_27,'0','0',CPU/DM/memory_29_27_CLR,CPU/DM/memory_29_27_PRE);
CPU/DM/memory_29_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_28: FDCPE port map (CPU/DM/memory_29_28,'0','0',CPU/DM/memory_29_28_CLR,CPU/DM/memory_29_28_PRE);
CPU/DM/memory_29_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_29: FDCPE port map (CPU/DM/memory_29_29,'0','0',CPU/DM/memory_29_29_CLR,CPU/DM/memory_29_29_PRE);
CPU/DM/memory_29_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_3: FDCPE port map (CPU/DM/memory_29_3,'0','0',CPU/DM/memory_29_3_CLR,CPU/DM/memory_29_3_PRE);
CPU/DM/memory_29_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_30: FDCPE port map (CPU/DM/memory_29_30,'0','0',CPU/DM/memory_29_30_CLR,CPU/DM/memory_29_30_PRE);
CPU/DM/memory_29_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_31: FDCPE port map (CPU/DM/memory_29_31,'0','0',CPU/DM/memory_29_31_CLR,CPU/DM/memory_29_31_PRE);
CPU/DM/memory_29_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_4: FDCPE port map (CPU/DM/memory_29_4,'0','0',CPU/DM/memory_29_4_CLR,CPU/DM/memory_29_4_PRE);
CPU/DM/memory_29_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_5: FDCPE port map (CPU/DM/memory_29_5,'0','0',CPU/DM/memory_29_5_CLR,CPU/DM/memory_29_5_PRE);
CPU/DM/memory_29_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_6: FDCPE port map (CPU/DM/memory_29_6,'0','0',CPU/DM/memory_29_6_CLR,CPU/DM/memory_29_6_PRE);
CPU/DM/memory_29_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_7: FDCPE port map (CPU/DM/memory_29_7,'0','0',CPU/DM/memory_29_7_CLR,CPU/DM/memory_29_7_PRE);
CPU/DM/memory_29_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_8: FDCPE port map (CPU/DM/memory_29_8,'0','0',CPU/DM/memory_29_8_CLR,CPU/DM/memory_29_8_PRE);
CPU/DM/memory_29_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_29_9: FDCPE port map (CPU/DM/memory_29_9,'0','0',CPU/DM/memory_29_9_CLR,CPU/DM/memory_29_9_PRE);
CPU/DM/memory_29_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_29_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_0: FDCPE port map (CPU/DM/memory_30_0,'0','0',CPU/DM/memory_30_0_CLR,CPU/DM/memory_30_0_PRE);
CPU/DM/memory_30_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_1: FDCPE port map (CPU/DM/memory_30_1,'0','0',CPU/DM/memory_30_1_CLR,CPU/DM/memory_30_1_PRE);
CPU/DM/memory_30_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_10: FDCPE port map (CPU/DM/memory_30_10,'0','0',CPU/DM/memory_30_10_CLR,CPU/DM/memory_30_10_PRE);
CPU/DM/memory_30_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_11: FDCPE port map (CPU/DM/memory_30_11,'0','0',CPU/DM/memory_30_11_CLR,CPU/DM/memory_30_11_PRE);
CPU/DM/memory_30_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_12: FDCPE port map (CPU/DM/memory_30_12,'0','0',CPU/DM/memory_30_12_CLR,CPU/DM/memory_30_12_PRE);
CPU/DM/memory_30_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_13: FDCPE port map (CPU/DM/memory_30_13,'0','0',CPU/DM/memory_30_13_CLR,CPU/DM/memory_30_13_PRE);
CPU/DM/memory_30_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_14: FDCPE port map (CPU/DM/memory_30_14,'0','0',CPU/DM/memory_30_14_CLR,CPU/DM/memory_30_14_PRE);
CPU/DM/memory_30_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_15: FDCPE port map (CPU/DM/memory_30_15,'0','0',CPU/DM/memory_30_15_CLR,CPU/DM/memory_30_15_PRE);
CPU/DM/memory_30_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_16: FDCPE port map (CPU/DM/memory_30_16,'0','0',CPU/DM/memory_30_16_CLR,CPU/DM/memory_30_16_PRE);
CPU/DM/memory_30_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_17: FDCPE port map (CPU/DM/memory_30_17,'0','0',CPU/DM/memory_30_17_CLR,CPU/DM/memory_30_17_PRE);
CPU/DM/memory_30_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_18: FDCPE port map (CPU/DM/memory_30_18,'0','0',CPU/DM/memory_30_18_CLR,CPU/DM/memory_30_18_PRE);
CPU/DM/memory_30_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_19: FDCPE port map (CPU/DM/memory_30_19,'0','0',CPU/DM/memory_30_19_CLR,CPU/DM/memory_30_19_PRE);
CPU/DM/memory_30_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_2: FDCPE port map (CPU/DM/memory_30_2,'0','0',CPU/DM/memory_30_2_CLR,CPU/DM/memory_30_2_PRE);
CPU/DM/memory_30_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_20: FDCPE port map (CPU/DM/memory_30_20,'0','0',CPU/DM/memory_30_20_CLR,CPU/DM/memory_30_20_PRE);
CPU/DM/memory_30_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_21: FDCPE port map (CPU/DM/memory_30_21,'0','0',CPU/DM/memory_30_21_CLR,CPU/DM/memory_30_21_PRE);
CPU/DM/memory_30_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_22: FDCPE port map (CPU/DM/memory_30_22,'0','0',CPU/DM/memory_30_22_CLR,CPU/DM/memory_30_22_PRE);
CPU/DM/memory_30_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_23: FDCPE port map (CPU/DM/memory_30_23,'0','0',CPU/DM/memory_30_23_CLR,CPU/DM/memory_30_23_PRE);
CPU/DM/memory_30_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_24: FDCPE port map (CPU/DM/memory_30_24,'0','0',CPU/DM/memory_30_24_CLR,CPU/DM/memory_30_24_PRE);
CPU/DM/memory_30_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_25: FDCPE port map (CPU/DM/memory_30_25,'0','0',CPU/DM/memory_30_25_CLR,CPU/DM/memory_30_25_PRE);
CPU/DM/memory_30_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_26: FDCPE port map (CPU/DM/memory_30_26,'0','0',CPU/DM/memory_30_26_CLR,CPU/DM/memory_30_26_PRE);
CPU/DM/memory_30_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_27: FDCPE port map (CPU/DM/memory_30_27,'0','0',CPU/DM/memory_30_27_CLR,CPU/DM/memory_30_27_PRE);
CPU/DM/memory_30_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_28: FDCPE port map (CPU/DM/memory_30_28,'0','0',CPU/DM/memory_30_28_CLR,CPU/DM/memory_30_28_PRE);
CPU/DM/memory_30_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_29: FDCPE port map (CPU/DM/memory_30_29,'0','0',CPU/DM/memory_30_29_CLR,CPU/DM/memory_30_29_PRE);
CPU/DM/memory_30_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_3: FDCPE port map (CPU/DM/memory_30_3,'0','0',CPU/DM/memory_30_3_CLR,CPU/DM/memory_30_3_PRE);
CPU/DM/memory_30_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_30: FDCPE port map (CPU/DM/memory_30_30,'0','0',CPU/DM/memory_30_30_CLR,CPU/DM/memory_30_30_PRE);
CPU/DM/memory_30_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_31: FDCPE port map (CPU/DM/memory_30_31,'0','0',CPU/DM/memory_30_31_CLR,CPU/DM/memory_30_31_PRE);
CPU/DM/memory_30_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_4: FDCPE port map (CPU/DM/memory_30_4,'0','0',CPU/DM/memory_30_4_CLR,CPU/DM/memory_30_4_PRE);
CPU/DM/memory_30_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_5: FDCPE port map (CPU/DM/memory_30_5,'0','0',CPU/DM/memory_30_5_CLR,CPU/DM/memory_30_5_PRE);
CPU/DM/memory_30_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_6: FDCPE port map (CPU/DM/memory_30_6,'0','0',CPU/DM/memory_30_6_CLR,CPU/DM/memory_30_6_PRE);
CPU/DM/memory_30_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_7: FDCPE port map (CPU/DM/memory_30_7,'0','0',CPU/DM/memory_30_7_CLR,CPU/DM/memory_30_7_PRE);
CPU/DM/memory_30_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_8: FDCPE port map (CPU/DM/memory_30_8,'0','0',CPU/DM/memory_30_8_CLR,CPU/DM/memory_30_8_PRE);
CPU/DM/memory_30_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_30_9: FDCPE port map (CPU/DM/memory_30_9,'0','0',CPU/DM/memory_30_9_CLR,CPU/DM/memory_30_9_PRE);
CPU/DM/memory_30_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_30_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_0: FDCPE port map (CPU/DM/memory_31_0,'0','0',CPU/DM/memory_31_0_CLR,CPU/DM/memory_31_0_PRE);
CPU/DM/memory_31_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_1: FDCPE port map (CPU/DM/memory_31_1,'0','0',CPU/DM/memory_31_1_CLR,CPU/DM/memory_31_1_PRE);
CPU/DM/memory_31_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_10: FDCPE port map (CPU/DM/memory_31_10,'0','0',CPU/DM/memory_31_10_CLR,CPU/DM/memory_31_10_PRE);
CPU/DM/memory_31_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_11: FDCPE port map (CPU/DM/memory_31_11,'0','0',CPU/DM/memory_31_11_CLR,CPU/DM/memory_31_11_PRE);
CPU/DM/memory_31_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_12: FDCPE port map (CPU/DM/memory_31_12,'0','0',CPU/DM/memory_31_12_CLR,CPU/DM/memory_31_12_PRE);
CPU/DM/memory_31_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_13: FDCPE port map (CPU/DM/memory_31_13,'0','0',CPU/DM/memory_31_13_CLR,CPU/DM/memory_31_13_PRE);
CPU/DM/memory_31_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_14: FDCPE port map (CPU/DM/memory_31_14,'0','0',CPU/DM/memory_31_14_CLR,CPU/DM/memory_31_14_PRE);
CPU/DM/memory_31_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_15: FDCPE port map (CPU/DM/memory_31_15,'0','0',CPU/DM/memory_31_15_CLR,CPU/DM/memory_31_15_PRE);
CPU/DM/memory_31_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_16: FDCPE port map (CPU/DM/memory_31_16,'0','0',CPU/DM/memory_31_16_CLR,CPU/DM/memory_31_16_PRE);
CPU/DM/memory_31_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_17: FDCPE port map (CPU/DM/memory_31_17,'0','0',CPU/DM/memory_31_17_CLR,CPU/DM/memory_31_17_PRE);
CPU/DM/memory_31_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_18: FDCPE port map (CPU/DM/memory_31_18,'0','0',CPU/DM/memory_31_18_CLR,CPU/DM/memory_31_18_PRE);
CPU/DM/memory_31_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_19: FDCPE port map (CPU/DM/memory_31_19,'0','0',CPU/DM/memory_31_19_CLR,CPU/DM/memory_31_19_PRE);
CPU/DM/memory_31_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_2: FDCPE port map (CPU/DM/memory_31_2,'0','0',CPU/DM/memory_31_2_CLR,CPU/DM/memory_31_2_PRE);
CPU/DM/memory_31_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_20: FDCPE port map (CPU/DM/memory_31_20,'0','0',CPU/DM/memory_31_20_CLR,CPU/DM/memory_31_20_PRE);
CPU/DM/memory_31_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_21: FDCPE port map (CPU/DM/memory_31_21,'0','0',CPU/DM/memory_31_21_CLR,CPU/DM/memory_31_21_PRE);
CPU/DM/memory_31_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_22: FDCPE port map (CPU/DM/memory_31_22,'0','0',CPU/DM/memory_31_22_CLR,CPU/DM/memory_31_22_PRE);
CPU/DM/memory_31_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_23: FDCPE port map (CPU/DM/memory_31_23,'0','0',CPU/DM/memory_31_23_CLR,CPU/DM/memory_31_23_PRE);
CPU/DM/memory_31_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_24: FDCPE port map (CPU/DM/memory_31_24,'0','0',CPU/DM/memory_31_24_CLR,CPU/DM/memory_31_24_PRE);
CPU/DM/memory_31_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_25: FDCPE port map (CPU/DM/memory_31_25,'0','0',CPU/DM/memory_31_25_CLR,CPU/DM/memory_31_25_PRE);
CPU/DM/memory_31_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_26: FDCPE port map (CPU/DM/memory_31_26,'0','0',CPU/DM/memory_31_26_CLR,CPU/DM/memory_31_26_PRE);
CPU/DM/memory_31_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_27: FDCPE port map (CPU/DM/memory_31_27,'0','0',CPU/DM/memory_31_27_CLR,CPU/DM/memory_31_27_PRE);
CPU/DM/memory_31_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_28: FDCPE port map (CPU/DM/memory_31_28,'0','0',CPU/DM/memory_31_28_CLR,CPU/DM/memory_31_28_PRE);
CPU/DM/memory_31_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_29: FDCPE port map (CPU/DM/memory_31_29,'0','0',CPU/DM/memory_31_29_CLR,CPU/DM/memory_31_29_PRE);
CPU/DM/memory_31_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_3: FDCPE port map (CPU/DM/memory_31_3,'0','0',CPU/DM/memory_31_3_CLR,CPU/DM/memory_31_3_PRE);
CPU/DM/memory_31_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_30: FDCPE port map (CPU/DM/memory_31_30,'0','0',CPU/DM/memory_31_30_CLR,CPU/DM/memory_31_30_PRE);
CPU/DM/memory_31_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_31: FDCPE port map (CPU/DM/memory_31_31,'0','0',CPU/DM/memory_31_31_CLR,CPU/DM/memory_31_31_PRE);
CPU/DM/memory_31_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_4: FDCPE port map (CPU/DM/memory_31_4,'0','0',CPU/DM/memory_31_4_CLR,CPU/DM/memory_31_4_PRE);
CPU/DM/memory_31_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_5: FDCPE port map (CPU/DM/memory_31_5,'0','0',CPU/DM/memory_31_5_CLR,CPU/DM/memory_31_5_PRE);
CPU/DM/memory_31_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_6: FDCPE port map (CPU/DM/memory_31_6,'0','0',CPU/DM/memory_31_6_CLR,CPU/DM/memory_31_6_PRE);
CPU/DM/memory_31_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_7: FDCPE port map (CPU/DM/memory_31_7,'0','0',CPU/DM/memory_31_7_CLR,CPU/DM/memory_31_7_PRE);
CPU/DM/memory_31_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_8: FDCPE port map (CPU/DM/memory_31_8,'0','0',CPU/DM/memory_31_8_CLR,CPU/DM/memory_31_8_PRE);
CPU/DM/memory_31_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_31_9: FDCPE port map (CPU/DM/memory_31_9,'0','0',CPU/DM/memory_31_9_CLR,CPU/DM/memory_31_9_PRE);
CPU/DM/memory_31_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_31_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_0: FDCPE port map (CPU/DM/memory_3_0,'0','0',CPU/DM/memory_3_0_CLR,CPU/DM/memory_3_0_PRE);
CPU/DM/memory_3_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_1: FDCPE port map (CPU/DM/memory_3_1,'0','0',CPU/DM/memory_3_1_CLR,CPU/DM/memory_3_1_PRE);
CPU/DM/memory_3_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_10: FDCPE port map (CPU/DM/memory_3_10,'0','0',CPU/DM/memory_3_10_CLR,CPU/DM/memory_3_10_PRE);
CPU/DM/memory_3_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_11: FDCPE port map (CPU/DM/memory_3_11,'0','0',CPU/DM/memory_3_11_CLR,CPU/DM/memory_3_11_PRE);
CPU/DM/memory_3_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_12: FDCPE port map (CPU/DM/memory_3_12,'0','0',CPU/DM/memory_3_12_CLR,CPU/DM/memory_3_12_PRE);
CPU/DM/memory_3_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_13: FDCPE port map (CPU/DM/memory_3_13,'0','0',CPU/DM/memory_3_13_CLR,CPU/DM/memory_3_13_PRE);
CPU/DM/memory_3_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_14: FDCPE port map (CPU/DM/memory_3_14,'0','0',CPU/DM/memory_3_14_CLR,CPU/DM/memory_3_14_PRE);
CPU/DM/memory_3_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_15: FDCPE port map (CPU/DM/memory_3_15,'0','0',CPU/DM/memory_3_15_CLR,CPU/DM/memory_3_15_PRE);
CPU/DM/memory_3_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_16: FDCPE port map (CPU/DM/memory_3_16,'0','0',CPU/DM/memory_3_16_CLR,CPU/DM/memory_3_16_PRE);
CPU/DM/memory_3_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_17: FDCPE port map (CPU/DM/memory_3_17,'0','0',CPU/DM/memory_3_17_CLR,CPU/DM/memory_3_17_PRE);
CPU/DM/memory_3_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_18: FDCPE port map (CPU/DM/memory_3_18,'0','0',CPU/DM/memory_3_18_CLR,CPU/DM/memory_3_18_PRE);
CPU/DM/memory_3_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_19: FDCPE port map (CPU/DM/memory_3_19,'0','0',CPU/DM/memory_3_19_CLR,CPU/DM/memory_3_19_PRE);
CPU/DM/memory_3_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_2: FDCPE port map (CPU/DM/memory_3_2,'0','0',CPU/DM/memory_3_2_CLR,CPU/DM/memory_3_2_PRE);
CPU/DM/memory_3_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_20: FDCPE port map (CPU/DM/memory_3_20,'0','0',CPU/DM/memory_3_20_CLR,CPU/DM/memory_3_20_PRE);
CPU/DM/memory_3_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_21: FDCPE port map (CPU/DM/memory_3_21,'0','0',CPU/DM/memory_3_21_CLR,CPU/DM/memory_3_21_PRE);
CPU/DM/memory_3_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_22: FDCPE port map (CPU/DM/memory_3_22,'0','0',CPU/DM/memory_3_22_CLR,CPU/DM/memory_3_22_PRE);
CPU/DM/memory_3_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_23: FDCPE port map (CPU/DM/memory_3_23,'0','0',CPU/DM/memory_3_23_CLR,CPU/DM/memory_3_23_PRE);
CPU/DM/memory_3_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_24: FDCPE port map (CPU/DM/memory_3_24,'0','0',CPU/DM/memory_3_24_CLR,CPU/DM/memory_3_24_PRE);
CPU/DM/memory_3_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_25: FDCPE port map (CPU/DM/memory_3_25,'0','0',CPU/DM/memory_3_25_CLR,CPU/DM/memory_3_25_PRE);
CPU/DM/memory_3_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_26: FDCPE port map (CPU/DM/memory_3_26,'0','0',CPU/DM/memory_3_26_CLR,CPU/DM/memory_3_26_PRE);
CPU/DM/memory_3_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_27: FDCPE port map (CPU/DM/memory_3_27,'0','0',CPU/DM/memory_3_27_CLR,CPU/DM/memory_3_27_PRE);
CPU/DM/memory_3_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_28: FDCPE port map (CPU/DM/memory_3_28,'0','0',CPU/DM/memory_3_28_CLR,CPU/DM/memory_3_28_PRE);
CPU/DM/memory_3_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_29: FDCPE port map (CPU/DM/memory_3_29,'0','0',CPU/DM/memory_3_29_CLR,CPU/DM/memory_3_29_PRE);
CPU/DM/memory_3_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_3: FDCPE port map (CPU/DM/memory_3_3,'0','0',CPU/DM/memory_3_3_CLR,CPU/DM/memory_3_3_PRE);
CPU/DM/memory_3_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_30: FDCPE port map (CPU/DM/memory_3_30,'0','0',CPU/DM/memory_3_30_CLR,CPU/DM/memory_3_30_PRE);
CPU/DM/memory_3_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_31: FDCPE port map (CPU/DM/memory_3_31,'0','0',CPU/DM/memory_3_31_CLR,CPU/DM/memory_3_31_PRE);
CPU/DM/memory_3_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_4: FDCPE port map (CPU/DM/memory_3_4,'0','0',CPU/DM/memory_3_4_CLR,CPU/DM/memory_3_4_PRE);
CPU/DM/memory_3_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_5: FDCPE port map (CPU/DM/memory_3_5,'0','0',CPU/DM/memory_3_5_CLR,CPU/DM/memory_3_5_PRE);
CPU/DM/memory_3_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_6: FDCPE port map (CPU/DM/memory_3_6,'0','0',CPU/DM/memory_3_6_CLR,CPU/DM/memory_3_6_PRE);
CPU/DM/memory_3_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_7: FDCPE port map (CPU/DM/memory_3_7,'0','0',CPU/DM/memory_3_7_CLR,CPU/DM/memory_3_7_PRE);
CPU/DM/memory_3_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_8: FDCPE port map (CPU/DM/memory_3_8,'0','0',CPU/DM/memory_3_8_CLR,CPU/DM/memory_3_8_PRE);
CPU/DM/memory_3_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_3_9: FDCPE port map (CPU/DM/memory_3_9,'0','0',CPU/DM/memory_3_9_CLR,CPU/DM/memory_3_9_PRE);
CPU/DM/memory_3_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_3_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_0: FDCPE port map (CPU/DM/memory_4_0,'0','0',CPU/DM/memory_4_0_CLR,CPU/DM/memory_4_0_PRE);
CPU/DM/memory_4_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_1: FDCPE port map (CPU/DM/memory_4_1,'0','0',CPU/DM/memory_4_1_CLR,CPU/DM/memory_4_1_PRE);
CPU/DM/memory_4_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_10: FDCPE port map (CPU/DM/memory_4_10,'0','0',CPU/DM/memory_4_10_CLR,CPU/DM/memory_4_10_PRE);
CPU/DM/memory_4_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_11: FDCPE port map (CPU/DM/memory_4_11,'0','0',CPU/DM/memory_4_11_CLR,CPU/DM/memory_4_11_PRE);
CPU/DM/memory_4_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_12: FDCPE port map (CPU/DM/memory_4_12,'0','0',CPU/DM/memory_4_12_CLR,CPU/DM/memory_4_12_PRE);
CPU/DM/memory_4_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_13: FDCPE port map (CPU/DM/memory_4_13,'0','0',CPU/DM/memory_4_13_CLR,CPU/DM/memory_4_13_PRE);
CPU/DM/memory_4_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_14: FDCPE port map (CPU/DM/memory_4_14,'0','0',CPU/DM/memory_4_14_CLR,CPU/DM/memory_4_14_PRE);
CPU/DM/memory_4_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_15: FDCPE port map (CPU/DM/memory_4_15,'0','0',CPU/DM/memory_4_15_CLR,CPU/DM/memory_4_15_PRE);
CPU/DM/memory_4_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_16: FDCPE port map (CPU/DM/memory_4_16,'0','0',CPU/DM/memory_4_16_CLR,CPU/DM/memory_4_16_PRE);
CPU/DM/memory_4_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_17: FDCPE port map (CPU/DM/memory_4_17,'0','0',CPU/DM/memory_4_17_CLR,CPU/DM/memory_4_17_PRE);
CPU/DM/memory_4_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_18: FDCPE port map (CPU/DM/memory_4_18,'0','0',CPU/DM/memory_4_18_CLR,CPU/DM/memory_4_18_PRE);
CPU/DM/memory_4_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_19: FDCPE port map (CPU/DM/memory_4_19,'0','0',CPU/DM/memory_4_19_CLR,CPU/DM/memory_4_19_PRE);
CPU/DM/memory_4_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_2: FDCPE port map (CPU/DM/memory_4_2,'0','0',CPU/DM/memory_4_2_CLR,CPU/DM/memory_4_2_PRE);
CPU/DM/memory_4_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_20: FDCPE port map (CPU/DM/memory_4_20,'0','0',CPU/DM/memory_4_20_CLR,CPU/DM/memory_4_20_PRE);
CPU/DM/memory_4_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_21: FDCPE port map (CPU/DM/memory_4_21,'0','0',CPU/DM/memory_4_21_CLR,CPU/DM/memory_4_21_PRE);
CPU/DM/memory_4_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_22: FDCPE port map (CPU/DM/memory_4_22,'0','0',CPU/DM/memory_4_22_CLR,CPU/DM/memory_4_22_PRE);
CPU/DM/memory_4_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_23: FDCPE port map (CPU/DM/memory_4_23,'0','0',CPU/DM/memory_4_23_CLR,CPU/DM/memory_4_23_PRE);
CPU/DM/memory_4_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_24: FDCPE port map (CPU/DM/memory_4_24,'0','0',CPU/DM/memory_4_24_CLR,CPU/DM/memory_4_24_PRE);
CPU/DM/memory_4_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_25: FDCPE port map (CPU/DM/memory_4_25,'0','0',CPU/DM/memory_4_25_CLR,CPU/DM/memory_4_25_PRE);
CPU/DM/memory_4_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_26: FDCPE port map (CPU/DM/memory_4_26,'0','0',CPU/DM/memory_4_26_CLR,CPU/DM/memory_4_26_PRE);
CPU/DM/memory_4_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_27: FDCPE port map (CPU/DM/memory_4_27,'0','0',CPU/DM/memory_4_27_CLR,CPU/DM/memory_4_27_PRE);
CPU/DM/memory_4_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_28: FDCPE port map (CPU/DM/memory_4_28,'0','0',CPU/DM/memory_4_28_CLR,CPU/DM/memory_4_28_PRE);
CPU/DM/memory_4_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_29: FDCPE port map (CPU/DM/memory_4_29,'0','0',CPU/DM/memory_4_29_CLR,CPU/DM/memory_4_29_PRE);
CPU/DM/memory_4_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_3: FDCPE port map (CPU/DM/memory_4_3,'0','0',CPU/DM/memory_4_3_CLR,CPU/DM/memory_4_3_PRE);
CPU/DM/memory_4_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_30: FDCPE port map (CPU/DM/memory_4_30,'0','0',CPU/DM/memory_4_30_CLR,CPU/DM/memory_4_30_PRE);
CPU/DM/memory_4_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_31: FDCPE port map (CPU/DM/memory_4_31,'0','0',CPU/DM/memory_4_31_CLR,CPU/DM/memory_4_31_PRE);
CPU/DM/memory_4_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_4: FDCPE port map (CPU/DM/memory_4_4,'0','0',CPU/DM/memory_4_4_CLR,CPU/DM/memory_4_4_PRE);
CPU/DM/memory_4_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_5: FDCPE port map (CPU/DM/memory_4_5,'0','0',CPU/DM/memory_4_5_CLR,CPU/DM/memory_4_5_PRE);
CPU/DM/memory_4_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_6: FDCPE port map (CPU/DM/memory_4_6,'0','0',CPU/DM/memory_4_6_CLR,CPU/DM/memory_4_6_PRE);
CPU/DM/memory_4_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_7: FDCPE port map (CPU/DM/memory_4_7,'0','0',CPU/DM/memory_4_7_CLR,CPU/DM/memory_4_7_PRE);
CPU/DM/memory_4_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_8: FDCPE port map (CPU/DM/memory_4_8,'0','0',CPU/DM/memory_4_8_CLR,CPU/DM/memory_4_8_PRE);
CPU/DM/memory_4_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_4_9: FDCPE port map (CPU/DM/memory_4_9,'0','0',CPU/DM/memory_4_9_CLR,CPU/DM/memory_4_9_PRE);
CPU/DM/memory_4_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_4_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_0: FDCPE port map (CPU/DM/memory_5_0,'0','0',CPU/DM/memory_5_0_CLR,CPU/DM/memory_5_0_PRE);
CPU/DM/memory_5_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_1: FDCPE port map (CPU/DM/memory_5_1,'0','0',CPU/DM/memory_5_1_CLR,CPU/DM/memory_5_1_PRE);
CPU/DM/memory_5_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_10: FDCPE port map (CPU/DM/memory_5_10,'0','0',CPU/DM/memory_5_10_CLR,CPU/DM/memory_5_10_PRE);
CPU/DM/memory_5_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_11: FDCPE port map (CPU/DM/memory_5_11,'0','0',CPU/DM/memory_5_11_CLR,CPU/DM/memory_5_11_PRE);
CPU/DM/memory_5_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_12: FDCPE port map (CPU/DM/memory_5_12,'0','0',CPU/DM/memory_5_12_CLR,CPU/DM/memory_5_12_PRE);
CPU/DM/memory_5_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_13: FDCPE port map (CPU/DM/memory_5_13,'0','0',CPU/DM/memory_5_13_CLR,CPU/DM/memory_5_13_PRE);
CPU/DM/memory_5_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_14: FDCPE port map (CPU/DM/memory_5_14,'0','0',CPU/DM/memory_5_14_CLR,CPU/DM/memory_5_14_PRE);
CPU/DM/memory_5_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_15: FDCPE port map (CPU/DM/memory_5_15,'0','0',CPU/DM/memory_5_15_CLR,CPU/DM/memory_5_15_PRE);
CPU/DM/memory_5_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_16: FDCPE port map (CPU/DM/memory_5_16,'0','0',CPU/DM/memory_5_16_CLR,CPU/DM/memory_5_16_PRE);
CPU/DM/memory_5_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_17: FDCPE port map (CPU/DM/memory_5_17,'0','0',CPU/DM/memory_5_17_CLR,CPU/DM/memory_5_17_PRE);
CPU/DM/memory_5_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_18: FDCPE port map (CPU/DM/memory_5_18,'0','0',CPU/DM/memory_5_18_CLR,CPU/DM/memory_5_18_PRE);
CPU/DM/memory_5_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_19: FDCPE port map (CPU/DM/memory_5_19,'0','0',CPU/DM/memory_5_19_CLR,CPU/DM/memory_5_19_PRE);
CPU/DM/memory_5_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_2: FDCPE port map (CPU/DM/memory_5_2,'0','0',CPU/DM/memory_5_2_CLR,CPU/DM/memory_5_2_PRE);
CPU/DM/memory_5_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_20: FDCPE port map (CPU/DM/memory_5_20,'0','0',CPU/DM/memory_5_20_CLR,CPU/DM/memory_5_20_PRE);
CPU/DM/memory_5_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_21: FDCPE port map (CPU/DM/memory_5_21,'0','0',CPU/DM/memory_5_21_CLR,CPU/DM/memory_5_21_PRE);
CPU/DM/memory_5_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_22: FDCPE port map (CPU/DM/memory_5_22,'0','0',CPU/DM/memory_5_22_CLR,CPU/DM/memory_5_22_PRE);
CPU/DM/memory_5_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_23: FDCPE port map (CPU/DM/memory_5_23,'0','0',CPU/DM/memory_5_23_CLR,CPU/DM/memory_5_23_PRE);
CPU/DM/memory_5_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_24: FDCPE port map (CPU/DM/memory_5_24,'0','0',CPU/DM/memory_5_24_CLR,CPU/DM/memory_5_24_PRE);
CPU/DM/memory_5_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_25: FDCPE port map (CPU/DM/memory_5_25,'0','0',CPU/DM/memory_5_25_CLR,CPU/DM/memory_5_25_PRE);
CPU/DM/memory_5_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_26: FDCPE port map (CPU/DM/memory_5_26,'0','0',CPU/DM/memory_5_26_CLR,CPU/DM/memory_5_26_PRE);
CPU/DM/memory_5_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_27: FDCPE port map (CPU/DM/memory_5_27,'0','0',CPU/DM/memory_5_27_CLR,CPU/DM/memory_5_27_PRE);
CPU/DM/memory_5_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_28: FDCPE port map (CPU/DM/memory_5_28,'0','0',CPU/DM/memory_5_28_CLR,CPU/DM/memory_5_28_PRE);
CPU/DM/memory_5_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_29: FDCPE port map (CPU/DM/memory_5_29,'0','0',CPU/DM/memory_5_29_CLR,CPU/DM/memory_5_29_PRE);
CPU/DM/memory_5_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_3: FDCPE port map (CPU/DM/memory_5_3,'0','0',CPU/DM/memory_5_3_CLR,CPU/DM/memory_5_3_PRE);
CPU/DM/memory_5_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_30: FDCPE port map (CPU/DM/memory_5_30,'0','0',CPU/DM/memory_5_30_CLR,CPU/DM/memory_5_30_PRE);
CPU/DM/memory_5_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_31: FDCPE port map (CPU/DM/memory_5_31,'0','0',CPU/DM/memory_5_31_CLR,CPU/DM/memory_5_31_PRE);
CPU/DM/memory_5_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_4: FDCPE port map (CPU/DM/memory_5_4,'0','0',CPU/DM/memory_5_4_CLR,CPU/DM/memory_5_4_PRE);
CPU/DM/memory_5_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_5: FDCPE port map (CPU/DM/memory_5_5,'0','0',CPU/DM/memory_5_5_CLR,CPU/DM/memory_5_5_PRE);
CPU/DM/memory_5_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_6: FDCPE port map (CPU/DM/memory_5_6,'0','0',CPU/DM/memory_5_6_CLR,CPU/DM/memory_5_6_PRE);
CPU/DM/memory_5_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_7: FDCPE port map (CPU/DM/memory_5_7,'0','0',CPU/DM/memory_5_7_CLR,CPU/DM/memory_5_7_PRE);
CPU/DM/memory_5_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_8: FDCPE port map (CPU/DM/memory_5_8,'0','0',CPU/DM/memory_5_8_CLR,CPU/DM/memory_5_8_PRE);
CPU/DM/memory_5_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_5_9: FDCPE port map (CPU/DM/memory_5_9,'0','0',CPU/DM/memory_5_9_CLR,CPU/DM/memory_5_9_PRE);
CPU/DM/memory_5_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_5_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_0: FDCPE port map (CPU/DM/memory_6_0,'0','0',CPU/DM/memory_6_0_CLR,CPU/DM/memory_6_0_PRE);
CPU/DM/memory_6_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_1: FDCPE port map (CPU/DM/memory_6_1,'0','0',CPU/DM/memory_6_1_CLR,CPU/DM/memory_6_1_PRE);
CPU/DM/memory_6_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_10: FDCPE port map (CPU/DM/memory_6_10,'0','0',CPU/DM/memory_6_10_CLR,CPU/DM/memory_6_10_PRE);
CPU/DM/memory_6_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_11: FDCPE port map (CPU/DM/memory_6_11,'0','0',CPU/DM/memory_6_11_CLR,CPU/DM/memory_6_11_PRE);
CPU/DM/memory_6_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_12: FDCPE port map (CPU/DM/memory_6_12,'0','0',CPU/DM/memory_6_12_CLR,CPU/DM/memory_6_12_PRE);
CPU/DM/memory_6_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_13: FDCPE port map (CPU/DM/memory_6_13,'0','0',CPU/DM/memory_6_13_CLR,CPU/DM/memory_6_13_PRE);
CPU/DM/memory_6_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_14: FDCPE port map (CPU/DM/memory_6_14,'0','0',CPU/DM/memory_6_14_CLR,CPU/DM/memory_6_14_PRE);
CPU/DM/memory_6_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_15: FDCPE port map (CPU/DM/memory_6_15,'0','0',CPU/DM/memory_6_15_CLR,CPU/DM/memory_6_15_PRE);
CPU/DM/memory_6_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_16: FDCPE port map (CPU/DM/memory_6_16,'0','0',CPU/DM/memory_6_16_CLR,CPU/DM/memory_6_16_PRE);
CPU/DM/memory_6_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_17: FDCPE port map (CPU/DM/memory_6_17,'0','0',CPU/DM/memory_6_17_CLR,CPU/DM/memory_6_17_PRE);
CPU/DM/memory_6_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_18: FDCPE port map (CPU/DM/memory_6_18,'0','0',CPU/DM/memory_6_18_CLR,CPU/DM/memory_6_18_PRE);
CPU/DM/memory_6_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_19: FDCPE port map (CPU/DM/memory_6_19,'0','0',CPU/DM/memory_6_19_CLR,CPU/DM/memory_6_19_PRE);
CPU/DM/memory_6_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_2: FDCPE port map (CPU/DM/memory_6_2,'0','0',CPU/DM/memory_6_2_CLR,CPU/DM/memory_6_2_PRE);
CPU/DM/memory_6_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_20: FDCPE port map (CPU/DM/memory_6_20,'0','0',CPU/DM/memory_6_20_CLR,CPU/DM/memory_6_20_PRE);
CPU/DM/memory_6_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_21: FDCPE port map (CPU/DM/memory_6_21,'0','0',CPU/DM/memory_6_21_CLR,CPU/DM/memory_6_21_PRE);
CPU/DM/memory_6_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_22: FDCPE port map (CPU/DM/memory_6_22,'0','0',CPU/DM/memory_6_22_CLR,CPU/DM/memory_6_22_PRE);
CPU/DM/memory_6_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_23: FDCPE port map (CPU/DM/memory_6_23,'0','0',CPU/DM/memory_6_23_CLR,CPU/DM/memory_6_23_PRE);
CPU/DM/memory_6_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_24: FDCPE port map (CPU/DM/memory_6_24,'0','0',CPU/DM/memory_6_24_CLR,CPU/DM/memory_6_24_PRE);
CPU/DM/memory_6_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_25: FDCPE port map (CPU/DM/memory_6_25,'0','0',CPU/DM/memory_6_25_CLR,CPU/DM/memory_6_25_PRE);
CPU/DM/memory_6_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_26: FDCPE port map (CPU/DM/memory_6_26,'0','0',CPU/DM/memory_6_26_CLR,CPU/DM/memory_6_26_PRE);
CPU/DM/memory_6_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_27: FDCPE port map (CPU/DM/memory_6_27,'0','0',CPU/DM/memory_6_27_CLR,CPU/DM/memory_6_27_PRE);
CPU/DM/memory_6_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_28: FDCPE port map (CPU/DM/memory_6_28,'0','0',CPU/DM/memory_6_28_CLR,CPU/DM/memory_6_28_PRE);
CPU/DM/memory_6_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_29: FDCPE port map (CPU/DM/memory_6_29,'0','0',CPU/DM/memory_6_29_CLR,CPU/DM/memory_6_29_PRE);
CPU/DM/memory_6_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_3: FDCPE port map (CPU/DM/memory_6_3,'0','0',CPU/DM/memory_6_3_CLR,CPU/DM/memory_6_3_PRE);
CPU/DM/memory_6_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_30: FDCPE port map (CPU/DM/memory_6_30,'0','0',CPU/DM/memory_6_30_CLR,CPU/DM/memory_6_30_PRE);
CPU/DM/memory_6_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_31: FDCPE port map (CPU/DM/memory_6_31,'0','0',CPU/DM/memory_6_31_CLR,CPU/DM/memory_6_31_PRE);
CPU/DM/memory_6_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_4: FDCPE port map (CPU/DM/memory_6_4,'0','0',CPU/DM/memory_6_4_CLR,CPU/DM/memory_6_4_PRE);
CPU/DM/memory_6_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_5: FDCPE port map (CPU/DM/memory_6_5,'0','0',CPU/DM/memory_6_5_CLR,CPU/DM/memory_6_5_PRE);
CPU/DM/memory_6_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_6: FDCPE port map (CPU/DM/memory_6_6,'0','0',CPU/DM/memory_6_6_CLR,CPU/DM/memory_6_6_PRE);
CPU/DM/memory_6_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_7: FDCPE port map (CPU/DM/memory_6_7,'0','0',CPU/DM/memory_6_7_CLR,CPU/DM/memory_6_7_PRE);
CPU/DM/memory_6_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_8: FDCPE port map (CPU/DM/memory_6_8,'0','0',CPU/DM/memory_6_8_CLR,CPU/DM/memory_6_8_PRE);
CPU/DM/memory_6_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_6_9: FDCPE port map (CPU/DM/memory_6_9,'0','0',CPU/DM/memory_6_9_CLR,CPU/DM/memory_6_9_PRE);
CPU/DM/memory_6_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_6_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_0: FDCPE port map (CPU/DM/memory_7_0,'0','0',CPU/DM/memory_7_0_CLR,CPU/DM/memory_7_0_PRE);
CPU/DM/memory_7_0_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_0_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_1: FDCPE port map (CPU/DM/memory_7_1,'0','0',CPU/DM/memory_7_1_CLR,CPU/DM/memory_7_1_PRE);
CPU/DM/memory_7_1_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_1_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_10: FDCPE port map (CPU/DM/memory_7_10,'0','0',CPU/DM/memory_7_10_CLR,CPU/DM/memory_7_10_PRE);
CPU/DM/memory_7_10_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_10_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_11: FDCPE port map (CPU/DM/memory_7_11,'0','0',CPU/DM/memory_7_11_CLR,CPU/DM/memory_7_11_PRE);
CPU/DM/memory_7_11_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_11_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_12: FDCPE port map (CPU/DM/memory_7_12,'0','0',CPU/DM/memory_7_12_CLR,CPU/DM/memory_7_12_PRE);
CPU/DM/memory_7_12_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_12_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_13: FDCPE port map (CPU/DM/memory_7_13,'0','0',CPU/DM/memory_7_13_CLR,CPU/DM/memory_7_13_PRE);
CPU/DM/memory_7_13_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_13_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_14: FDCPE port map (CPU/DM/memory_7_14,'0','0',CPU/DM/memory_7_14_CLR,CPU/DM/memory_7_14_PRE);
CPU/DM/memory_7_14_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_14_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_15: FDCPE port map (CPU/DM/memory_7_15,'0','0',CPU/DM/memory_7_15_CLR,CPU/DM/memory_7_15_PRE);
CPU/DM/memory_7_15_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_15_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_16: FDCPE port map (CPU/DM/memory_7_16,'0','0',CPU/DM/memory_7_16_CLR,CPU/DM/memory_7_16_PRE);
CPU/DM/memory_7_16_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_16_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_17: FDCPE port map (CPU/DM/memory_7_17,'0','0',CPU/DM/memory_7_17_CLR,CPU/DM/memory_7_17_PRE);
CPU/DM/memory_7_17_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_17_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_18: FDCPE port map (CPU/DM/memory_7_18,'0','0',CPU/DM/memory_7_18_CLR,CPU/DM/memory_7_18_PRE);
CPU/DM/memory_7_18_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_18_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_19: FDCPE port map (CPU/DM/memory_7_19,'0','0',CPU/DM/memory_7_19_CLR,CPU/DM/memory_7_19_PRE);
CPU/DM/memory_7_19_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_19_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_2: FDCPE port map (CPU/DM/memory_7_2,'0','0',CPU/DM/memory_7_2_CLR,CPU/DM/memory_7_2_PRE);
CPU/DM/memory_7_2_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_2_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_20: FDCPE port map (CPU/DM/memory_7_20,'0','0',CPU/DM/memory_7_20_CLR,CPU/DM/memory_7_20_PRE);
CPU/DM/memory_7_20_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_20_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_21: FDCPE port map (CPU/DM/memory_7_21,'0','0',CPU/DM/memory_7_21_CLR,CPU/DM/memory_7_21_PRE);
CPU/DM/memory_7_21_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_21_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_22: FDCPE port map (CPU/DM/memory_7_22,'0','0',CPU/DM/memory_7_22_CLR,CPU/DM/memory_7_22_PRE);
CPU/DM/memory_7_22_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_22_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_23: FDCPE port map (CPU/DM/memory_7_23,'0','0',CPU/DM/memory_7_23_CLR,CPU/DM/memory_7_23_PRE);
CPU/DM/memory_7_23_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_23_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_24: FDCPE port map (CPU/DM/memory_7_24,'0','0',CPU/DM/memory_7_24_CLR,CPU/DM/memory_7_24_PRE);
CPU/DM/memory_7_24_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_24_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_25: FDCPE port map (CPU/DM/memory_7_25,'0','0',CPU/DM/memory_7_25_CLR,CPU/DM/memory_7_25_PRE);
CPU/DM/memory_7_25_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_25_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_26: FDCPE port map (CPU/DM/memory_7_26,'0','0',CPU/DM/memory_7_26_CLR,CPU/DM/memory_7_26_PRE);
CPU/DM/memory_7_26_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_26_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_27: FDCPE port map (CPU/DM/memory_7_27,'0','0',CPU/DM/memory_7_27_CLR,CPU/DM/memory_7_27_PRE);
CPU/DM/memory_7_27_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_27_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_28: FDCPE port map (CPU/DM/memory_7_28,'0','0',CPU/DM/memory_7_28_CLR,CPU/DM/memory_7_28_PRE);
CPU/DM/memory_7_28_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_28_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_29: FDCPE port map (CPU/DM/memory_7_29,'0','0',CPU/DM/memory_7_29_CLR,CPU/DM/memory_7_29_PRE);
CPU/DM/memory_7_29_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_29_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_3: FDCPE port map (CPU/DM/memory_7_3,'0','0',CPU/DM/memory_7_3_CLR,CPU/DM/memory_7_3_PRE);
CPU/DM/memory_7_3_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_3_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_30: FDCPE port map (CPU/DM/memory_7_30,'0','0',CPU/DM/memory_7_30_CLR,CPU/DM/memory_7_30_PRE);
CPU/DM/memory_7_30_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_30_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_31: FDCPE port map (CPU/DM/memory_7_31,'0','0',CPU/DM/memory_7_31_CLR,CPU/DM/memory_7_31_PRE);
CPU/DM/memory_7_31_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_31_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_4: FDCPE port map (CPU/DM/memory_7_4,'0','0',CPU/DM/memory_7_4_CLR,CPU/DM/memory_7_4_PRE);
CPU/DM/memory_7_4_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_4_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_5: FDCPE port map (CPU/DM/memory_7_5,'0','0',CPU/DM/memory_7_5_CLR,CPU/DM/memory_7_5_PRE);
CPU/DM/memory_7_5_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_5_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_6: FDCPE port map (CPU/DM/memory_7_6,'0','0',CPU/DM/memory_7_6_CLR,CPU/DM/memory_7_6_PRE);
CPU/DM/memory_7_6_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_6_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_7: FDCPE port map (CPU/DM/memory_7_7,'0','0',CPU/DM/memory_7_7_CLR,CPU/DM/memory_7_7_PRE);
CPU/DM/memory_7_7_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_7_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_8: FDCPE port map (CPU/DM/memory_7_8,'0','0',CPU/DM/memory_7_8_CLR,CPU/DM/memory_7_8_PRE);
CPU/DM/memory_7_8_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_8_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_7_9: FDCPE port map (CPU/DM/memory_7_9,'0','0',CPU/DM/memory_7_9_CLR,CPU/DM/memory_7_9_PRE);
CPU/DM/memory_7_9_CLR <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_7_9_PRE <= (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_0: FDCPE port map (CPU/DM/memory_8_0,'0','0',CPU/DM/memory_8_0_CLR,CPU/DM/memory_8_0_PRE);
CPU/DM/memory_8_0_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_0_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_1: FDCPE port map (CPU/DM/memory_8_1,'0','0',CPU/DM/memory_8_1_CLR,CPU/DM/memory_8_1_PRE);
CPU/DM/memory_8_1_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_1_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_10: FDCPE port map (CPU/DM/memory_8_10,'0','0',CPU/DM/memory_8_10_CLR,CPU/DM/memory_8_10_PRE);
CPU/DM/memory_8_10_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_10_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_11: FDCPE port map (CPU/DM/memory_8_11,'0','0',CPU/DM/memory_8_11_CLR,CPU/DM/memory_8_11_PRE);
CPU/DM/memory_8_11_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_11_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_12: FDCPE port map (CPU/DM/memory_8_12,'0','0',CPU/DM/memory_8_12_CLR,CPU/DM/memory_8_12_PRE);
CPU/DM/memory_8_12_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_12_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_13: FDCPE port map (CPU/DM/memory_8_13,'0','0',CPU/DM/memory_8_13_CLR,CPU/DM/memory_8_13_PRE);
CPU/DM/memory_8_13_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_13_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_14: FDCPE port map (CPU/DM/memory_8_14,'0','0',CPU/DM/memory_8_14_CLR,CPU/DM/memory_8_14_PRE);
CPU/DM/memory_8_14_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_14_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_15: FDCPE port map (CPU/DM/memory_8_15,'0','0',CPU/DM/memory_8_15_CLR,CPU/DM/memory_8_15_PRE);
CPU/DM/memory_8_15_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_15_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_16: FDCPE port map (CPU/DM/memory_8_16,'0','0',CPU/DM/memory_8_16_CLR,CPU/DM/memory_8_16_PRE);
CPU/DM/memory_8_16_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_16_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_17: FDCPE port map (CPU/DM/memory_8_17,'0','0',CPU/DM/memory_8_17_CLR,CPU/DM/memory_8_17_PRE);
CPU/DM/memory_8_17_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_17_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_18: FDCPE port map (CPU/DM/memory_8_18,'0','0',CPU/DM/memory_8_18_CLR,CPU/DM/memory_8_18_PRE);
CPU/DM/memory_8_18_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_18_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_19: FDCPE port map (CPU/DM/memory_8_19,'0','0',CPU/DM/memory_8_19_CLR,CPU/DM/memory_8_19_PRE);
CPU/DM/memory_8_19_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_19_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_2: FDCPE port map (CPU/DM/memory_8_2,'0','0',CPU/DM/memory_8_2_CLR,CPU/DM/memory_8_2_PRE);
CPU/DM/memory_8_2_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_2_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_20: FDCPE port map (CPU/DM/memory_8_20,'0','0',CPU/DM/memory_8_20_CLR,CPU/DM/memory_8_20_PRE);
CPU/DM/memory_8_20_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_20_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_21: FDCPE port map (CPU/DM/memory_8_21,'0','0',CPU/DM/memory_8_21_CLR,CPU/DM/memory_8_21_PRE);
CPU/DM/memory_8_21_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_21_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_22: FDCPE port map (CPU/DM/memory_8_22,'0','0',CPU/DM/memory_8_22_CLR,CPU/DM/memory_8_22_PRE);
CPU/DM/memory_8_22_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_22_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_23: FDCPE port map (CPU/DM/memory_8_23,'0','0',CPU/DM/memory_8_23_CLR,CPU/DM/memory_8_23_PRE);
CPU/DM/memory_8_23_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_23_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_24: FDCPE port map (CPU/DM/memory_8_24,'0','0',CPU/DM/memory_8_24_CLR,CPU/DM/memory_8_24_PRE);
CPU/DM/memory_8_24_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_24_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_25: FDCPE port map (CPU/DM/memory_8_25,'0','0',CPU/DM/memory_8_25_CLR,CPU/DM/memory_8_25_PRE);
CPU/DM/memory_8_25_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_25_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_26: FDCPE port map (CPU/DM/memory_8_26,'0','0',CPU/DM/memory_8_26_CLR,CPU/DM/memory_8_26_PRE);
CPU/DM/memory_8_26_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_26_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_27: FDCPE port map (CPU/DM/memory_8_27,'0','0',CPU/DM/memory_8_27_CLR,CPU/DM/memory_8_27_PRE);
CPU/DM/memory_8_27_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_27_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_28: FDCPE port map (CPU/DM/memory_8_28,'0','0',CPU/DM/memory_8_28_CLR,CPU/DM/memory_8_28_PRE);
CPU/DM/memory_8_28_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_28_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_29: FDCPE port map (CPU/DM/memory_8_29,'0','0',CPU/DM/memory_8_29_CLR,CPU/DM/memory_8_29_PRE);
CPU/DM/memory_8_29_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_29_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_3: FDCPE port map (CPU/DM/memory_8_3,'0','0',CPU/DM/memory_8_3_CLR,CPU/DM/memory_8_3_PRE);
CPU/DM/memory_8_3_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_3_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_30: FDCPE port map (CPU/DM/memory_8_30,'0','0',CPU/DM/memory_8_30_CLR,CPU/DM/memory_8_30_PRE);
CPU/DM/memory_8_30_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_30_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_31: FDCPE port map (CPU/DM/memory_8_31,'0','0',CPU/DM/memory_8_31_CLR,CPU/DM/memory_8_31_PRE);
CPU/DM/memory_8_31_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_31_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_4: FDCPE port map (CPU/DM/memory_8_4,'0','0',CPU/DM/memory_8_4_CLR,CPU/DM/memory_8_4_PRE);
CPU/DM/memory_8_4_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_4_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_5: FDCPE port map (CPU/DM/memory_8_5,'0','0',CPU/DM/memory_8_5_CLR,CPU/DM/memory_8_5_PRE);
CPU/DM/memory_8_5_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_5_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_6: FDCPE port map (CPU/DM/memory_8_6,'0','0',CPU/DM/memory_8_6_CLR,CPU/DM/memory_8_6_PRE);
CPU/DM/memory_8_6_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_6_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_7: FDCPE port map (CPU/DM/memory_8_7,'0','0',CPU/DM/memory_8_7_CLR,CPU/DM/memory_8_7_PRE);
CPU/DM/memory_8_7_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_7_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_8: FDCPE port map (CPU/DM/memory_8_8,'0','0',CPU/DM/memory_8_8_CLR,CPU/DM/memory_8_8_PRE);
CPU/DM/memory_8_8_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_8_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_8_9: FDCPE port map (CPU/DM/memory_8_9,'0','0',CPU/DM/memory_8_9_CLR,CPU/DM/memory_8_9_PRE);
CPU/DM/memory_8_9_CLR <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_8_9_PRE <= (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_0: FDCPE port map (CPU/DM/memory_9_0,'0','0',CPU/DM/memory_9_0_CLR,CPU/DM/memory_9_0_PRE);
CPU/DM/memory_9_0_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_0_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_1: FDCPE port map (CPU/DM/memory_9_1,'0','0',CPU/DM/memory_9_1_CLR,CPU/DM/memory_9_1_PRE);
CPU/DM/memory_9_1_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_1_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_10: FDCPE port map (CPU/DM/memory_9_10,'0','0',CPU/DM/memory_9_10_CLR,CPU/DM/memory_9_10_PRE);
CPU/DM/memory_9_10_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_10_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_11: FDCPE port map (CPU/DM/memory_9_11,'0','0',CPU/DM/memory_9_11_CLR,CPU/DM/memory_9_11_PRE);
CPU/DM/memory_9_11_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_11_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_12: FDCPE port map (CPU/DM/memory_9_12,'0','0',CPU/DM/memory_9_12_CLR,CPU/DM/memory_9_12_PRE);
CPU/DM/memory_9_12_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_12_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_13: FDCPE port map (CPU/DM/memory_9_13,'0','0',CPU/DM/memory_9_13_CLR,CPU/DM/memory_9_13_PRE);
CPU/DM/memory_9_13_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_13_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_14: FDCPE port map (CPU/DM/memory_9_14,'0','0',CPU/DM/memory_9_14_CLR,CPU/DM/memory_9_14_PRE);
CPU/DM/memory_9_14_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_14_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_15: FDCPE port map (CPU/DM/memory_9_15,'0','0',CPU/DM/memory_9_15_CLR,CPU/DM/memory_9_15_PRE);
CPU/DM/memory_9_15_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_15_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_16: FDCPE port map (CPU/DM/memory_9_16,'0','0',CPU/DM/memory_9_16_CLR,CPU/DM/memory_9_16_PRE);
CPU/DM/memory_9_16_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_16_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_17: FDCPE port map (CPU/DM/memory_9_17,'0','0',CPU/DM/memory_9_17_CLR,CPU/DM/memory_9_17_PRE);
CPU/DM/memory_9_17_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_17_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_18: FDCPE port map (CPU/DM/memory_9_18,'0','0',CPU/DM/memory_9_18_CLR,CPU/DM/memory_9_18_PRE);
CPU/DM/memory_9_18_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_18_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_19: FDCPE port map (CPU/DM/memory_9_19,'0','0',CPU/DM/memory_9_19_CLR,CPU/DM/memory_9_19_PRE);
CPU/DM/memory_9_19_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_19_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_2: FDCPE port map (CPU/DM/memory_9_2,'0','0',CPU/DM/memory_9_2_CLR,CPU/DM/memory_9_2_PRE);
CPU/DM/memory_9_2_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_2_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_20: FDCPE port map (CPU/DM/memory_9_20,'0','0',CPU/DM/memory_9_20_CLR,CPU/DM/memory_9_20_PRE);
CPU/DM/memory_9_20_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_20_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_21: FDCPE port map (CPU/DM/memory_9_21,'0','0',CPU/DM/memory_9_21_CLR,CPU/DM/memory_9_21_PRE);
CPU/DM/memory_9_21_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_21_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_22: FDCPE port map (CPU/DM/memory_9_22,'0','0',CPU/DM/memory_9_22_CLR,CPU/DM/memory_9_22_PRE);
CPU/DM/memory_9_22_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_22_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_23: FDCPE port map (CPU/DM/memory_9_23,'0','0',CPU/DM/memory_9_23_CLR,CPU/DM/memory_9_23_PRE);
CPU/DM/memory_9_23_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_23_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_24: FDCPE port map (CPU/DM/memory_9_24,'0','0',CPU/DM/memory_9_24_CLR,CPU/DM/memory_9_24_PRE);
CPU/DM/memory_9_24_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_24_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_25: FDCPE port map (CPU/DM/memory_9_25,'0','0',CPU/DM/memory_9_25_CLR,CPU/DM/memory_9_25_PRE);
CPU/DM/memory_9_25_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_25_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_26: FDCPE port map (CPU/DM/memory_9_26,'0','0',CPU/DM/memory_9_26_CLR,CPU/DM/memory_9_26_PRE);
CPU/DM/memory_9_26_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_26_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_27: FDCPE port map (CPU/DM/memory_9_27,'0','0',CPU/DM/memory_9_27_CLR,CPU/DM/memory_9_27_PRE);
CPU/DM/memory_9_27_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_27_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_28: FDCPE port map (CPU/DM/memory_9_28,'0','0',CPU/DM/memory_9_28_CLR,CPU/DM/memory_9_28_PRE);
CPU/DM/memory_9_28_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_28_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_29: FDCPE port map (CPU/DM/memory_9_29,'0','0',CPU/DM/memory_9_29_CLR,CPU/DM/memory_9_29_PRE);
CPU/DM/memory_9_29_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_29_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_3: FDCPE port map (CPU/DM/memory_9_3,'0','0',CPU/DM/memory_9_3_CLR,CPU/DM/memory_9_3_PRE);
CPU/DM/memory_9_3_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_3_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_30: FDCPE port map (CPU/DM/memory_9_30,'0','0',CPU/DM/memory_9_30_CLR,CPU/DM/memory_9_30_PRE);
CPU/DM/memory_9_30_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_30_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_31: FDCPE port map (CPU/DM/memory_9_31,'0','0',CPU/DM/memory_9_31_CLR,CPU/DM/memory_9_31_PRE);
CPU/DM/memory_9_31_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_31_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_4: FDCPE port map (CPU/DM/memory_9_4,'0','0',CPU/DM/memory_9_4_CLR,CPU/DM/memory_9_4_PRE);
CPU/DM/memory_9_4_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_4_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_5: FDCPE port map (CPU/DM/memory_9_5,'0','0',CPU/DM/memory_9_5_CLR,CPU/DM/memory_9_5_PRE);
CPU/DM/memory_9_5_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_5_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_6: FDCPE port map (CPU/DM/memory_9_6,'0','0',CPU/DM/memory_9_6_CLR,CPU/DM/memory_9_6_PRE);
CPU/DM/memory_9_6_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_6_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_7: FDCPE port map (CPU/DM/memory_9_7,'0','0',CPU/DM/memory_9_7_CLR,CPU/DM/memory_9_7_PRE);
CPU/DM/memory_9_7_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_7_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_8: FDCPE port map (CPU/DM/memory_9_8,'0','0',CPU/DM/memory_9_8_CLR,CPU/DM/memory_9_8_PRE);
CPU/DM/memory_9_8_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_8_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/DM/memory_9_9: FDCPE port map (CPU/DM/memory_9_9,'0','0',CPU/DM/memory_9_9_CLR,CPU/DM/memory_9_9_PRE);
CPU/DM/memory_9_9_CLR <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/DM/memory_9_9_PRE <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));


CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrca_cmp_eq0001_AEB_or0000_D2 <= ((CPU/EX_MEM_regres(0) AND NOT CPU/ID_EX_rs(0))
	OR (NOT CPU/EX_MEM_regres(0) AND CPU/ID_EX_rs(0))
	OR (NOT CPU/EX_MEM_regres(4) AND CPU/ID_EX_rs(4))
	OR (CPU/EX_MEM_regres(4) AND NOT CPU/ID_EX_rs(4))
	OR (NOT CPU/EX_MEM_regres(1) AND CPU/ID_EX_rs(1))
	OR (CPU/EX_MEM_regres(1) AND NOT CPU/ID_EX_rs(1))
	OR (NOT CPU/EX_MEM_regres(2) AND CPU/ID_EX_rs(2))
	OR (CPU/EX_MEM_regres(2) AND NOT CPU/ID_EX_rs(2))
	OR (CPU/EX_MEM_regres(3) AND NOT CPU/ID_EX_rs(3))
	OR (NOT CPU/EX_MEM_regres(3) AND CPU/ID_EX_rs(3)));


CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000/CPU/EXF/Mcompar_ALUsrcb_cmp_eq0001_AEB_or0000_D2 <= ((CPU/EX_MEM_regres(2))
	OR (CPU/EX_MEM_regres(0) AND NOT CPU/ID_EX_rt(0))
	OR (NOT CPU/EX_MEM_regres(0) AND CPU/ID_EX_rt(0))
	OR (CPU/EX_MEM_regres(1) AND NOT CPU/ID_EX_rt(1))
	OR (NOT CPU/EX_MEM_regres(1) AND CPU/ID_EX_rt(1))
	OR (CPU/EX_MEM_regres(4) AND NOT CPU/ID_EX_rt(4))
	OR (NOT CPU/EX_MEM_regres(4) AND CPU/ID_EX_rt(4))
	OR (CPU/EX_MEM_regres(3) AND NOT CPU/ID_EX_rt(3))
	OR (NOT CPU/EX_MEM_regres(3) AND CPU/ID_EX_rt(3)));

FDCPE_CPU/EX_MEM_ALUres0: FDCPE port map (CPU/EX_MEM_ALUres(0),CPU/EX_MEM_ALUres_D(0),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(0) <= ((CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(30)/CPU/ALUinb(30)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$96 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (CPU/ID_EX_r1(31) AND NOT $OpTx$INV$45 AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$118 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$118)
	OR (CPU/ID_EX_r1(0) AND NOT $OpTx$INV$45 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (CPU/ID_EX_r1(0) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(31) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(0) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (CPU/EX_MEM_ALUres(0) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2));

FDCPE_CPU/EX_MEM_ALUres1: FDCPE port map (CPU/EX_MEM_ALUres(1),CPU/EX_MEM_ALUres_D(1),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(1) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$117 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (CPU/ID_EX_r1(1) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (CPU/EX_MEM_ALUres(1) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres2: FDCPE port map (CPU/EX_MEM_ALUres(2),CPU/EX_MEM_ALUres_D(2),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(2) <= ((
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$115 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2)
	OR (CPU/ID_EX_r1(2) AND NOT $OpTx$INV$45 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2)
	OR (CPU/EX_MEM_ALUres(2) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2));

FDCPE_CPU/EX_MEM_ALUres3: FDCPE port map (CPU/EX_MEM_ALUres(3),CPU/EX_MEM_ALUres_D(3),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(3) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$114 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (CPU/ID_EX_r1(3) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2)
	OR (CPU/EX_MEM_ALUres(3) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(2) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(2) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(2) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(2) AND 
	NOT $OpTx$FX_DC$115 AND NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(2) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres4: FDCPE port map (CPU/EX_MEM_ALUres(4),CPU/EX_MEM_ALUres_D(4),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(4) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$113 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ID_EX_r1(4) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(4) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(2) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(2) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(2) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(2) AND 
	NOT $OpTx$FX_DC$115 AND NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(2) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres5: FDCPE port map (CPU/EX_MEM_ALUres(5),CPU/EX_MEM_ALUres_D(5),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(5) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$112 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ID_EX_r1(5) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2)
	OR (CPU/EX_MEM_ALUres(5) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(4) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(4) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(4) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(4) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(4) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres6: FDCPE port map (CPU/EX_MEM_ALUres(6),CPU/EX_MEM_ALUres_D(6),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(6) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$111 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ID_EX_r1(6) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(6) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(4) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(4) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(4) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(4) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(4) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres7: FDCPE port map (CPU/EX_MEM_ALUres(7),CPU/EX_MEM_ALUres_D(7),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(7) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$110 AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (CPU/ID_EX_r1(7) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2)
	OR (CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres8: FDCPE port map (CPU/EX_MEM_ALUres(8),CPU/EX_MEM_ALUres_D(8),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(8) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$109 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (CPU/ID_EX_r1(8) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$110 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$110 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$110 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$110 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(7) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(7) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(7) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$110 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(7) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$110 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres9: FDCPE port map (CPU/EX_MEM_ALUres(9),CPU/EX_MEM_ALUres_D(9),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(9) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (CPU/ID_EX_r1(9) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2)
	OR (CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres10: FDCPE port map (CPU/EX_MEM_ALUres(10),CPU/EX_MEM_ALUres_D(10),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(10) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$108 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (CPU/ID_EX_r1(10) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(9) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(9) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(9) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(9) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres11: FDCPE port map (CPU/EX_MEM_ALUres(11),CPU/EX_MEM_ALUres_D(11),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(11) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$107 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (CPU/ID_EX_r1(11) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2)
	OR (CPU/EX_MEM_ALUres(11) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres12: FDCPE port map (CPU/EX_MEM_ALUres(12),CPU/EX_MEM_ALUres_D(12),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(12) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$105 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (CPU/ID_EX_r1(12) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND NOT CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND NOT CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2));

FDCPE_CPU/EX_MEM_ALUres13: FDCPE port map (CPU/EX_MEM_ALUres(13),CPU/EX_MEM_ALUres_D(13),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(13) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$104 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ID_EX_r1(13) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (CPU/EX_MEM_ALUres(13) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(12) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND NOT CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(12) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(12) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(12) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres14: FDCPE port map (CPU/EX_MEM_ALUres(14),CPU/EX_MEM_ALUres_D(14),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(14) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (CPU/ID_EX_r1(14) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND NOT CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND NOT CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(12) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND NOT CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(12) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(12) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(12) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres15: FDCPE port map (CPU/EX_MEM_ALUres(15),CPU/EX_MEM_ALUres_D(15),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(15) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$103 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (CPU/ID_EX_r1(15) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2)
	OR (CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(15) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND NOT CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(14) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(14) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres16: FDCPE port map (CPU/EX_MEM_ALUres(16),CPU/EX_MEM_ALUres_D(16),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(16) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$102 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (CPU/ID_EX_r1(16) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND NOT CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND NOT CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2)
	OR (CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND NOT CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(14) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(14) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_r2(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres17: FDCPE port map (CPU/EX_MEM_ALUres(17),CPU/EX_MEM_ALUres_D(17),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(17) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$101 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_r1(17) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (CPU/EX_MEM_ALUres(17) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(16) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(16) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND NOT CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(16) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(16) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres18: FDCPE port map (CPU/EX_MEM_ALUres(18),CPU/EX_MEM_ALUres_D(18),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(18) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$100 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (CPU/ID_EX_r1(18) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND NOT CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND NOT CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(16) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(16) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND NOT CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(16) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(16) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres19: FDCPE port map (CPU/EX_MEM_ALUres(19),CPU/EX_MEM_ALUres_D(19),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(19) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$99 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ID_EX_r1(19) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2)
	OR (CPU/EX_MEM_ALUres(19) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(18) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(18) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND NOT CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$100 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(18) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(18) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres20: FDCPE port map (CPU/EX_MEM_ALUres(20),CPU/EX_MEM_ALUres_D(20),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(20) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$98 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (CPU/ID_EX_r1(20) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND NOT CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND NOT CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(18) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(18) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND NOT CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$100 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(18) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(18) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres21: FDCPE port map (CPU/EX_MEM_ALUres(21),CPU/EX_MEM_ALUres_D(21),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(21) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$97 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_r1(21) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (CPU/EX_MEM_ALUres(21) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(20) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(20) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND NOT CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(20) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(20) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres22: FDCPE port map (CPU/EX_MEM_ALUres(22),CPU/EX_MEM_ALUres_D(22),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(22) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$123 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (CPU/ID_EX_r1(22) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND NOT CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND NOT CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(20) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(20) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND NOT CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(20) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(20) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres23: FDCPE port map (CPU/EX_MEM_ALUres(23),CPU/EX_MEM_ALUres_D(23),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(23) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$122 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ID_EX_r1(23) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2)
	OR (CPU/EX_MEM_ALUres(23) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(22) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(22) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND NOT CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$123 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(22) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(22) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres24: FDCPE port map (CPU/EX_MEM_ALUres(24),CPU/EX_MEM_ALUres_D(24),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(24) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$121 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (CPU/ID_EX_r1(24) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND NOT CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND NOT CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(22) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(22) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND NOT CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$123 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(22) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(22) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres25: FDCPE port map (CPU/EX_MEM_ALUres(25),CPU/EX_MEM_ALUres_D(25),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(25) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$120 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_r1(25) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (CPU/EX_MEM_ALUres(25) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(24) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(24) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND NOT CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(24) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(24) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres26: FDCPE port map (CPU/EX_MEM_ALUres(26),CPU/EX_MEM_ALUres_D(26),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(26) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (CPU/ID_EX_r1(26) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND NOT CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND NOT CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(24) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND NOT CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(24) AND 
	CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(24) AND 
	NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(24) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND NOT $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres27: FDCPE port map (CPU/EX_MEM_ALUres(27),CPU/EX_MEM_ALUres_D(27),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(27) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$124 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (CPU/ID_EX_r1(27) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2)
	OR (CPU/EX_MEM_ALUres(27) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(26) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND NOT CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(26) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(26) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(26) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres28: FDCPE port map (CPU/EX_MEM_ALUres(28),CPU/EX_MEM_ALUres_D(28),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(28) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$119 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (CPU/ID_EX_r1(28) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND NOT CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND NOT CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2)
	OR (CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_extended(26) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND NOT CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(26) AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(26) AND 
	NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(26) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r2(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND NOT $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres29: FDCPE port map (CPU/EX_MEM_ALUres(29),CPU/EX_MEM_ALUres_D(29),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(29) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$116 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D)
	OR (CPU/ID_EX_r1(29) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2)
	OR (CPU/EX_MEM_ALUres(29) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres30: FDCPE port map (CPU/EX_MEM_ALUres(30),CPU/EX_MEM_ALUres_D(30),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(30) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$106 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ID_EX_r1(30) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(30) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D));

FDCPE_CPU/EX_MEM_ALUres31: FDCPE port map (CPU/EX_MEM_ALUres(31),CPU/EX_MEM_ALUres_D(31),clkusr,'0','0');
CPU/EX_MEM_ALUres_D(31) <= ((NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND $OpTx$FX_DC$96 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (CPU/ID_EX_r1(31) AND NOT $OpTx$INV$45 AND 
	NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND NOT CPU/ALUinb(30)/CPU/ALUinb(30)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(30)/CPU/ALUinb(30)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND NOT CPU/ALUinb(30)/CPU/ALUinb(30)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(30)/CPU/ALUinb(30)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(31) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	NOT CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND NOT CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND NOT CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND CPU/ALUinb(29)/CPU/ALUinb(29)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2)
	OR (NOT CPU/ALUctr(2)/CPU/ALUctr(2)_D2 AND 
	CPU/ALUctr(1)/CPU/ALUctr(1)_D2 AND NOT CPU/ALUctr(0)/CPU/ALUctr(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2));

FDCPE_CPU/EX_MEM_MEMctr0: FDCPE port map (CPU/EX_MEM_MEMctr(0),CPU/ID_EX_MEMctr(0),clkusr,'0','0');

FDCPE_CPU/EX_MEM_MEMctr1: FDCPE port map (CPU/EX_MEM_MEMctr(1),CPU/ID_EX_MEMctr(1),clkusr,'0','0');

FDCPE_CPU/EX_MEM_WBctr0: FDCPE port map (CPU/EX_MEM_WBctr(0),CPU/ID_EX_WBctr(0),clkusr,'0','0');

FDCPE_CPU/EX_MEM_WBctr1: FDCPE port map (CPU/EX_MEM_WBctr(1),CPU/ID_EX_WBctr(1),clkusr,'0','0');

FDCPE_CPU/EX_MEM_r20: FDCPE port map (CPU/EX_MEM_r2(0),CPU/EX_MEM_r2_D(0),clkusr,'0','0');
CPU/EX_MEM_r2_D(0) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$118)
	OR (CPU/ID_EX_r2(0) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(0) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r21: FDCPE port map (CPU/EX_MEM_r2(1),CPU/EX_MEM_r2_D(1),clkusr,'0','0');
CPU/EX_MEM_r2_D(1) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$117)
	OR (CPU/ID_EX_r2(1) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r22: FDCPE port map (CPU/EX_MEM_r2(2),CPU/EX_MEM_r2_D(2),clkusr,'0','0');
CPU/EX_MEM_r2_D(2) <= (($OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2)
	OR (CPU/ID_EX_r2(2) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(2) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r23: FDCPE port map (CPU/EX_MEM_r2(3),CPU/EX_MEM_r2_D(3),clkusr,'0','0');
CPU/EX_MEM_r2_D(3) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$114)
	OR (CPU/ID_EX_r2(3) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(3) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r24: FDCPE port map (CPU/EX_MEM_r2(4),CPU/EX_MEM_r2_D(4),clkusr,'0','0');
CPU/EX_MEM_r2_D(4) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$113)
	OR (CPU/ID_EX_r2(4) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(4) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r25: FDCPE port map (CPU/EX_MEM_r2(5),CPU/EX_MEM_r2_D(5),clkusr,'0','0');
CPU/EX_MEM_r2_D(5) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$112)
	OR (CPU/ID_EX_r2(5) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(5) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r26: FDCPE port map (CPU/EX_MEM_r2(6),CPU/EX_MEM_r2_D(6),clkusr,'0','0');
CPU/EX_MEM_r2_D(6) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$111)
	OR (CPU/ID_EX_r2(6) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(6) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r27: FDCPE port map (CPU/EX_MEM_r2(7),CPU/EX_MEM_r2_D(7),clkusr,'0','0');
CPU/EX_MEM_r2_D(7) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$110)
	OR (CPU/ID_EX_r2(7) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r28: FDCPE port map (CPU/EX_MEM_r2(8),CPU/EX_MEM_r2_D(8),clkusr,'0','0');
CPU/EX_MEM_r2_D(8) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$109)
	OR (CPU/ID_EX_r2(8) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r29: FDCPE port map (CPU/EX_MEM_r2(9),CPU/EX_MEM_r2_D(9),clkusr,'0','0');
CPU/EX_MEM_r2_D(9) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2)
	OR (CPU/ID_EX_r2(9) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r210: FDCPE port map (CPU/EX_MEM_r2(10),CPU/EX_MEM_r2_D(10),clkusr,'0','0');
CPU/EX_MEM_r2_D(10) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$108)
	OR (CPU/ID_EX_r2(10) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r211: FDCPE port map (CPU/EX_MEM_r2(11),CPU/EX_MEM_r2_D(11),clkusr,'0','0');
CPU/EX_MEM_r2_D(11) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$107)
	OR (CPU/ID_EX_r2(11) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(11) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r212: FDCPE port map (CPU/EX_MEM_r2(12),CPU/EX_MEM_r2_D(12),clkusr,'0','0');
CPU/EX_MEM_r2_D(12) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$105)
	OR (CPU/ID_EX_r2(12) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r213: FDCPE port map (CPU/EX_MEM_r2(13),CPU/EX_MEM_r2_D(13),clkusr,'0','0');
CPU/EX_MEM_r2_D(13) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$104)
	OR (CPU/ID_EX_r2(13) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(13) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r214: FDCPE port map (CPU/EX_MEM_r2(14),CPU/EX_MEM_r2_D(14),clkusr,'0','0');
CPU/EX_MEM_r2_D(14) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2)
	OR (CPU/ID_EX_r2(14) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r215: FDCPE port map (CPU/EX_MEM_r2(15),CPU/EX_MEM_r2_D(15),clkusr,'0','0');
CPU/EX_MEM_r2_D(15) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$103)
	OR (CPU/ID_EX_r2(15) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(15) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r216: FDCPE port map (CPU/EX_MEM_r2(16),CPU/EX_MEM_r2_D(16),clkusr,'0','0');
CPU/EX_MEM_r2_D(16) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$102)
	OR (CPU/ID_EX_r2(16) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r217: FDCPE port map (CPU/EX_MEM_r2(17),CPU/EX_MEM_r2_D(17),clkusr,'0','0');
CPU/EX_MEM_r2_D(17) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$101)
	OR (CPU/ID_EX_r2(17) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(17) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r218: FDCPE port map (CPU/EX_MEM_r2(18),CPU/EX_MEM_r2_D(18),clkusr,'0','0');
CPU/EX_MEM_r2_D(18) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$100)
	OR (CPU/ID_EX_r2(18) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r219: FDCPE port map (CPU/EX_MEM_r2(19),CPU/EX_MEM_r2_D(19),clkusr,'0','0');
CPU/EX_MEM_r2_D(19) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$99)
	OR (CPU/ID_EX_r2(19) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(19) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r220: FDCPE port map (CPU/EX_MEM_r2(20),CPU/EX_MEM_r2_D(20),clkusr,'0','0');
CPU/EX_MEM_r2_D(20) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$98)
	OR (CPU/ID_EX_r2(20) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r221: FDCPE port map (CPU/EX_MEM_r2(21),CPU/EX_MEM_r2_D(21),clkusr,'0','0');
CPU/EX_MEM_r2_D(21) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$97)
	OR (CPU/ID_EX_r2(21) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(21) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r222: FDCPE port map (CPU/EX_MEM_r2(22),CPU/EX_MEM_r2_D(22),clkusr,'0','0');
CPU/EX_MEM_r2_D(22) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$123)
	OR (CPU/ID_EX_r2(22) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r223: FDCPE port map (CPU/EX_MEM_r2(23),CPU/EX_MEM_r2_D(23),clkusr,'0','0');
CPU/EX_MEM_r2_D(23) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$122)
	OR (CPU/ID_EX_r2(23) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(23) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r224: FDCPE port map (CPU/EX_MEM_r2(24),CPU/EX_MEM_r2_D(24),clkusr,'0','0');
CPU/EX_MEM_r2_D(24) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$121)
	OR (CPU/ID_EX_r2(24) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r225: FDCPE port map (CPU/EX_MEM_r2(25),CPU/EX_MEM_r2_D(25),clkusr,'0','0');
CPU/EX_MEM_r2_D(25) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$120)
	OR (CPU/ID_EX_r2(25) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(25) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r226: FDCPE port map (CPU/EX_MEM_r2(26),CPU/EX_MEM_r2_D(26),clkusr,'0','0');
CPU/EX_MEM_r2_D(26) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2)
	OR (CPU/ID_EX_r2(26) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r227: FDCPE port map (CPU/EX_MEM_r2(27),CPU/EX_MEM_r2_D(27),clkusr,'0','0');
CPU/EX_MEM_r2_D(27) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$124)
	OR (CPU/ID_EX_r2(27) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(27) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r228: FDCPE port map (CPU/EX_MEM_r2(28),CPU/EX_MEM_r2_D(28),clkusr,'0','0');
CPU/EX_MEM_r2_D(28) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$119)
	OR (CPU/ID_EX_r2(28) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r229: FDCPE port map (CPU/EX_MEM_r2(29),CPU/EX_MEM_r2_D(29),clkusr,'0','0');
CPU/EX_MEM_r2_D(29) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$116)
	OR (CPU/ID_EX_r2(29) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(29) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r230: FDCPE port map (CPU/EX_MEM_r2(30),CPU/EX_MEM_r2_D(30),clkusr,'0','0');
CPU/EX_MEM_r2_D(30) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$106)
	OR (CPU/ID_EX_r2(30) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(30) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_r231: FDCPE port map (CPU/EX_MEM_r2(31),CPU/EX_MEM_r2_D(31),clkusr,'0','0');
CPU/EX_MEM_r2_D(31) <= ((NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$96)
	OR (CPU/ID_EX_r2(31) AND NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(31) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));

FDCPE_CPU/EX_MEM_regres0: FDCPE port map (CPU/EX_MEM_regres(0),CPU/EX_MEM_regres_D(0),clkusr,'0','0');
CPU/EX_MEM_regres_D(0) <= ((NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(0))
	OR (CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(0)));

FDCPE_CPU/EX_MEM_regres1: FDCPE port map (CPU/EX_MEM_regres(1),CPU/EX_MEM_regres_D(1),clkusr,'0','0');
CPU/EX_MEM_regres_D(1) <= ((NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(1))
	OR (CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(1)));

FDCPE_CPU/EX_MEM_regres2: FDCPE port map (CPU/EX_MEM_regres(2),CPU/EX_MEM_regres_D(2),clkusr,'0','0');
CPU/EX_MEM_regres_D(2) <= (CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(2));

FDCPE_CPU/EX_MEM_regres3: FDCPE port map (CPU/EX_MEM_regres(3),CPU/EX_MEM_regres_D(3),clkusr,'0','0');
CPU/EX_MEM_regres_D(3) <= (NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(3));

FDCPE_CPU/EX_MEM_regres4: FDCPE port map (CPU/EX_MEM_regres(4),CPU/EX_MEM_regres_D(4),clkusr,'0','0');
CPU/EX_MEM_regres_D(4) <= ((NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(4))
	OR (CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(4)));


CPU/HD/stall1/CPU/HD/stall1_D2 <= ((CPU/I(16) AND CPU/I(20) AND NOT CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(4) AND CPU/ID_EX_WBctr(0) AND 
	$OpTx$FX_DC$545)
	OR (NOT CPU/I(16) AND CPU/I(20) AND NOT CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(4) AND CPU/ID_EX_WBctr(0) AND 
	$OpTx$FX_DC$545)
	OR (CPU/I(16) AND NOT CPU/I(20) AND NOT CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(4) AND CPU/ID_EX_WBctr(0) AND 
	$OpTx$FX_DC$545)
	OR (NOT CPU/I(16) AND NOT CPU/I(20) AND NOT CPU/ID_EX_EXctr(0) AND 
	NOT CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(4) AND CPU/ID_EX_WBctr(0) AND 
	$OpTx$FX_DC$545)
	OR (CPU/I(16) AND CPU/I(20) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(4) AND 
	$OpTx$FX_DC$545)
	OR (NOT CPU/I(16) AND CPU/I(20) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND NOT CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(4) AND 
	$OpTx$FX_DC$545)
	OR (CPU/I(16) AND NOT CPU/I(20) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(4) AND 
	$OpTx$FX_DC$545)
	OR (NOT CPU/I(16) AND NOT CPU/I(20) AND CPU/ID_EX_EXctr(0) AND 
	CPU/ID_EX_WBctr(0) AND NOT CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(4) AND 
	$OpTx$FX_DC$545)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(1) AND 
	CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(1) AND 
	CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(1) AND 
	CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(1) AND 
	CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(1) AND 
	NOT CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(1) AND 
	NOT CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rt(0) AND CPU/ID_EX_rt(1) AND 
	NOT CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(25) AND 
	NOT CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rt(0) AND NOT CPU/ID_EX_rt(1) AND 
	NOT CPU/ID_EX_rt(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(1) AND 
	CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(1) AND 
	CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(1) AND 
	CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(1) AND 
	CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(1) AND 
	NOT CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(1) AND 
	NOT CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rd(0) AND CPU/ID_EX_rd(1) AND 
	NOT CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(25) AND 
	CPU/ID_EX_EXctr(0) AND NOT CPU/ID_EX_rd(0) AND NOT CPU/ID_EX_rd(1) AND 
	NOT CPU/ID_EX_rd(4) AND $OpTx$FX_SC$352));

FDCPE_CPU/I0: FDCPE port map (CPU/I(0),CPU/I_D(0),clkusr,'0','0');
CPU/I_D(0) <= ((CPU/I(0) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(4) AND NOT PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I1: FDCPE port map (CPU/I(1),CPU/I_D(1),clkusr,'0','0');
CPU/I_D(1) <= ((CPU/I(1) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(4) AND PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I2: FDCPE port map (CPU/I(2),CPU/I_D(2),clkusr,'0','0');
CPU/I_D(2) <= ((CPU/I(2) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I3: FDCPE port map (CPU/I(3),CPU/I_D(3),clkusr,'0','0');
CPU/I_D(3) <= ((CPU/I(3) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I4: FDCPE port map (CPU/I(4),CPU/I_D(4),clkusr,'0','0');
CPU/I_D(4) <= ((CPU/I(4) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I5: FDCPE port map (CPU/I(5),CPU/I_D(5),clkusr,'0','0');
CPU/I_D(5) <= ((NOT PCout(4) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (CPU/I(5) AND CPU/stall/CPU/stall_D2));

FDCPE_CPU/I6: FDCPE port map (CPU/I(6),CPU/I_D(6),clkusr,'0','0');
CPU/I_D(6) <= ((CPU/I(6) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I11: FDCPE port map (CPU/I(11),CPU/I_D(11),clkusr,'0','0');
CPU/I_D(11) <= ((CPU/I(11) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I12: FDCPE port map (CPU/I(12),CPU/I_D(12),clkusr,'0','0');
CPU/I_D(12) <= ((CPU/I(12) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I13: FDCPE port map (CPU/I(13),CPU/I_D(13),clkusr,'0','0');
CPU/I_D(13) <= ((CPU/I(13) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I15: FDCPE port map (CPU/I(15),CPU/I_D(15),clkusr,'0','0');
CPU/I_D(15) <= ((CPU/I(15) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I16: FDCPE port map (CPU/I(16),CPU/I_D(16),clkusr,'0','0');
CPU/I_D(16) <= ((CPU/I(16) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(4) AND NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I17: FDCPE port map (CPU/I(17),CPU/I_D(17),clkusr,'0','0');
CPU/I_D(17) <= ((CPU/I(17) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I19: FDCPE port map (CPU/I(19),CPU/I_D(19),clkusr,'0','0');
CPU/I_D(19) <= ((NOT CPU/stall/CPU/stall_D2 AND 
	CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (PCout(5) AND NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (NOT CPU/I(19) AND CPU/stall/CPU/stall_D2));

FDCPE_CPU/I20: FDCPE port map (CPU/I(20),CPU/I_D(20),clkusr,'0','0');
CPU/I_D(20) <= ((CPU/I(20) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I21: FDCPE port map (CPU/I(21),CPU/I_D(21),clkusr,'0','0');
CPU/I_D(21) <= ((CPU/I(21) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I22: FDCPE port map (CPU/I(22),CPU/I_D(22),clkusr,'0','0');
CPU/I_D(22) <= ((CPU/I(22) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I23: FDCPE port map (CPU/I(23),CPU/I_D(23),clkusr,'0','0');
CPU/I_D(23) <= ((CPU/I(23) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I24: FDCPE port map (CPU/I(24),CPU/I_D(24),clkusr,'0','0');
CPU/I_D(24) <= ((CPU/I(24) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I25: FDCPE port map (CPU/I(25),CPU/I_D(25),clkusr,'0','0');
CPU/I_D(25) <= ((CPU/I(25) AND CPU/stall/CPU/stall_D2)
	OR (PCout(3) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(4) AND PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I26: FDCPE port map (CPU/I(26),CPU/I_D(26),clkusr,'0','0');
CPU/I_D(26) <= ((CPU/I(26) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I27: FDCPE port map (CPU/I(27),CPU/I_D(27),clkusr,'0','0');
CPU/I_D(27) <= ((CPU/I(27) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I28: FDCPE port map (CPU/I(28),CPU/I_D(28),clkusr,'0','0');
CPU/I_D(28) <= ((CPU/I(28) AND CPU/stall/CPU/stall_D2)
	OR (PCout(4) AND PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(2) AND PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I29: FDCPE port map (CPU/I(29),CPU/I_D(29),clkusr,'0','0');
CPU/I_D(29) <= ((CPU/I(29) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND PCout(2) AND PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(2) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(2) AND NOT PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(2) AND PCout(5) AND PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND NOT PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/I31: FDCPE port map (CPU/I(31),CPU/I_D(31),clkusr,'0','0');
CPU/I_D(31) <= ((CPU/I(31) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(2) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT PCout(5) AND NOT PCout(6) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND NOT PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));


CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 <= (NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND 
	NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4));


CPU/IDF/r2ctrl(1)10/CPU/IDF/r2ctrl(1)10_D2 <= ((NOT CPU/MEM_WB_WBctr(0))
	OR (CPU/MEM_WB_regres(2))
	OR (NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (NOT CPU/MEM_WB_WBctr(2))
	OR (NOT CPU/I(16) AND CPU/MEM_WB_regres(0))
	OR (CPU/I(16) AND NOT CPU/MEM_WB_regres(0))
	OR (NOT CPU/I(17) AND CPU/MEM_WB_regres(1))
	OR (CPU/I(17) AND NOT CPU/MEM_WB_regres(1))
	OR (NOT CPU/I(19) AND CPU/MEM_WB_regres(3))
	OR (CPU/I(19) AND NOT CPU/MEM_WB_regres(3))
	OR (NOT CPU/I(20) AND CPU/MEM_WB_regres(4))
	OR (CPU/I(20) AND NOT CPU/MEM_WB_regres(4))
	OR (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4)));

FDCPE_CPU/ID_EX_EXctr0: FDCPE port map (CPU/ID_EX_EXctr(0),CPU/ID_EX_EXctr_D(0),clkusr,'0','0');
CPU/ID_EX_EXctr_D(0) <= ((CPU/stall/CPU/stall_D2)
	OR (NOT CPU/I(31) AND NOT CPU/I(26) AND NOT CPU/I(27) AND CPU/I(29))
	OR (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28)));

FDCPE_CPU/ID_EX_EXctr1: FDCPE port map (CPU/ID_EX_EXctr(1),CPU/ID_EX_EXctr_D(1),clkusr,'0','0');
CPU/ID_EX_EXctr_D(1) <= ((NOT CPU/I(31) AND NOT CPU/I(26) AND NOT CPU/I(27) AND CPU/I(29) AND 
	NOT CPU/stall/CPU/stall_D2)
	OR (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND NOT CPU/I(28) AND 
	NOT CPU/stall/CPU/stall_D2));

FDCPE_CPU/ID_EX_EXctr2: FDCPE port map (CPU/ID_EX_EXctr(2),CPU/ID_EX_EXctr_D(2),clkusr,'0','0');
CPU/ID_EX_EXctr_D(2) <= (NOT CPU/I(31) AND NOT CPU/I(26) AND NOT CPU/I(27) AND CPU/I(29) AND 
	CPU/I(28) AND NOT CPU/stall/CPU/stall_D2);

FDCPE_CPU/ID_EX_EXctr3: FDCPE port map (CPU/ID_EX_EXctr(3),CPU/ID_EX_EXctr_D(3),clkusr,'0','0');
CPU/ID_EX_EXctr_D(3) <= ((CPU/stall/CPU/stall_D2)
	OR (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND NOT CPU/I(28))
	OR (NOT CPU/I(31) AND NOT CPU/I(26) AND NOT CPU/I(27) AND CPU/I(29) AND 
	NOT CPU/I(28)));

FDCPE_CPU/ID_EX_MEMctr0: FDCPE port map (CPU/ID_EX_MEMctr(0),CPU/ID_EX_MEMctr_D(0),clkusr,'0','0');
CPU/ID_EX_MEMctr_D(0) <= (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND CPU/I(29) AND 
	NOT CPU/I(28) AND NOT CPU/stall/CPU/stall_D2);

FDCPE_CPU/ID_EX_MEMctr1: FDCPE port map (CPU/ID_EX_MEMctr(1),CPU/ID_EX_MEMctr_D(1),clkusr,'0','0');
CPU/ID_EX_MEMctr_D(1) <= (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28) AND NOT CPU/stall/CPU/stall_D2);

FDCPE_CPU/ID_EX_WBctr0: FDCPE port map (CPU/ID_EX_WBctr(0),CPU/ID_EX_WBctr_D(0),clkusr,'0','0');
CPU/ID_EX_WBctr_D(0) <= ((CPU/stall/CPU/stall_D2)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28))
	OR (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND CPU/I(29) AND 
	NOT CPU/I(28))
	OR (NOT CPU/I(31) AND NOT CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28)));

FDCPE_CPU/ID_EX_WBctr1: FDCPE port map (CPU/ID_EX_WBctr(1),CPU/ID_EX_WBctr_D(1),clkusr,'0','0');
CPU/ID_EX_WBctr_D(1) <= ((CPU/stall/CPU/stall_D2)
	OR (CPU/I(31) AND CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28)));

FDCPE_CPU/ID_EX_extended0: FDCPE port map (CPU/ID_EX_extended(0),CPU/I(0),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended1: FDCPE port map (CPU/ID_EX_extended(1),CPU/I(1),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended2: FDCPE port map (CPU/ID_EX_extended(2),CPU/I(2),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended3: FDCPE port map (CPU/ID_EX_extended(3),CPU/I(3),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended4: FDCPE port map (CPU/ID_EX_extended(4),CPU/I(4),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended5: FDCPE port map (CPU/ID_EX_extended(5),CPU/I(5),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended6: FDCPE port map (CPU/ID_EX_extended(6),CPU/I(6),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended11: FDCPE port map (CPU/ID_EX_extended(11),CPU/I(11),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended12: FDCPE port map (CPU/ID_EX_extended(12),CPU/I(12),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended13: FDCPE port map (CPU/ID_EX_extended(13),CPU/I(13),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended15: FDCPE port map (CPU/ID_EX_extended(15),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended16: FDCPE port map (CPU/ID_EX_extended(16),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended17: FDCPE port map (CPU/ID_EX_extended(17),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended18: FDCPE port map (CPU/ID_EX_extended(18),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended19: FDCPE port map (CPU/ID_EX_extended(19),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended20: FDCPE port map (CPU/ID_EX_extended(20),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended21: FDCPE port map (CPU/ID_EX_extended(21),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended22: FDCPE port map (CPU/ID_EX_extended(22),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended23: FDCPE port map (CPU/ID_EX_extended(23),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended24: FDCPE port map (CPU/ID_EX_extended(24),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended25: FDCPE port map (CPU/ID_EX_extended(25),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended26: FDCPE port map (CPU/ID_EX_extended(26),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended27: FDCPE port map (CPU/ID_EX_extended(27),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended28: FDCPE port map (CPU/ID_EX_extended(28),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended29: FDCPE port map (CPU/ID_EX_extended(29),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended30: FDCPE port map (CPU/ID_EX_extended(30),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_extended31: FDCPE port map (CPU/ID_EX_extended(31),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_r10: FDCPE port map (CPU/ID_EX_r1(0),BUF_CPU/ID_EX_r1(0),clkusr,'0','0');

FDCPE_CPU/ID_EX_r11: FDCPE port map (CPU/ID_EX_r1(1),CPU/ID_EX_r1_D(1),clkusr,'0','0');
CPU/ID_EX_r1_D(1) <= (($OpTx$BIN_OR$3437)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_1)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(1))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_1)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_1)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(1))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(1))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(1))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(1))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_1)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(1))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_1)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_1)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(1))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_1)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(1))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(1))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(1))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(1)));

FDCPE_CPU/ID_EX_r12: FDCPE port map (CPU/ID_EX_r1(2),BUF_CPU/ID_EX_r1(2),clkusr,'0','0');

FDCPE_CPU/ID_EX_r13: FDCPE port map (CPU/ID_EX_r1(3),CPU/ID_EX_r1_D(3),clkusr,'0','0');
CPU/ID_EX_r1_D(3) <= (($OpTx$BIN_OR$3465)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_3)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(3))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_3)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_3)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(3))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(3))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(3))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(3))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_3)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(3))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_3)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_3)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(3))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_3)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(3))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(3))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(3))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(3)));

FDCPE_CPU/ID_EX_r14: FDCPE port map (CPU/ID_EX_r1(4),CPU/ID_EX_r1_D(4),clkusr,'0','0');
CPU/ID_EX_r1_D(4) <= (($OpTx$BIN_OR$3467)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_4)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(4))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_4)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_4)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(4))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(4))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(4))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(4))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_4)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(4))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_4)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_4)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(4))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_4)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(4))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(4))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(4))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(4)));

FDCPE_CPU/ID_EX_r15: FDCPE port map (CPU/ID_EX_r1(5),CPU/ID_EX_r1_D(5),clkusr,'0','0');
CPU/ID_EX_r1_D(5) <= (($OpTx$BIN_OR$3469)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_5)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(5))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_5)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_5)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(5))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(5))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(5))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(5))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_5)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(5))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_5)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_5)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(5))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_5)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(5))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(5))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(5))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(5)));

FDCPE_CPU/ID_EX_r16: FDCPE port map (CPU/ID_EX_r1(6),CPU/ID_EX_r1_D(6),clkusr,'0','0');
CPU/ID_EX_r1_D(6) <= (($OpTx$BIN_OR$3471)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_6)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(6))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_6)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_6)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(6))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(6))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(6))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(6))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_6)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(6))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_6)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_6)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(6))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_6)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(6))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(6))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(6))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(6)));

FDCPE_CPU/ID_EX_r17: FDCPE port map (CPU/ID_EX_r1(7),CPU/ID_EX_r1_D(7),clkusr,'0','0');
CPU/ID_EX_r1_D(7) <= (($OpTx$BIN_OR$3473)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_7)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(7))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_7)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_7)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(7))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(7))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(7))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(7))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_7)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(7))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_7)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_7)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(7))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_7)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(7))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(7))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(7))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(7)));

FDCPE_CPU/ID_EX_r18: FDCPE port map (CPU/ID_EX_r1(8),CPU/ID_EX_r1_D(8),clkusr,'0','0');
CPU/ID_EX_r1_D(8) <= (($OpTx$BIN_OR$3475)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_8)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(8))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_8)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_8)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(8))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(8))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(8))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(8))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_8)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(8))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_8)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_8)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(8))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_8)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(8))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(8))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(8))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(8)));

FDCPE_CPU/ID_EX_r19: FDCPE port map (CPU/ID_EX_r1(9),CPU/ID_EX_r1_D(9),clkusr,'0','0');
CPU/ID_EX_r1_D(9) <= (($OpTx$BIN_OR$3477)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_9)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(9))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_9)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_9)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(9))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(9))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(9))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(9))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_9)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(9))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_9)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_9)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(9))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_9)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(9))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(9))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(9))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(9)));

FDCPE_CPU/ID_EX_r110: FDCPE port map (CPU/ID_EX_r1(10),BUF_CPU/ID_EX_r1(10),clkusr,'0','0');

FDCPE_CPU/ID_EX_r111: FDCPE port map (CPU/ID_EX_r1(11),CPU/ID_EX_r1_D(11),clkusr,'0','0');
CPU/ID_EX_r1_D(11) <= (($OpTx$BIN_OR$3419)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_11)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(11))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_11)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_11)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(11))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(11))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(11))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(11))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_11)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(11))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_11)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_11)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(11))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_11)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(11))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(11))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(11))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(11)));

FDCPE_CPU/ID_EX_r112: FDCPE port map (CPU/ID_EX_r1(12),CPU/ID_EX_r1_D(12),clkusr,'0','0');
CPU/ID_EX_r1_D(12) <= (($OpTx$BIN_OR$3421)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_12)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(12))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_12)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_12)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(12))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(12))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(12))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(12))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_12)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(12))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_12)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_12)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(12))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_12)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(12))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(12))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(12))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(12)));

FDCPE_CPU/ID_EX_r113: FDCPE port map (CPU/ID_EX_r1(13),CPU/ID_EX_r1_D(13),clkusr,'0','0');
CPU/ID_EX_r1_D(13) <= (($OpTx$BIN_OR$3423)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_13)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(13))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_13)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_13)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(13))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(13))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(13))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(13))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_13)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(13))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_13)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_13)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(13))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_13)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(13))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(13))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(13))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(13)));

FDCPE_CPU/ID_EX_r114: FDCPE port map (CPU/ID_EX_r1(14),CPU/ID_EX_r1_D(14),clkusr,'0','0');
CPU/ID_EX_r1_D(14) <= (($OpTx$BIN_OR$3425)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_14)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(14))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_14)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_14)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(14))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(14))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(14))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(14))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_14)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(14))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_14)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_14)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(14))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_14)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(14))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(14))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(14))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(14)));

FDCPE_CPU/ID_EX_r115: FDCPE port map (CPU/ID_EX_r1(15),CPU/ID_EX_r1_D(15),clkusr,'0','0');
CPU/ID_EX_r1_D(15) <= (($OpTx$BIN_OR$3427)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_15)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s5(15))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_15)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_15)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s4(15))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t7(15))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t6(15))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t2(15))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_15)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s7(15))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_15)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_15)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s6(15))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_15)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s2(15))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND t4(15))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s1(15))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND s3(15)));

FDCPE_CPU/ID_EX_r116: FDCPE port map (CPU/ID_EX_r1(16),CPU/ID_EX_r1_D(16),clkusr,'0','0');
CPU/ID_EX_r1_D(16) <= (($OpTx$BIN_OR$3429)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_16)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(16))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_16)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_16)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(16))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(16))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(16))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(16))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_16)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(16))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_16)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_16)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(16))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_16)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(16))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(16))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(16))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(16)));

FDCPE_CPU/ID_EX_r117: FDCPE port map (CPU/ID_EX_r1(17),CPU/ID_EX_r1_D(17),clkusr,'0','0');
CPU/ID_EX_r1_D(17) <= (($OpTx$BIN_OR$3431)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_17)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(17))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_17)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_17)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(17))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(17))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(17))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(17))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_17)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(17))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_17)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_17)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(17))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_17)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(17))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(17))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(17))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(17)));

FDCPE_CPU/ID_EX_r118: FDCPE port map (CPU/ID_EX_r1(18),CPU/ID_EX_r1_D(18),clkusr,'0','0');
CPU/ID_EX_r1_D(18) <= (($OpTx$BIN_OR$3433)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_18)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(18))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_18)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_18)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(18))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(18))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(18))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(18))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_18)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(18))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_18)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_18)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(18))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_18)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(18))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(18))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(18))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(18)));

FDCPE_CPU/ID_EX_r119: FDCPE port map (CPU/ID_EX_r1(19),CPU/ID_EX_r1_D(19),clkusr,'0','0');
CPU/ID_EX_r1_D(19) <= (($OpTx$BIN_OR$3435)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_19)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(19))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_19)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_19)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(19))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(19))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(19))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(19))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_19)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(19))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_19)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_19)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(19))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_19)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(19))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(19))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(19))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(19)));

FDCPE_CPU/ID_EX_r120: FDCPE port map (CPU/ID_EX_r1(20),CPU/ID_EX_r1_D(20),clkusr,'0','0');
CPU/ID_EX_r1_D(20) <= (($OpTx$BIN_OR$3439)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_20)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_20)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_20)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(20))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(20))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(20))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(20))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_20)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(20))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_20)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_20)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(20))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_20)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(20))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(20))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(20))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(20)));

FDCPE_CPU/ID_EX_r121: FDCPE port map (CPU/ID_EX_r1(21),CPU/ID_EX_r1_D(21),clkusr,'0','0');
CPU/ID_EX_r1_D(21) <= (($OpTx$BIN_OR$3441)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_21)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(21))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_21)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_21)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(21))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(21))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(21))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(21))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_21)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(21))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_21)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_21)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(21))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_21)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(21))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(21))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(21))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(21)));

FDCPE_CPU/ID_EX_r122: FDCPE port map (CPU/ID_EX_r1(22),CPU/ID_EX_r1_D(22),clkusr,'0','0');
CPU/ID_EX_r1_D(22) <= (($OpTx$BIN_OR$3443)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_22)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(22))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_22)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_22)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(22))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(22))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(22))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(22))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_22)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(22))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_22)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_22)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(22))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_22)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(22))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(22))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(22))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(22)));

FDCPE_CPU/ID_EX_r123: FDCPE port map (CPU/ID_EX_r1(23),CPU/ID_EX_r1_D(23),clkusr,'0','0');
CPU/ID_EX_r1_D(23) <= (($OpTx$BIN_OR$3445)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_23)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(23))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_23)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_23)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(23))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(23))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(23))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(23))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_23)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(23))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_23)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_23)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(23))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_23)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(23))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(23))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(23))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(23)));

FDCPE_CPU/ID_EX_r124: FDCPE port map (CPU/ID_EX_r1(24),CPU/ID_EX_r1_D(24),clkusr,'0','0');
CPU/ID_EX_r1_D(24) <= (($OpTx$BIN_OR$3447)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_24)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(24))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_24)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_24)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(24))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(24))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(24))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(24))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_24)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(24))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_24)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_24)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(24))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_24)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(24))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(24))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(24))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(24)));

FDCPE_CPU/ID_EX_r125: FDCPE port map (CPU/ID_EX_r1(25),CPU/ID_EX_r1_D(25),clkusr,'0','0');
CPU/ID_EX_r1_D(25) <= (($OpTx$BIN_OR$3449)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_25)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(25))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_25)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_25)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(25))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(25))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(25))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(25))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_25)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(25))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_25)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_25)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(25))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_25)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(25))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(25))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(25))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(25)));

FDCPE_CPU/ID_EX_r126: FDCPE port map (CPU/ID_EX_r1(26),CPU/ID_EX_r1_D(26),clkusr,'0','0');
CPU/ID_EX_r1_D(26) <= (($OpTx$BIN_OR$3451)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_26)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(26))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_26)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_26)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(26))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(26))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(26))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(26))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_26)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(26))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_26)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_26)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(26))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_26)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(26))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(26))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(26))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(26)));

FDCPE_CPU/ID_EX_r127: FDCPE port map (CPU/ID_EX_r1(27),CPU/ID_EX_r1_D(27),clkusr,'0','0');
CPU/ID_EX_r1_D(27) <= (($OpTx$BIN_OR$3453)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_27)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(27))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_27)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_27)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(27))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(27))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(27))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(27))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_27)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(27))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_27)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_27)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(27))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_27)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(27))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(27))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(27))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(27)));

FDCPE_CPU/ID_EX_r128: FDCPE port map (CPU/ID_EX_r1(28),CPU/ID_EX_r1_D(28),clkusr,'0','0');
CPU/ID_EX_r1_D(28) <= (($OpTx$BIN_OR$3455)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_28)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(28))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_28)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_28)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(28))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(28))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(28))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(28))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_28)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(28))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_28)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_28)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(28))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_28)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(28))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(28))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(28))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(28)));

FDCPE_CPU/ID_EX_r129: FDCPE port map (CPU/ID_EX_r1(29),CPU/ID_EX_r1_D(29),clkusr,'0','0');
CPU/ID_EX_r1_D(29) <= (($OpTx$BIN_OR$3457)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_29)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(29))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_29)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_29)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(29))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(29))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(29))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(29))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_29)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(29))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_29)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_29)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(29))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_29)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(29))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(29))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(29))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(29)));

FDCPE_CPU/ID_EX_r130: FDCPE port map (CPU/ID_EX_r1(30),CPU/ID_EX_r1_D(30),clkusr,'0','0');
CPU/ID_EX_r1_D(30) <= (($OpTx$BIN_OR$3461)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_30)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(30))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_30)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_30)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(30))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(30))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(30))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(30))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_30)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(30))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_30)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_30)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(30))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_30)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(30))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(30))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(30))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(30)));

FDCPE_CPU/ID_EX_r131: FDCPE port map (CPU/ID_EX_r1(31),CPU/ID_EX_r1_D(31),clkusr,'0','0');
CPU/ID_EX_r1_D(31) <= (($OpTx$BIN_OR$3463)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_29_31)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s5(31))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_25_31)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_28_31)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s4(31))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t7(31))
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t6(31))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t2(31))
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_31_31)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s7(31))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_27_31)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_30_31)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s6(31))
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND CPU/I(24) AND 
	CPU/I(25) AND CPU/RF/memory_26_31)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s2(31))
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(23) AND CPU/I(24) AND 
	NOT CPU/I(25) AND CPU/t4(31))
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s1(31))
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND CPU/s3(31)));

FDCPE_CPU/ID_EX_r20: FDCPE port map (CPU/ID_EX_r2(0),CPU/ID_EX_r2_D(0),clkusr,'0','0');
CPU/ID_EX_r2_D(0) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_0)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(0))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_0)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(0))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_0)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_0)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(0))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(0))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(0))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(0))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_0)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_0)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(0))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(0))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_0));

FDCPE_CPU/ID_EX_r21: FDCPE port map (CPU/ID_EX_r2(1),CPU/ID_EX_r2_D(1),clkusr,'0','0');
CPU/ID_EX_r2_D(1) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_1)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(1))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_1)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(1))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_1)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_1)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(1))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(1))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(1))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(1))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_1)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_1)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(1))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(1))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_1));

FDCPE_CPU/ID_EX_r22: FDCPE port map (CPU/ID_EX_r2(2),CPU/ID_EX_r2_D(2),clkusr,'0','0');
CPU/ID_EX_r2_D(2) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(2))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_2)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(2))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_2)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_2)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(2))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(2))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(2))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(2))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_2)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(2))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(2))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_2));

FDCPE_CPU/ID_EX_r23: FDCPE port map (CPU/ID_EX_r2(3),CPU/ID_EX_r2_D(3),clkusr,'0','0');
CPU/ID_EX_r2_D(3) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_3)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(3))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_3)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(3))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_3)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_3)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(3))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(3))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(3))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(3))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_3)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_3)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(3))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(3))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_3));

FDCPE_CPU/ID_EX_r24: FDCPE port map (CPU/ID_EX_r2(4),CPU/ID_EX_r2_D(4),clkusr,'0','0');
CPU/ID_EX_r2_D(4) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_4)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(4))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_4)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(4))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_4)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_4)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(4))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(4))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(4))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(4))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_4)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_4)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(4))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(4))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_4));

FDCPE_CPU/ID_EX_r25: FDCPE port map (CPU/ID_EX_r2(5),CPU/ID_EX_r2_D(5),clkusr,'0','0');
CPU/ID_EX_r2_D(5) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_5)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(5))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_5)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(5))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_5)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_5)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(5))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(5))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(5))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(5))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_5)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_5)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(5))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(5))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_5));

FDCPE_CPU/ID_EX_r26: FDCPE port map (CPU/ID_EX_r2(6),CPU/ID_EX_r2_D(6),clkusr,'0','0');
CPU/ID_EX_r2_D(6) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_6)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(6))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_6)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(6))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_6)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_6)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(6))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(6))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(6))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(6))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_6)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_6)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(6))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(6))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_6));

FDCPE_CPU/ID_EX_r27: FDCPE port map (CPU/ID_EX_r2(7),CPU/ID_EX_r2_D(7),clkusr,'0','0');
CPU/ID_EX_r2_D(7) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_7)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(7))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_7)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(7))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_7)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_7)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(7))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(7))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(7))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(7))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_7)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_7)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(7))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(7))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_7));

FDCPE_CPU/ID_EX_r28: FDCPE port map (CPU/ID_EX_r2(8),CPU/ID_EX_r2_D(8),clkusr,'0','0');
CPU/ID_EX_r2_D(8) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_8)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(8))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_8)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(8))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_8)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_8)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(8))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(8))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(8))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(8))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_8)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_8)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(8))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(8))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_8));

FDCPE_CPU/ID_EX_r29: FDCPE port map (CPU/ID_EX_r2(9),CPU/ID_EX_r2_D(9),clkusr,'0','0');
CPU/ID_EX_r2_D(9) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_9)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(9))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_9)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(9))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_9)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_9)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(9))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(9))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(9))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(9))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_9)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_9)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(9))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(9))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_9));

FDCPE_CPU/ID_EX_r210: FDCPE port map (CPU/ID_EX_r2(10),CPU/ID_EX_r2_D(10),clkusr,'0','0');
CPU/ID_EX_r2_D(10) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_10)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(10))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_10)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(10))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_10)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_10)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(10))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(10))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(10))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(10))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_10)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_10)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(10))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(10))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_10));

FDCPE_CPU/ID_EX_r211: FDCPE port map (CPU/ID_EX_r2(11),CPU/ID_EX_r2_D(11),clkusr,'0','0');
CPU/ID_EX_r2_D(11) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_11)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(11))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_11)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(11))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_11)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_11)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(11))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(11))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(11))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(11))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_11)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_11)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(11))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(11))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_11));

FDCPE_CPU/ID_EX_r212: FDCPE port map (CPU/ID_EX_r2(12),CPU/ID_EX_r2_D(12),clkusr,'0','0');
CPU/ID_EX_r2_D(12) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_12)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(12))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_12)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(12))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_12)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_12)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(12))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(12))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(12))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(12))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_12)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_12)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(12))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(12))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_12));

FDCPE_CPU/ID_EX_r213: FDCPE port map (CPU/ID_EX_r2(13),CPU/ID_EX_r2_D(13),clkusr,'0','0');
CPU/ID_EX_r2_D(13) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_13)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(13))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_13)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(13))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_13)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_13)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(13))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(13))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(13))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(13))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_13)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_13)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(13))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(13))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_13));

FDCPE_CPU/ID_EX_r214: FDCPE port map (CPU/ID_EX_r2(14),CPU/ID_EX_r2_D(14),clkusr,'0','0');
CPU/ID_EX_r2_D(14) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_14)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(14))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_14)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(14))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_14)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_14)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(14))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(14))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(14))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(14))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_14)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_14)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(14))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(14))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_14));

FDCPE_CPU/ID_EX_r215: FDCPE port map (CPU/ID_EX_r2(15),CPU/ID_EX_r2_D(15),clkusr,'0','0');
CPU/ID_EX_r2_D(15) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_15)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t1(15))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_15)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t3(15))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_15)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_15)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s2(15))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s0(15))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t0(15))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	t2(15))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_15)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_15)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s1(15))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	s3(15))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_15));

FDCPE_CPU/ID_EX_r216: FDCPE port map (CPU/ID_EX_r2(16),CPU/ID_EX_r2_D(16),clkusr,'0','0');
CPU/ID_EX_r2_D(16) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_16)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(16))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_16)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(16))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_16)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_16)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(16))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(16))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(16))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(16))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_16)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_16)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(16))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(16))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_16));

FDCPE_CPU/ID_EX_r217: FDCPE port map (CPU/ID_EX_r2(17),CPU/ID_EX_r2_D(17),clkusr,'0','0');
CPU/ID_EX_r2_D(17) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_17)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(17))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_17)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(17))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_17)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_17)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(17))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(17))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(17))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(17))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_17)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_17)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(17))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(17))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_17));

FDCPE_CPU/ID_EX_r218: FDCPE port map (CPU/ID_EX_r2(18),CPU/ID_EX_r2_D(18),clkusr,'0','0');
CPU/ID_EX_r2_D(18) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_18)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(18))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_18)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(18))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_18)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_18)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(18))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(18))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(18))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(18))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_18)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_18)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(18))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(18))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_18));

FDCPE_CPU/ID_EX_r219: FDCPE port map (CPU/ID_EX_r2(19),CPU/ID_EX_r2_D(19),clkusr,'0','0');
CPU/ID_EX_r2_D(19) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_19)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(19))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_19)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(19))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_19)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_19)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(19))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(19))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(19))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(19))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_19)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_19)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(19))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(19))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_19));

FDCPE_CPU/ID_EX_r220: FDCPE port map (CPU/ID_EX_r2(20),CPU/ID_EX_r2_D(20),clkusr,'0','0');
CPU/ID_EX_r2_D(20) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_20)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(20))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_20)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(20))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_20)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_20)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(20))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(20))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(20))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(20))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_20)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_20)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(20))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(20))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_20));

FDCPE_CPU/ID_EX_r221: FDCPE port map (CPU/ID_EX_r2(21),CPU/ID_EX_r2_D(21),clkusr,'0','0');
CPU/ID_EX_r2_D(21) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_21)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(21))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_21)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(21))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_21)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_21)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(21))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(21))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(21))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(21))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_21)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_21)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(21))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(21))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_21));

FDCPE_CPU/ID_EX_r222: FDCPE port map (CPU/ID_EX_r2(22),CPU/ID_EX_r2_D(22),clkusr,'0','0');
CPU/ID_EX_r2_D(22) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_22)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(22))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_22)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(22))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_22)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_22)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(22))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(22))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(22))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(22))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_22)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_22)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(22))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(22))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_22));

FDCPE_CPU/ID_EX_r223: FDCPE port map (CPU/ID_EX_r2(23),CPU/ID_EX_r2_D(23),clkusr,'0','0');
CPU/ID_EX_r2_D(23) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_23)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(23))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_23)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(23))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_23)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_23)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(23))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(23))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(23))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(23))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_23)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_23)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(23))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(23))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_23));

FDCPE_CPU/ID_EX_r224: FDCPE port map (CPU/ID_EX_r2(24),CPU/ID_EX_r2_D(24),clkusr,'0','0');
CPU/ID_EX_r2_D(24) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_24)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(24))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_24)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(24))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_24)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_24)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(24))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(24))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(24))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(24))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_24)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_24)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(24))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(24))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_24));

FDCPE_CPU/ID_EX_r225: FDCPE port map (CPU/ID_EX_r2(25),CPU/ID_EX_r2_D(25),clkusr,'0','0');
CPU/ID_EX_r2_D(25) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_25)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(25))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_25)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(25))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_25)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_25)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(25))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(25))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(25))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(25))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_25)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_25)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(25))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(25))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_25));

FDCPE_CPU/ID_EX_r226: FDCPE port map (CPU/ID_EX_r2(26),CPU/ID_EX_r2_D(26),clkusr,'0','0');
CPU/ID_EX_r2_D(26) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_26)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(26))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_26)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(26))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_26)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_26)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(26))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(26))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(26))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(26))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_26)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_26)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(26))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(26))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_26));

FDCPE_CPU/ID_EX_r227: FDCPE port map (CPU/ID_EX_r2(27),CPU/ID_EX_r2_D(27),clkusr,'0','0');
CPU/ID_EX_r2_D(27) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_27)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(27))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_27)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(27))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_27)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_27)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(27))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(27))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(27))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(27))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_27)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_27)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(27))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(27))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_27));

FDCPE_CPU/ID_EX_r228: FDCPE port map (CPU/ID_EX_r2(28),CPU/ID_EX_r2_D(28),clkusr,'0','0');
CPU/ID_EX_r2_D(28) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_28)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(28))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_28)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(28))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_28)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_28)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(28))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(28))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(28))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(28))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_28)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_28)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(28))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(28))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_28));

FDCPE_CPU/ID_EX_r229: FDCPE port map (CPU/ID_EX_r2(29),CPU/ID_EX_r2_D(29),clkusr,'0','0');
CPU/ID_EX_r2_D(29) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_29)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(29))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_29)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(29))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_29)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_29)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(29))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(29))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(29))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(29))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_29)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_29)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(29))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(29))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_29));

FDCPE_CPU/ID_EX_r230: FDCPE port map (CPU/ID_EX_r2(30),CPU/ID_EX_r2_D(30),clkusr,'0','0');
CPU/ID_EX_r2_D(30) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_30)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(30))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_30)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(30))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_30)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_30)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(30))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(30))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(30))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(30))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_30)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_30)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(30))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(30))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_30));

FDCPE_CPU/ID_EX_r231: FDCPE port map (CPU/ID_EX_r2(31),CPU/ID_EX_r2_D(31),clkusr,'0','0');
CPU/ID_EX_r2_D(31) <= ((CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_25_31)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t1(31))
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_27_31)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t3(31))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_24_31)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	CPU/RF/memory_26_31)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s2(31))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s0(31))
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t0(31))
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/t2(31))
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_2_31)
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_3_31)
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s1(31))
	OR (CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	CPU/s3(31))
	OR (CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	CPU/RF/memory_1_31));

FDCPE_CPU/ID_EX_rd0: FDCPE port map (CPU/ID_EX_rd(0),CPU/I(11),clkusr,'0','0');

FDCPE_CPU/ID_EX_rd1: FDCPE port map (CPU/ID_EX_rd(1),CPU/I(12),clkusr,'0','0');

FDCPE_CPU/ID_EX_rd2: FDCPE port map (CPU/ID_EX_rd(2),CPU/I(13),clkusr,'0','0');

FDCPE_CPU/ID_EX_rd4: FDCPE port map (CPU/ID_EX_rd(4),CPU/I(15),clkusr,'0','0');

FDCPE_CPU/ID_EX_rs0: FDCPE port map (CPU/ID_EX_rs(0),CPU/I(21),clkusr,'0','0');

FDCPE_CPU/ID_EX_rs1: FDCPE port map (CPU/ID_EX_rs(1),CPU/I(22),clkusr,'0','0');

FDCPE_CPU/ID_EX_rs2: FDCPE port map (CPU/ID_EX_rs(2),CPU/I(23),clkusr,'0','0');

FDCPE_CPU/ID_EX_rs3: FDCPE port map (CPU/ID_EX_rs(3),CPU/I(24),clkusr,'0','0');

FDCPE_CPU/ID_EX_rs4: FDCPE port map (CPU/ID_EX_rs(4),CPU/I(25),clkusr,'0','0');

FDCPE_CPU/ID_EX_rt0: FDCPE port map (CPU/ID_EX_rt(0),CPU/I(16),clkusr,'0','0');

FDCPE_CPU/ID_EX_rt1: FDCPE port map (CPU/ID_EX_rt(1),CPU/I(17),clkusr,'0','0');

FDCPE_CPU/ID_EX_rt3: FDCPE port map (CPU/ID_EX_rt(3),CPU/I(19),clkusr,'0','0');

FDCPE_CPU/ID_EX_rt4: FDCPE port map (CPU/ID_EX_rt(4),CPU/I(20),clkusr,'0','0');


CPU/IF_flush/CPU/IF_flush_D2 <= ((NOT CPU/I(31) AND NOT CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28) AND NOT CPU/stall/CPU/stall_D2)
	OR (NOT CPU/I(31) AND CPU/I(26) AND NOT CPU/I(27) AND NOT CPU/I(29) AND 
	CPU/I(28) AND $OpTx$FX_DC$525 AND NOT CPU/stall/CPU/stall_D2)
	OR (NOT CPU/I(31) AND NOT CPU/I(26) AND NOT CPU/I(27) AND NOT CPU/I(29) AND 
	CPU/I(28) AND NOT $OpTx$FX_DC$525 AND NOT CPU/stall/CPU/stall_D2));


CPU/Jump/CPU/Jump_D2 <= (NOT CPU/I(31) AND NOT CPU/I(26) AND CPU/I(27) AND NOT CPU/I(29) AND 
	NOT CPU/I(28));

FDCPE_CPU/MEM_WB_ALUres0: FDCPE port map (CPU/MEM_WB_ALUres(0),CPU/EX_MEM_ALUres(0),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres1: FDCPE port map (CPU/MEM_WB_ALUres(1),CPU/EX_MEM_ALUres(1),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres2: FDCPE port map (CPU/MEM_WB_ALUres(2),CPU/EX_MEM_ALUres(2),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres3: FDCPE port map (CPU/MEM_WB_ALUres(3),CPU/EX_MEM_ALUres(3),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres4: FDCPE port map (CPU/MEM_WB_ALUres(4),CPU/EX_MEM_ALUres(4),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres5: FDCPE port map (CPU/MEM_WB_ALUres(5),CPU/EX_MEM_ALUres(5),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres6: FDCPE port map (CPU/MEM_WB_ALUres(6),CPU/EX_MEM_ALUres(6),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres7: FDCPE port map (CPU/MEM_WB_ALUres(7),CPU/EX_MEM_ALUres(7),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres8: FDCPE port map (CPU/MEM_WB_ALUres(8),CPU/EX_MEM_ALUres(8),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres9: FDCPE port map (CPU/MEM_WB_ALUres(9),CPU/EX_MEM_ALUres(9),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres10: FDCPE port map (CPU/MEM_WB_ALUres(10),CPU/EX_MEM_ALUres(10),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres11: FDCPE port map (CPU/MEM_WB_ALUres(11),CPU/EX_MEM_ALUres(11),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres12: FDCPE port map (CPU/MEM_WB_ALUres(12),CPU/EX_MEM_ALUres(12),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres13: FDCPE port map (CPU/MEM_WB_ALUres(13),CPU/EX_MEM_ALUres(13),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres14: FDCPE port map (CPU/MEM_WB_ALUres(14),CPU/EX_MEM_ALUres(14),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres15: FDCPE port map (CPU/MEM_WB_ALUres(15),CPU/EX_MEM_ALUres(15),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres16: FDCPE port map (CPU/MEM_WB_ALUres(16),CPU/EX_MEM_ALUres(16),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres17: FDCPE port map (CPU/MEM_WB_ALUres(17),CPU/EX_MEM_ALUres(17),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres18: FDCPE port map (CPU/MEM_WB_ALUres(18),CPU/EX_MEM_ALUres(18),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres19: FDCPE port map (CPU/MEM_WB_ALUres(19),CPU/EX_MEM_ALUres(19),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres20: FDCPE port map (CPU/MEM_WB_ALUres(20),CPU/EX_MEM_ALUres(20),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres21: FDCPE port map (CPU/MEM_WB_ALUres(21),CPU/EX_MEM_ALUres(21),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres22: FDCPE port map (CPU/MEM_WB_ALUres(22),CPU/EX_MEM_ALUres(22),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres23: FDCPE port map (CPU/MEM_WB_ALUres(23),CPU/EX_MEM_ALUres(23),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres24: FDCPE port map (CPU/MEM_WB_ALUres(24),CPU/EX_MEM_ALUres(24),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres25: FDCPE port map (CPU/MEM_WB_ALUres(25),CPU/EX_MEM_ALUres(25),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres26: FDCPE port map (CPU/MEM_WB_ALUres(26),CPU/EX_MEM_ALUres(26),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres27: FDCPE port map (CPU/MEM_WB_ALUres(27),CPU/EX_MEM_ALUres(27),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres28: FDCPE port map (CPU/MEM_WB_ALUres(28),CPU/EX_MEM_ALUres(28),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres29: FDCPE port map (CPU/MEM_WB_ALUres(29),CPU/EX_MEM_ALUres(29),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres30: FDCPE port map (CPU/MEM_WB_ALUres(30),CPU/EX_MEM_ALUres(30),clkusr,'0','0');

FDCPE_CPU/MEM_WB_ALUres31: FDCPE port map (CPU/MEM_WB_ALUres(31),CPU/EX_MEM_ALUres(31),clkusr,'0','0');

FDCPE_CPU/MEM_WB_MEMres0: FDCPE port map (CPU/MEM_WB_MEMres(0),CPU/MEM_WB_MEMres_D(0),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(0) <= (($OpTx$BIN_OR$3351)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_0)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_0)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_0)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_0));

FDCPE_CPU/MEM_WB_MEMres1: FDCPE port map (CPU/MEM_WB_MEMres(1),CPU/MEM_WB_MEMres_D(1),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(1) <= (($OpTx$BIN_OR$3373)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_1)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_1)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_1)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_1));

FDCPE_CPU/MEM_WB_MEMres2: FDCPE port map (CPU/MEM_WB_MEMres(2),CPU/MEM_WB_MEMres_D(2),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(2) <= (($OpTx$BIN_OR$3395)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_2)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_2)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_2)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_2));

FDCPE_CPU/MEM_WB_MEMres3: FDCPE port map (CPU/MEM_WB_MEMres(3),CPU/MEM_WB_MEMres_D(3),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(3) <= (($OpTx$BIN_OR$3401)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_3)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_3)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_3)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_3));

FDCPE_CPU/MEM_WB_MEMres4: FDCPE port map (CPU/MEM_WB_MEMres(4),CPU/MEM_WB_MEMres_D(4),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(4) <= (($OpTx$BIN_OR$3403)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_4)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_4)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_4)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_4));

FDCPE_CPU/MEM_WB_MEMres5: FDCPE port map (CPU/MEM_WB_MEMres(5),CPU/MEM_WB_MEMres_D(5),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(5) <= (($OpTx$BIN_OR$3405)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_5)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_5)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_5)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_5));

FDCPE_CPU/MEM_WB_MEMres6: FDCPE port map (CPU/MEM_WB_MEMres(6),CPU/MEM_WB_MEMres_D(6),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(6) <= (($OpTx$BIN_OR$3407)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_6)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_6)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_6)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_6));

FDCPE_CPU/MEM_WB_MEMres7: FDCPE port map (CPU/MEM_WB_MEMres(7),CPU/MEM_WB_MEMres_D(7),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(7) <= (($OpTx$BIN_OR$3409)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_7)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_7)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_7)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_7));

FDCPE_CPU/MEM_WB_MEMres8: FDCPE port map (CPU/MEM_WB_MEMres(8),CPU/MEM_WB_MEMres_D(8),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(8) <= (($OpTx$BIN_OR$3411)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_8)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_8)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_8)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_8));

FDCPE_CPU/MEM_WB_MEMres9: FDCPE port map (CPU/MEM_WB_MEMres(9),CPU/MEM_WB_MEMres_D(9),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(9) <= (($OpTx$BIN_OR$3413)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_9)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_9)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_9)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_9));

FDCPE_CPU/MEM_WB_MEMres10: FDCPE port map (CPU/MEM_WB_MEMres(10),CPU/MEM_WB_MEMres_D(10),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(10) <= (($OpTx$BIN_OR$3353)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_10)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_10)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_10)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_10));

FDCPE_CPU/MEM_WB_MEMres11: FDCPE port map (CPU/MEM_WB_MEMres(11),CPU/MEM_WB_MEMres_D(11),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(11) <= (($OpTx$BIN_OR$3355)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_11)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_11)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_11)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_11));

FDCPE_CPU/MEM_WB_MEMres12: FDCPE port map (CPU/MEM_WB_MEMres(12),CPU/MEM_WB_MEMres_D(12),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(12) <= (($OpTx$BIN_OR$3357)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_12)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_12)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_12)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_12));

FDCPE_CPU/MEM_WB_MEMres13: FDCPE port map (CPU/MEM_WB_MEMres(13),CPU/MEM_WB_MEMres_D(13),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(13) <= (($OpTx$BIN_OR$3359)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_13)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_13)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_13)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_13));

FDCPE_CPU/MEM_WB_MEMres14: FDCPE port map (CPU/MEM_WB_MEMres(14),CPU/MEM_WB_MEMres_D(14),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(14) <= (($OpTx$BIN_OR$3361)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_14)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_14)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_14)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_14));

FDCPE_CPU/MEM_WB_MEMres15: FDCPE port map (CPU/MEM_WB_MEMres(15),CPU/MEM_WB_MEMres_D(15),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(15) <= (($OpTx$BIN_OR$3363)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_15)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_15)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_15)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_15));

FDCPE_CPU/MEM_WB_MEMres16: FDCPE port map (CPU/MEM_WB_MEMres(16),CPU/MEM_WB_MEMres_D(16),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(16) <= (($OpTx$BIN_OR$3365)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_16)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_16)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_16)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_16));

FDCPE_CPU/MEM_WB_MEMres17: FDCPE port map (CPU/MEM_WB_MEMres(17),CPU/MEM_WB_MEMres_D(17),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(17) <= (($OpTx$BIN_OR$3367)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_17)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_17)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_17)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_17));

FDCPE_CPU/MEM_WB_MEMres18: FDCPE port map (CPU/MEM_WB_MEMres(18),CPU/MEM_WB_MEMres_D(18),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(18) <= (($OpTx$BIN_OR$3369)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_18)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_18)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_18)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_18));

FDCPE_CPU/MEM_WB_MEMres19: FDCPE port map (CPU/MEM_WB_MEMres(19),CPU/MEM_WB_MEMres_D(19),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(19) <= (($OpTx$BIN_OR$3371)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_19)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_19)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_19)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_19));

FDCPE_CPU/MEM_WB_MEMres20: FDCPE port map (CPU/MEM_WB_MEMres(20),CPU/MEM_WB_MEMres_D(20),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(20) <= (($OpTx$BIN_OR$3375)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_20)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_20)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_20)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_20));

FDCPE_CPU/MEM_WB_MEMres21: FDCPE port map (CPU/MEM_WB_MEMres(21),CPU/MEM_WB_MEMres_D(21),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(21) <= (($OpTx$BIN_OR$3377)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_21)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_21)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_21)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_21));

FDCPE_CPU/MEM_WB_MEMres22: FDCPE port map (CPU/MEM_WB_MEMres(22),CPU/MEM_WB_MEMres_D(22),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(22) <= (($OpTx$BIN_OR$3379)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_22)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_22)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_22)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_22));

FDCPE_CPU/MEM_WB_MEMres23: FDCPE port map (CPU/MEM_WB_MEMres(23),CPU/MEM_WB_MEMres_D(23),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(23) <= (($OpTx$BIN_OR$3381)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_23)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_23)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_23)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_23));

FDCPE_CPU/MEM_WB_MEMres24: FDCPE port map (CPU/MEM_WB_MEMres(24),CPU/MEM_WB_MEMres_D(24),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(24) <= (($OpTx$BIN_OR$3383)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_24)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_24)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_24)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_24));

FDCPE_CPU/MEM_WB_MEMres25: FDCPE port map (CPU/MEM_WB_MEMres(25),CPU/MEM_WB_MEMres_D(25),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(25) <= (($OpTx$BIN_OR$3385)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_25)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_25)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_25)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_25));

FDCPE_CPU/MEM_WB_MEMres26: FDCPE port map (CPU/MEM_WB_MEMres(26),CPU/MEM_WB_MEMres_D(26),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(26) <= (($OpTx$BIN_OR$3387)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_26)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_26)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_26)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_26));

FDCPE_CPU/MEM_WB_MEMres27: FDCPE port map (CPU/MEM_WB_MEMres(27),CPU/MEM_WB_MEMres_D(27),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(27) <= (($OpTx$BIN_OR$3389)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_27)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_27)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_27)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_27));

FDCPE_CPU/MEM_WB_MEMres28: FDCPE port map (CPU/MEM_WB_MEMres(28),CPU/MEM_WB_MEMres_D(28),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(28) <= (($OpTx$BIN_OR$3391)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_28)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_28)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_28)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_28));

FDCPE_CPU/MEM_WB_MEMres29: FDCPE port map (CPU/MEM_WB_MEMres(29),CPU/MEM_WB_MEMres_D(29),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(29) <= (($OpTx$BIN_OR$3393)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_29)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_29)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_29)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_29));

FDCPE_CPU/MEM_WB_MEMres30: FDCPE port map (CPU/MEM_WB_MEMres(30),CPU/MEM_WB_MEMres_D(30),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(30) <= (($OpTx$BIN_OR$3397)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_30)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_30)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_30)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_30));

FDCPE_CPU/MEM_WB_MEMres31: FDCPE port map (CPU/MEM_WB_MEMres(31),CPU/MEM_WB_MEMres_D(31),clkusr,'0','0');
CPU/MEM_WB_MEMres_D(31) <= (($OpTx$BIN_OR$3399)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_19_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_29_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_27_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_30_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_31_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_17_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_25_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_28_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_14_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_22_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_23_31)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_21_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_20_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_15_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_18_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_26_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_10_31)
	OR (CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_7_31)
	OR (NOT CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	CPU/EX_MEM_ALUres(4) AND CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/DM/memory_12_31));

FDCPE_CPU/MEM_WB_WBctr0: FDCPE port map (CPU/MEM_WB_WBctr(0),CPU/EX_MEM_WBctr(0),clkusr,'0','0');

FDCPE_CPU/MEM_WB_WBctr1: FDCPE port map (CPU/MEM_WB_WBctr(1),CPU/EX_MEM_WBctr(1),clkusr,'0','0');

FDCPE_CPU/MEM_WB_WBctr2: FDCPE port map (CPU/MEM_WB_WBctr(2),CPU/EX_MEM_MEMctr(1),clkusr,'0','0');

FDCPE_CPU/MEM_WB_regres0: FDCPE port map (CPU/MEM_WB_regres(0),CPU/EX_MEM_regres(0),clkusr,'0','0');

FDCPE_CPU/MEM_WB_regres1: FDCPE port map (CPU/MEM_WB_regres(1),CPU/EX_MEM_regres(1),clkusr,'0','0');

FDCPE_CPU/MEM_WB_regres2: FDCPE port map (CPU/MEM_WB_regres(2),CPU/EX_MEM_regres(2),clkusr,'0','0');

FDCPE_CPU/MEM_WB_regres3: FDCPE port map (CPU/MEM_WB_regres(3),CPU/EX_MEM_regres(3),clkusr,'0','0');

FDCPE_CPU/MEM_WB_regres4: FDCPE port map (CPU/MEM_WB_regres(4),CPU/EX_MEM_regres(4),clkusr,'0','0');


CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(9))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(9)));


CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(14))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(14)));


CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 <= ((NOT CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_MEMres(26))
	OR (CPU/MEM_WB_WBctr(1) AND CPU/MEM_WB_ALUres(26)));

FDCPE_CPU/PC4out0: FDCPE port map (CPU/PC4out(0),CPU/PC4out_D(0),clkusr,'0','0');
CPU/PC4out_D(0) <= ((CPU/PC4out(0) AND CPU/stall/CPU/stall_D2)
	OR (PCout(0) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out1: FDCPE port map (CPU/PC4out(1),CPU/PC4out_D(1),clkusr,'0','0');
CPU/PC4out_D(1) <= ((CPU/PC4out(1) AND CPU/stall/CPU/stall_D2)
	OR (PCout(1) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out2: FDCPE port map (CPU/PC4out(2),CPU/PC4out_D(2),clkusr,'0','0');
CPU/PC4out_D(2) <= ((CPU/PC4out(2) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out3: FDCPE port map (CPU/PC4out(3),CPU/PC4out_D(3),clkusr,'0','0');
CPU/PC4out_D(3) <= ((CPU/PC4out(3) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out4: FDCPE port map (CPU/PC4out(4),CPU/PC4out_D(4),clkusr,'0','0');
CPU/PC4out_D(4) <= ((CPU/PC4out(4) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(4) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(4) AND NOT PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(2) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out5: FDCPE port map (CPU/PC4out(5),CPU/PC4out_D(5),clkusr,'0','0');
CPU/PC4out_D(5) <= ((CPU/PC4out(5) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(4) AND PCout(5) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(5) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(5) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/PC4out6: FDCPE port map (CPU/PC4out(6),CPU/PC4out_D(6),clkusr,'0','0');
CPU/PC4out_D(6) <= ((CPU/PC4out(6) AND CPU/stall/CPU/stall_D2)
	OR (NOT PCout(3) AND PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(5) AND PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_CPU/RF/memory_1_0: FDCPE port map (CPU/RF/memory_1_0,'0','0',CPU/RF/memory_1_0_CLR,CPU/RF/memory_1_0_PRE);
CPU/RF/memory_1_0_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_1_0_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_1_1: FDCPE port map (CPU/RF/memory_1_1,'0','0',CPU/RF/memory_1_1_CLR,CPU/RF/memory_1_1_PRE);
CPU/RF/memory_1_1_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_1_1_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_1_10: FDCPE port map (CPU/RF/memory_1_10,'0','0',CPU/RF/memory_1_10_CLR,CPU/RF/memory_1_10_PRE);
CPU/RF/memory_1_10_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_1_10_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_1_11: FDCPE port map (CPU/RF/memory_1_11,'0','0',CPU/RF/memory_1_11_CLR,CPU/RF/memory_1_11_PRE);
CPU/RF/memory_1_11_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_1_11_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_1_12: FDCPE port map (CPU/RF/memory_1_12,'0','0',CPU/RF/memory_1_12_CLR,CPU/RF/memory_1_12_PRE);
CPU/RF/memory_1_12_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_1_12_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_1_13: FDCPE port map (CPU/RF/memory_1_13,'0','0',CPU/RF/memory_1_13_CLR,CPU/RF/memory_1_13_PRE);
CPU/RF/memory_1_13_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_1_13_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_1_14: FDCPE port map (CPU/RF/memory_1_14,'0','0',CPU/RF/memory_1_14_CLR,CPU/RF/memory_1_14_PRE);
CPU/RF/memory_1_14_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_1_14_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_1_15: FDCPE port map (CPU/RF/memory_1_15,'0','0',CPU/RF/memory_1_15_CLR,CPU/RF/memory_1_15_PRE);
CPU/RF/memory_1_15_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_1_15_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_1_16: FDCPE port map (CPU/RF/memory_1_16,'0','0',CPU/RF/memory_1_16_CLR,CPU/RF/memory_1_16_PRE);
CPU/RF/memory_1_16_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_1_16_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_1_17: FDCPE port map (CPU/RF/memory_1_17,'0','0',CPU/RF/memory_1_17_CLR,CPU/RF/memory_1_17_PRE);
CPU/RF/memory_1_17_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_1_17_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_1_18: FDCPE port map (CPU/RF/memory_1_18,'0','0',CPU/RF/memory_1_18_CLR,CPU/RF/memory_1_18_PRE);
CPU/RF/memory_1_18_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_1_18_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_1_19: FDCPE port map (CPU/RF/memory_1_19,'0','0',CPU/RF/memory_1_19_CLR,CPU/RF/memory_1_19_PRE);
CPU/RF/memory_1_19_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_1_19_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_1_2: FDCPE port map (CPU/RF/memory_1_2,'0','0',CPU/RF/memory_1_2_CLR,CPU/RF/memory_1_2_PRE);
CPU/RF/memory_1_2_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_1_2_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_1_20: FDCPE port map (CPU/RF/memory_1_20,'0','0',CPU/RF/memory_1_20_CLR,CPU/RF/memory_1_20_PRE);
CPU/RF/memory_1_20_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_1_20_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_1_21: FDCPE port map (CPU/RF/memory_1_21,'0','0',CPU/RF/memory_1_21_CLR,CPU/RF/memory_1_21_PRE);
CPU/RF/memory_1_21_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_1_21_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_1_22: FDCPE port map (CPU/RF/memory_1_22,'0','0',CPU/RF/memory_1_22_CLR,CPU/RF/memory_1_22_PRE);
CPU/RF/memory_1_22_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_1_22_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_1_23: FDCPE port map (CPU/RF/memory_1_23,'0','0',CPU/RF/memory_1_23_CLR,CPU/RF/memory_1_23_PRE);
CPU/RF/memory_1_23_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_1_23_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_1_24: FDCPE port map (CPU/RF/memory_1_24,'0','0',CPU/RF/memory_1_24_CLR,CPU/RF/memory_1_24_PRE);
CPU/RF/memory_1_24_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_1_24_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_1_25: FDCPE port map (CPU/RF/memory_1_25,'0','0',CPU/RF/memory_1_25_CLR,CPU/RF/memory_1_25_PRE);
CPU/RF/memory_1_25_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_1_25_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_1_26: FDCPE port map (CPU/RF/memory_1_26,'0','0',CPU/RF/memory_1_26_CLR,CPU/RF/memory_1_26_PRE);
CPU/RF/memory_1_26_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_1_26_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_1_27: FDCPE port map (CPU/RF/memory_1_27,'0','0',CPU/RF/memory_1_27_CLR,CPU/RF/memory_1_27_PRE);
CPU/RF/memory_1_27_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/RF/memory_1_27_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/RF/memory_1_28: FDCPE port map (CPU/RF/memory_1_28,'0','0',CPU/RF/memory_1_28_CLR,CPU/RF/memory_1_28_PRE);
CPU/RF/memory_1_28_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_1_28_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_1_29: FDCPE port map (CPU/RF/memory_1_29,'0','0',CPU/RF/memory_1_29_CLR,CPU/RF/memory_1_29_PRE);
CPU/RF/memory_1_29_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_1_29_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_1_3: FDCPE port map (CPU/RF/memory_1_3,'0','0',CPU/RF/memory_1_3_CLR,CPU/RF/memory_1_3_PRE);
CPU/RF/memory_1_3_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_1_3_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_1_30: FDCPE port map (CPU/RF/memory_1_30,'0','0',CPU/RF/memory_1_30_CLR,CPU/RF/memory_1_30_PRE);
CPU/RF/memory_1_30_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_1_30_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_1_31: FDCPE port map (CPU/RF/memory_1_31,'0','0',CPU/RF/memory_1_31_CLR,CPU/RF/memory_1_31_PRE);
CPU/RF/memory_1_31_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_1_31_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_1_4: FDCPE port map (CPU/RF/memory_1_4,'0','0',CPU/RF/memory_1_4_CLR,CPU/RF/memory_1_4_PRE);
CPU/RF/memory_1_4_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_1_4_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_1_5: FDCPE port map (CPU/RF/memory_1_5,'0','0',CPU/RF/memory_1_5_CLR,CPU/RF/memory_1_5_PRE);
CPU/RF/memory_1_5_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_1_5_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_1_6: FDCPE port map (CPU/RF/memory_1_6,'0','0',CPU/RF/memory_1_6_CLR,CPU/RF/memory_1_6_PRE);
CPU/RF/memory_1_6_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_1_6_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_1_7: FDCPE port map (CPU/RF/memory_1_7,'0','0',CPU/RF/memory_1_7_CLR,CPU/RF/memory_1_7_PRE);
CPU/RF/memory_1_7_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_1_7_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_1_8: FDCPE port map (CPU/RF/memory_1_8,'0','0',CPU/RF/memory_1_8_CLR,CPU/RF/memory_1_8_PRE);
CPU/RF/memory_1_8_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_1_8_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_1_9: FDCPE port map (CPU/RF/memory_1_9,'0','0',CPU/RF/memory_1_9_CLR,CPU/RF/memory_1_9_PRE);
CPU/RF/memory_1_9_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_1_9_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_24_0: FDCPE port map (CPU/RF/memory_24_0,'0','0',CPU/RF/memory_24_0_CLR,CPU/RF/memory_24_0_PRE);
CPU/RF/memory_24_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_24_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_24_1: FDCPE port map (CPU/RF/memory_24_1,'0','0',CPU/RF/memory_24_1_CLR,CPU/RF/memory_24_1_PRE);
CPU/RF/memory_24_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_24_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_24_10: FDCPE port map (CPU/RF/memory_24_10,'0','0',CPU/RF/memory_24_10_CLR,CPU/RF/memory_24_10_PRE);
CPU/RF/memory_24_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_24_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_24_11: FDCPE port map (CPU/RF/memory_24_11,'0','0',CPU/RF/memory_24_11_CLR,CPU/RF/memory_24_11_PRE);
CPU/RF/memory_24_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_24_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_24_12: FDCPE port map (CPU/RF/memory_24_12,'0','0',CPU/RF/memory_24_12_CLR,CPU/RF/memory_24_12_PRE);
CPU/RF/memory_24_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_24_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_24_13: FDCPE port map (CPU/RF/memory_24_13,'0','0',CPU/RF/memory_24_13_CLR,CPU/RF/memory_24_13_PRE);
CPU/RF/memory_24_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_24_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_24_14: FDCPE port map (CPU/RF/memory_24_14,'0','0',CPU/RF/memory_24_14_CLR,CPU/RF/memory_24_14_PRE);
CPU/RF/memory_24_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_24_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_24_15: FDCPE port map (CPU/RF/memory_24_15,'0','0',CPU/RF/memory_24_15_CLR,CPU/RF/memory_24_15_PRE);
CPU/RF/memory_24_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_24_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_24_16: FDCPE port map (CPU/RF/memory_24_16,'0','0',CPU/RF/memory_24_16_CLR,CPU/RF/memory_24_16_PRE);
CPU/RF/memory_24_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_24_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_24_17: FDCPE port map (CPU/RF/memory_24_17,'0','0',CPU/RF/memory_24_17_CLR,CPU/RF/memory_24_17_PRE);
CPU/RF/memory_24_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_24_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_24_18: FDCPE port map (CPU/RF/memory_24_18,'0','0',CPU/RF/memory_24_18_CLR,CPU/RF/memory_24_18_PRE);
CPU/RF/memory_24_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_24_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_24_19: FDCPE port map (CPU/RF/memory_24_19,'0','0',CPU/RF/memory_24_19_CLR,CPU/RF/memory_24_19_PRE);
CPU/RF/memory_24_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_24_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_24_2: FDCPE port map (CPU/RF/memory_24_2,'0','0',CPU/RF/memory_24_2_CLR,CPU/RF/memory_24_2_PRE);
CPU/RF/memory_24_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_24_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_24_20: FDCPE port map (CPU/RF/memory_24_20,'0','0',CPU/RF/memory_24_20_CLR,CPU/RF/memory_24_20_PRE);
CPU/RF/memory_24_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_24_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_24_21: FDCPE port map (CPU/RF/memory_24_21,'0','0',CPU/RF/memory_24_21_CLR,CPU/RF/memory_24_21_PRE);
CPU/RF/memory_24_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_24_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_24_22: FDCPE port map (CPU/RF/memory_24_22,'0','0',CPU/RF/memory_24_22_CLR,CPU/RF/memory_24_22_PRE);
CPU/RF/memory_24_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_24_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_24_23: FDCPE port map (CPU/RF/memory_24_23,'0','0',CPU/RF/memory_24_23_CLR,CPU/RF/memory_24_23_PRE);
CPU/RF/memory_24_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_24_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_24_24: FDCPE port map (CPU/RF/memory_24_24,'0','0',CPU/RF/memory_24_24_CLR,CPU/RF/memory_24_24_PRE);
CPU/RF/memory_24_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_24_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_24_25: FDCPE port map (CPU/RF/memory_24_25,'0','0',CPU/RF/memory_24_25_CLR,CPU/RF/memory_24_25_PRE);
CPU/RF/memory_24_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_24_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_24_26: FDCPE port map (CPU/RF/memory_24_26,'0','0',CPU/RF/memory_24_26_CLR,CPU/RF/memory_24_26_PRE);
CPU/RF/memory_24_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_24_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_24_27: FDCPE port map (CPU/RF/memory_24_27,'0','0',CPU/RF/memory_24_27_CLR,CPU/RF/memory_24_27_PRE);
CPU/RF/memory_24_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_24_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_24_28: FDCPE port map (CPU/RF/memory_24_28,'0','0',CPU/RF/memory_24_28_CLR,CPU/RF/memory_24_28_PRE);
CPU/RF/memory_24_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_24_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_24_29: FDCPE port map (CPU/RF/memory_24_29,'0','0',CPU/RF/memory_24_29_CLR,CPU/RF/memory_24_29_PRE);
CPU/RF/memory_24_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_24_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_24_3: FDCPE port map (CPU/RF/memory_24_3,'0','0',CPU/RF/memory_24_3_CLR,CPU/RF/memory_24_3_PRE);
CPU/RF/memory_24_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_24_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_24_30: FDCPE port map (CPU/RF/memory_24_30,'0','0',CPU/RF/memory_24_30_CLR,CPU/RF/memory_24_30_PRE);
CPU/RF/memory_24_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_24_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_24_31: FDCPE port map (CPU/RF/memory_24_31,'0','0',CPU/RF/memory_24_31_CLR,CPU/RF/memory_24_31_PRE);
CPU/RF/memory_24_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_24_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_24_4: FDCPE port map (CPU/RF/memory_24_4,'0','0',CPU/RF/memory_24_4_CLR,CPU/RF/memory_24_4_PRE);
CPU/RF/memory_24_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_24_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_24_5: FDCPE port map (CPU/RF/memory_24_5,'0','0',CPU/RF/memory_24_5_CLR,CPU/RF/memory_24_5_PRE);
CPU/RF/memory_24_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_24_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_24_6: FDCPE port map (CPU/RF/memory_24_6,'0','0',CPU/RF/memory_24_6_CLR,CPU/RF/memory_24_6_PRE);
CPU/RF/memory_24_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_24_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_24_7: FDCPE port map (CPU/RF/memory_24_7,'0','0',CPU/RF/memory_24_7_CLR,CPU/RF/memory_24_7_PRE);
CPU/RF/memory_24_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_24_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_24_8: FDCPE port map (CPU/RF/memory_24_8,'0','0',CPU/RF/memory_24_8_CLR,CPU/RF/memory_24_8_PRE);
CPU/RF/memory_24_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_24_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_24_9: FDCPE port map (CPU/RF/memory_24_9,'0','0',CPU/RF/memory_24_9_CLR,CPU/RF/memory_24_9_PRE);
CPU/RF/memory_24_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_24_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_25_0: FDCPE port map (CPU/RF/memory_25_0,'0','0',CPU/RF/memory_25_0_CLR,CPU/RF/memory_25_0_PRE);
CPU/RF/memory_25_0_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_25_0_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_25_1: FDCPE port map (CPU/RF/memory_25_1,'0','0',CPU/RF/memory_25_1_CLR,CPU/RF/memory_25_1_PRE);
CPU/RF/memory_25_1_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_25_1_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_25_10: FDCPE port map (CPU/RF/memory_25_10,'0','0',CPU/RF/memory_25_10_CLR,CPU/RF/memory_25_10_PRE);
CPU/RF/memory_25_10_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_25_10_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_25_11: FDCPE port map (CPU/RF/memory_25_11,'0','0',CPU/RF/memory_25_11_CLR,CPU/RF/memory_25_11_PRE);
CPU/RF/memory_25_11_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_25_11_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_25_12: FDCPE port map (CPU/RF/memory_25_12,'0','0',CPU/RF/memory_25_12_CLR,CPU/RF/memory_25_12_PRE);
CPU/RF/memory_25_12_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_25_12_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_25_13: FDCPE port map (CPU/RF/memory_25_13,'0','0',CPU/RF/memory_25_13_CLR,CPU/RF/memory_25_13_PRE);
CPU/RF/memory_25_13_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_25_13_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_25_14: FDCPE port map (CPU/RF/memory_25_14,'0','0',CPU/RF/memory_25_14_CLR,CPU/RF/memory_25_14_PRE);
CPU/RF/memory_25_14_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_25_14_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_25_15: FDCPE port map (CPU/RF/memory_25_15,'0','0',CPU/RF/memory_25_15_CLR,CPU/RF/memory_25_15_PRE);
CPU/RF/memory_25_15_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_25_15_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_25_16: FDCPE port map (CPU/RF/memory_25_16,'0','0',CPU/RF/memory_25_16_CLR,CPU/RF/memory_25_16_PRE);
CPU/RF/memory_25_16_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_25_16_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_25_17: FDCPE port map (CPU/RF/memory_25_17,'0','0',CPU/RF/memory_25_17_CLR,CPU/RF/memory_25_17_PRE);
CPU/RF/memory_25_17_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_25_17_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_25_18: FDCPE port map (CPU/RF/memory_25_18,'0','0',CPU/RF/memory_25_18_CLR,CPU/RF/memory_25_18_PRE);
CPU/RF/memory_25_18_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_25_18_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_25_19: FDCPE port map (CPU/RF/memory_25_19,'0','0',CPU/RF/memory_25_19_CLR,CPU/RF/memory_25_19_PRE);
CPU/RF/memory_25_19_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_25_19_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_25_2: FDCPE port map (CPU/RF/memory_25_2,'0','0',CPU/RF/memory_25_2_CLR,CPU/RF/memory_25_2_PRE);
CPU/RF/memory_25_2_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_25_2_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_25_20: FDCPE port map (CPU/RF/memory_25_20,'0','0',CPU/RF/memory_25_20_CLR,CPU/RF/memory_25_20_PRE);
CPU/RF/memory_25_20_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_25_20_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_25_21: FDCPE port map (CPU/RF/memory_25_21,'0','0',CPU/RF/memory_25_21_CLR,CPU/RF/memory_25_21_PRE);
CPU/RF/memory_25_21_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_25_21_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_25_22: FDCPE port map (CPU/RF/memory_25_22,'0','0',CPU/RF/memory_25_22_CLR,CPU/RF/memory_25_22_PRE);
CPU/RF/memory_25_22_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_25_22_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_25_23: FDCPE port map (CPU/RF/memory_25_23,'0','0',CPU/RF/memory_25_23_CLR,CPU/RF/memory_25_23_PRE);
CPU/RF/memory_25_23_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_25_23_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_25_24: FDCPE port map (CPU/RF/memory_25_24,'0','0',CPU/RF/memory_25_24_CLR,CPU/RF/memory_25_24_PRE);
CPU/RF/memory_25_24_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_25_24_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_25_25: FDCPE port map (CPU/RF/memory_25_25,'0','0',CPU/RF/memory_25_25_CLR,CPU/RF/memory_25_25_PRE);
CPU/RF/memory_25_25_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_25_25_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_25_26: FDCPE port map (CPU/RF/memory_25_26,'0','0',CPU/RF/memory_25_26_CLR,CPU/RF/memory_25_26_PRE);
CPU/RF/memory_25_26_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_25_26_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_25_27: FDCPE port map (CPU/RF/memory_25_27,'0','0',CPU/RF/memory_25_27_CLR,CPU/RF/memory_25_27_PRE);
CPU/RF/memory_25_27_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_25_27_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_25_28: FDCPE port map (CPU/RF/memory_25_28,'0','0',CPU/RF/memory_25_28_CLR,CPU/RF/memory_25_28_PRE);
CPU/RF/memory_25_28_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_25_28_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_25_29: FDCPE port map (CPU/RF/memory_25_29,'0','0',CPU/RF/memory_25_29_CLR,CPU/RF/memory_25_29_PRE);
CPU/RF/memory_25_29_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_25_29_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_25_3: FDCPE port map (CPU/RF/memory_25_3,'0','0',CPU/RF/memory_25_3_CLR,CPU/RF/memory_25_3_PRE);
CPU/RF/memory_25_3_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_25_3_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_25_30: FDCPE port map (CPU/RF/memory_25_30,'0','0',CPU/RF/memory_25_30_CLR,CPU/RF/memory_25_30_PRE);
CPU/RF/memory_25_30_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_25_30_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_25_31: FDCPE port map (CPU/RF/memory_25_31,'0','0',CPU/RF/memory_25_31_CLR,CPU/RF/memory_25_31_PRE);
CPU/RF/memory_25_31_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_25_31_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_25_4: FDCPE port map (CPU/RF/memory_25_4,'0','0',CPU/RF/memory_25_4_CLR,CPU/RF/memory_25_4_PRE);
CPU/RF/memory_25_4_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_25_4_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_25_5: FDCPE port map (CPU/RF/memory_25_5,'0','0',CPU/RF/memory_25_5_CLR,CPU/RF/memory_25_5_PRE);
CPU/RF/memory_25_5_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_25_5_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_25_6: FDCPE port map (CPU/RF/memory_25_6,'0','0',CPU/RF/memory_25_6_CLR,CPU/RF/memory_25_6_PRE);
CPU/RF/memory_25_6_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_25_6_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_25_7: FDCPE port map (CPU/RF/memory_25_7,'0','0',CPU/RF/memory_25_7_CLR,CPU/RF/memory_25_7_PRE);
CPU/RF/memory_25_7_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_25_7_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_25_8: FDCPE port map (CPU/RF/memory_25_8,'0','0',CPU/RF/memory_25_8_CLR,CPU/RF/memory_25_8_PRE);
CPU/RF/memory_25_8_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_25_8_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_25_9: FDCPE port map (CPU/RF/memory_25_9,'0','0',CPU/RF/memory_25_9_CLR,CPU/RF/memory_25_9_PRE);
CPU/RF/memory_25_9_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_25_9_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_26_0: FDCPE port map (CPU/RF/memory_26_0,'0','0',CPU/RF/memory_26_0_CLR,CPU/RF/memory_26_0_PRE);
CPU/RF/memory_26_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_26_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_26_1: FDCPE port map (CPU/RF/memory_26_1,'0','0',CPU/RF/memory_26_1_CLR,CPU/RF/memory_26_1_PRE);
CPU/RF/memory_26_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_26_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_26_10: FDCPE port map (CPU/RF/memory_26_10,'0','0',CPU/RF/memory_26_10_CLR,CPU/RF/memory_26_10_PRE);
CPU/RF/memory_26_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_26_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_26_11: FDCPE port map (CPU/RF/memory_26_11,'0','0',CPU/RF/memory_26_11_CLR,CPU/RF/memory_26_11_PRE);
CPU/RF/memory_26_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_26_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_26_12: FDCPE port map (CPU/RF/memory_26_12,'0','0',CPU/RF/memory_26_12_CLR,CPU/RF/memory_26_12_PRE);
CPU/RF/memory_26_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_26_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_26_13: FDCPE port map (CPU/RF/memory_26_13,'0','0',CPU/RF/memory_26_13_CLR,CPU/RF/memory_26_13_PRE);
CPU/RF/memory_26_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_26_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_26_14: FDCPE port map (CPU/RF/memory_26_14,'0','0',CPU/RF/memory_26_14_CLR,CPU/RF/memory_26_14_PRE);
CPU/RF/memory_26_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_26_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_26_15: FDCPE port map (CPU/RF/memory_26_15,'0','0',CPU/RF/memory_26_15_CLR,CPU/RF/memory_26_15_PRE);
CPU/RF/memory_26_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_26_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_26_16: FDCPE port map (CPU/RF/memory_26_16,'0','0',CPU/RF/memory_26_16_CLR,CPU/RF/memory_26_16_PRE);
CPU/RF/memory_26_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_26_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_26_17: FDCPE port map (CPU/RF/memory_26_17,'0','0',CPU/RF/memory_26_17_CLR,CPU/RF/memory_26_17_PRE);
CPU/RF/memory_26_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_26_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_26_18: FDCPE port map (CPU/RF/memory_26_18,'0','0',CPU/RF/memory_26_18_CLR,CPU/RF/memory_26_18_PRE);
CPU/RF/memory_26_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_26_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_26_19: FDCPE port map (CPU/RF/memory_26_19,'0','0',CPU/RF/memory_26_19_CLR,CPU/RF/memory_26_19_PRE);
CPU/RF/memory_26_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_26_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_26_2: FDCPE port map (CPU/RF/memory_26_2,'0','0',CPU/RF/memory_26_2_CLR,CPU/RF/memory_26_2_PRE);
CPU/RF/memory_26_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_26_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_26_20: FDCPE port map (CPU/RF/memory_26_20,'0','0',CPU/RF/memory_26_20_CLR,CPU/RF/memory_26_20_PRE);
CPU/RF/memory_26_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_26_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_26_21: FDCPE port map (CPU/RF/memory_26_21,'0','0',CPU/RF/memory_26_21_CLR,CPU/RF/memory_26_21_PRE);
CPU/RF/memory_26_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_26_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_26_22: FDCPE port map (CPU/RF/memory_26_22,'0','0',CPU/RF/memory_26_22_CLR,CPU/RF/memory_26_22_PRE);
CPU/RF/memory_26_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_26_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_26_23: FDCPE port map (CPU/RF/memory_26_23,'0','0',CPU/RF/memory_26_23_CLR,CPU/RF/memory_26_23_PRE);
CPU/RF/memory_26_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_26_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_26_24: FDCPE port map (CPU/RF/memory_26_24,'0','0',CPU/RF/memory_26_24_CLR,CPU/RF/memory_26_24_PRE);
CPU/RF/memory_26_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_26_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_26_25: FDCPE port map (CPU/RF/memory_26_25,'0','0',CPU/RF/memory_26_25_CLR,CPU/RF/memory_26_25_PRE);
CPU/RF/memory_26_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_26_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_26_26: FDCPE port map (CPU/RF/memory_26_26,'0','0',CPU/RF/memory_26_26_CLR,CPU/RF/memory_26_26_PRE);
CPU/RF/memory_26_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_26_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_26_27: FDCPE port map (CPU/RF/memory_26_27,'0','0',CPU/RF/memory_26_27_CLR,CPU/RF/memory_26_27_PRE);
CPU/RF/memory_26_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_26_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_26_28: FDCPE port map (CPU/RF/memory_26_28,'0','0',CPU/RF/memory_26_28_CLR,CPU/RF/memory_26_28_PRE);
CPU/RF/memory_26_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_26_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_26_29: FDCPE port map (CPU/RF/memory_26_29,'0','0',CPU/RF/memory_26_29_CLR,CPU/RF/memory_26_29_PRE);
CPU/RF/memory_26_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_26_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_26_3: FDCPE port map (CPU/RF/memory_26_3,'0','0',CPU/RF/memory_26_3_CLR,CPU/RF/memory_26_3_PRE);
CPU/RF/memory_26_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_26_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_26_30: FDCPE port map (CPU/RF/memory_26_30,'0','0',CPU/RF/memory_26_30_CLR,CPU/RF/memory_26_30_PRE);
CPU/RF/memory_26_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_26_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_26_31: FDCPE port map (CPU/RF/memory_26_31,'0','0',CPU/RF/memory_26_31_CLR,CPU/RF/memory_26_31_PRE);
CPU/RF/memory_26_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_26_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_26_4: FDCPE port map (CPU/RF/memory_26_4,'0','0',CPU/RF/memory_26_4_CLR,CPU/RF/memory_26_4_PRE);
CPU/RF/memory_26_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_26_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_26_5: FDCPE port map (CPU/RF/memory_26_5,'0','0',CPU/RF/memory_26_5_CLR,CPU/RF/memory_26_5_PRE);
CPU/RF/memory_26_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_26_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_26_6: FDCPE port map (CPU/RF/memory_26_6,'0','0',CPU/RF/memory_26_6_CLR,CPU/RF/memory_26_6_PRE);
CPU/RF/memory_26_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_26_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_26_7: FDCPE port map (CPU/RF/memory_26_7,'0','0',CPU/RF/memory_26_7_CLR,CPU/RF/memory_26_7_PRE);
CPU/RF/memory_26_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_26_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_26_8: FDCPE port map (CPU/RF/memory_26_8,'0','0',CPU/RF/memory_26_8_CLR,CPU/RF/memory_26_8_PRE);
CPU/RF/memory_26_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_26_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_26_9: FDCPE port map (CPU/RF/memory_26_9,'0','0',CPU/RF/memory_26_9_CLR,CPU/RF/memory_26_9_PRE);
CPU/RF/memory_26_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_26_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_27_0: FDCPE port map (CPU/RF/memory_27_0,'0','0',CPU/RF/memory_27_0_CLR,CPU/RF/memory_27_0_PRE);
CPU/RF/memory_27_0_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_27_0_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_27_1: FDCPE port map (CPU/RF/memory_27_1,'0','0',CPU/RF/memory_27_1_CLR,CPU/RF/memory_27_1_PRE);
CPU/RF/memory_27_1_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_27_1_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_27_10: FDCPE port map (CPU/RF/memory_27_10,'0','0',CPU/RF/memory_27_10_CLR,CPU/RF/memory_27_10_PRE);
CPU/RF/memory_27_10_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_27_10_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_27_11: FDCPE port map (CPU/RF/memory_27_11,'0','0',CPU/RF/memory_27_11_CLR,CPU/RF/memory_27_11_PRE);
CPU/RF/memory_27_11_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_27_11_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_27_12: FDCPE port map (CPU/RF/memory_27_12,'0','0',CPU/RF/memory_27_12_CLR,CPU/RF/memory_27_12_PRE);
CPU/RF/memory_27_12_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_27_12_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_27_13: FDCPE port map (CPU/RF/memory_27_13,'0','0',CPU/RF/memory_27_13_CLR,CPU/RF/memory_27_13_PRE);
CPU/RF/memory_27_13_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_27_13_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_27_14: FDCPE port map (CPU/RF/memory_27_14,'0','0',CPU/RF/memory_27_14_CLR,CPU/RF/memory_27_14_PRE);
CPU/RF/memory_27_14_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_27_14_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_27_15: FDCPE port map (CPU/RF/memory_27_15,'0','0',CPU/RF/memory_27_15_CLR,CPU/RF/memory_27_15_PRE);
CPU/RF/memory_27_15_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_27_15_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_27_16: FDCPE port map (CPU/RF/memory_27_16,'0','0',CPU/RF/memory_27_16_CLR,CPU/RF/memory_27_16_PRE);
CPU/RF/memory_27_16_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_27_16_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_27_17: FDCPE port map (CPU/RF/memory_27_17,'0','0',CPU/RF/memory_27_17_CLR,CPU/RF/memory_27_17_PRE);
CPU/RF/memory_27_17_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_27_17_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_27_18: FDCPE port map (CPU/RF/memory_27_18,'0','0',CPU/RF/memory_27_18_CLR,CPU/RF/memory_27_18_PRE);
CPU/RF/memory_27_18_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_27_18_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_27_19: FDCPE port map (CPU/RF/memory_27_19,'0','0',CPU/RF/memory_27_19_CLR,CPU/RF/memory_27_19_PRE);
CPU/RF/memory_27_19_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_27_19_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_27_2: FDCPE port map (CPU/RF/memory_27_2,'0','0',CPU/RF/memory_27_2_CLR,CPU/RF/memory_27_2_PRE);
CPU/RF/memory_27_2_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_27_2_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_27_20: FDCPE port map (CPU/RF/memory_27_20,'0','0',CPU/RF/memory_27_20_CLR,CPU/RF/memory_27_20_PRE);
CPU/RF/memory_27_20_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_27_20_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_27_21: FDCPE port map (CPU/RF/memory_27_21,'0','0',CPU/RF/memory_27_21_CLR,CPU/RF/memory_27_21_PRE);
CPU/RF/memory_27_21_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_27_21_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_27_22: FDCPE port map (CPU/RF/memory_27_22,'0','0',CPU/RF/memory_27_22_CLR,CPU/RF/memory_27_22_PRE);
CPU/RF/memory_27_22_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_27_22_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_27_23: FDCPE port map (CPU/RF/memory_27_23,'0','0',CPU/RF/memory_27_23_CLR,CPU/RF/memory_27_23_PRE);
CPU/RF/memory_27_23_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_27_23_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_27_24: FDCPE port map (CPU/RF/memory_27_24,'0','0',CPU/RF/memory_27_24_CLR,CPU/RF/memory_27_24_PRE);
CPU/RF/memory_27_24_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_27_24_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_27_25: FDCPE port map (CPU/RF/memory_27_25,'0','0',CPU/RF/memory_27_25_CLR,CPU/RF/memory_27_25_PRE);
CPU/RF/memory_27_25_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_27_25_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_27_26: FDCPE port map (CPU/RF/memory_27_26,'0','0',CPU/RF/memory_27_26_CLR,CPU/RF/memory_27_26_PRE);
CPU/RF/memory_27_26_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_27_26_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_27_27: FDCPE port map (CPU/RF/memory_27_27,'0','0',CPU/RF/memory_27_27_CLR,CPU/RF/memory_27_27_PRE);
CPU/RF/memory_27_27_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_27_27_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_27_28: FDCPE port map (CPU/RF/memory_27_28,'0','0',CPU/RF/memory_27_28_CLR,CPU/RF/memory_27_28_PRE);
CPU/RF/memory_27_28_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_27_28_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_27_29: FDCPE port map (CPU/RF/memory_27_29,'0','0',CPU/RF/memory_27_29_CLR,CPU/RF/memory_27_29_PRE);
CPU/RF/memory_27_29_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_27_29_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_27_3: FDCPE port map (CPU/RF/memory_27_3,'0','0',CPU/RF/memory_27_3_CLR,CPU/RF/memory_27_3_PRE);
CPU/RF/memory_27_3_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_27_3_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_27_30: FDCPE port map (CPU/RF/memory_27_30,'0','0',CPU/RF/memory_27_30_CLR,CPU/RF/memory_27_30_PRE);
CPU/RF/memory_27_30_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_27_30_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_27_31: FDCPE port map (CPU/RF/memory_27_31,'0','0',CPU/RF/memory_27_31_CLR,CPU/RF/memory_27_31_PRE);
CPU/RF/memory_27_31_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_27_31_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_27_4: FDCPE port map (CPU/RF/memory_27_4,'0','0',CPU/RF/memory_27_4_CLR,CPU/RF/memory_27_4_PRE);
CPU/RF/memory_27_4_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_27_4_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_27_5: FDCPE port map (CPU/RF/memory_27_5,'0','0',CPU/RF/memory_27_5_CLR,CPU/RF/memory_27_5_PRE);
CPU/RF/memory_27_5_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_27_5_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_27_6: FDCPE port map (CPU/RF/memory_27_6,'0','0',CPU/RF/memory_27_6_CLR,CPU/RF/memory_27_6_PRE);
CPU/RF/memory_27_6_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_27_6_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_27_7: FDCPE port map (CPU/RF/memory_27_7,'0','0',CPU/RF/memory_27_7_CLR,CPU/RF/memory_27_7_PRE);
CPU/RF/memory_27_7_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_27_7_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_27_8: FDCPE port map (CPU/RF/memory_27_8,'0','0',CPU/RF/memory_27_8_CLR,CPU/RF/memory_27_8_PRE);
CPU/RF/memory_27_8_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_27_8_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_27_9: FDCPE port map (CPU/RF/memory_27_9,'0','0',CPU/RF/memory_27_9_CLR,CPU/RF/memory_27_9_PRE);
CPU/RF/memory_27_9_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_27_9_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_28_0: FDCPE port map (CPU/RF/memory_28_0,'0','0',CPU/RF/memory_28_0_CLR,CPU/RF/memory_28_0_PRE);
CPU/RF/memory_28_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_28_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_28_1: FDCPE port map (CPU/RF/memory_28_1,'0','0',CPU/RF/memory_28_1_CLR,CPU/RF/memory_28_1_PRE);
CPU/RF/memory_28_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_28_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_28_10: FDCPE port map (CPU/RF/memory_28_10,'0','0',CPU/RF/memory_28_10_CLR,CPU/RF/memory_28_10_PRE);
CPU/RF/memory_28_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_28_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_28_11: FDCPE port map (CPU/RF/memory_28_11,'0','0',CPU/RF/memory_28_11_CLR,CPU/RF/memory_28_11_PRE);
CPU/RF/memory_28_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_28_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_28_12: FDCPE port map (CPU/RF/memory_28_12,'0','0',CPU/RF/memory_28_12_CLR,CPU/RF/memory_28_12_PRE);
CPU/RF/memory_28_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_28_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_28_13: FDCPE port map (CPU/RF/memory_28_13,'0','0',CPU/RF/memory_28_13_CLR,CPU/RF/memory_28_13_PRE);
CPU/RF/memory_28_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_28_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_28_14: FDCPE port map (CPU/RF/memory_28_14,'0','0',CPU/RF/memory_28_14_CLR,CPU/RF/memory_28_14_PRE);
CPU/RF/memory_28_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_28_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_28_15: FDCPE port map (CPU/RF/memory_28_15,'0','0',CPU/RF/memory_28_15_CLR,CPU/RF/memory_28_15_PRE);
CPU/RF/memory_28_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_28_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_28_16: FDCPE port map (CPU/RF/memory_28_16,'0','0',CPU/RF/memory_28_16_CLR,CPU/RF/memory_28_16_PRE);
CPU/RF/memory_28_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_28_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_28_17: FDCPE port map (CPU/RF/memory_28_17,'0','0',CPU/RF/memory_28_17_CLR,CPU/RF/memory_28_17_PRE);
CPU/RF/memory_28_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_28_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_28_18: FDCPE port map (CPU/RF/memory_28_18,'0','0',CPU/RF/memory_28_18_CLR,CPU/RF/memory_28_18_PRE);
CPU/RF/memory_28_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_28_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_28_19: FDCPE port map (CPU/RF/memory_28_19,'0','0',CPU/RF/memory_28_19_CLR,CPU/RF/memory_28_19_PRE);
CPU/RF/memory_28_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_28_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_28_2: FDCPE port map (CPU/RF/memory_28_2,'0','0',CPU/RF/memory_28_2_CLR,CPU/RF/memory_28_2_PRE);
CPU/RF/memory_28_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_28_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_28_20: FDCPE port map (CPU/RF/memory_28_20,'0','0',CPU/RF/memory_28_20_CLR,CPU/RF/memory_28_20_PRE);
CPU/RF/memory_28_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_28_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_28_21: FDCPE port map (CPU/RF/memory_28_21,'0','0',CPU/RF/memory_28_21_CLR,CPU/RF/memory_28_21_PRE);
CPU/RF/memory_28_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_28_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_28_22: FDCPE port map (CPU/RF/memory_28_22,'0','0',CPU/RF/memory_28_22_CLR,CPU/RF/memory_28_22_PRE);
CPU/RF/memory_28_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_28_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_28_23: FDCPE port map (CPU/RF/memory_28_23,'0','0',CPU/RF/memory_28_23_CLR,CPU/RF/memory_28_23_PRE);
CPU/RF/memory_28_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_28_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_28_24: FDCPE port map (CPU/RF/memory_28_24,'0','0',CPU/RF/memory_28_24_CLR,CPU/RF/memory_28_24_PRE);
CPU/RF/memory_28_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_28_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_28_25: FDCPE port map (CPU/RF/memory_28_25,'0','0',CPU/RF/memory_28_25_CLR,CPU/RF/memory_28_25_PRE);
CPU/RF/memory_28_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_28_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_28_26: FDCPE port map (CPU/RF/memory_28_26,'0','0',CPU/RF/memory_28_26_CLR,CPU/RF/memory_28_26_PRE);
CPU/RF/memory_28_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_28_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_28_27: FDCPE port map (CPU/RF/memory_28_27,'0','0',CPU/RF/memory_28_27_CLR,CPU/RF/memory_28_27_PRE);
CPU/RF/memory_28_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_28_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_28_28: FDCPE port map (CPU/RF/memory_28_28,'0','0',CPU/RF/memory_28_28_CLR,CPU/RF/memory_28_28_PRE);
CPU/RF/memory_28_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_28_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_28_29: FDCPE port map (CPU/RF/memory_28_29,'0','0',CPU/RF/memory_28_29_CLR,CPU/RF/memory_28_29_PRE);
CPU/RF/memory_28_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_28_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_28_3: FDCPE port map (CPU/RF/memory_28_3,'0','0',CPU/RF/memory_28_3_CLR,CPU/RF/memory_28_3_PRE);
CPU/RF/memory_28_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_28_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_28_30: FDCPE port map (CPU/RF/memory_28_30,'0','0',CPU/RF/memory_28_30_CLR,CPU/RF/memory_28_30_PRE);
CPU/RF/memory_28_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_28_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_28_31: FDCPE port map (CPU/RF/memory_28_31,'0','0',CPU/RF/memory_28_31_CLR,CPU/RF/memory_28_31_PRE);
CPU/RF/memory_28_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_28_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_28_4: FDCPE port map (CPU/RF/memory_28_4,'0','0',CPU/RF/memory_28_4_CLR,CPU/RF/memory_28_4_PRE);
CPU/RF/memory_28_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_28_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_28_5: FDCPE port map (CPU/RF/memory_28_5,'0','0',CPU/RF/memory_28_5_CLR,CPU/RF/memory_28_5_PRE);
CPU/RF/memory_28_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_28_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_28_6: FDCPE port map (CPU/RF/memory_28_6,'0','0',CPU/RF/memory_28_6_CLR,CPU/RF/memory_28_6_PRE);
CPU/RF/memory_28_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_28_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_28_7: FDCPE port map (CPU/RF/memory_28_7,'0','0',CPU/RF/memory_28_7_CLR,CPU/RF/memory_28_7_PRE);
CPU/RF/memory_28_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_28_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_28_8: FDCPE port map (CPU/RF/memory_28_8,'0','0',CPU/RF/memory_28_8_CLR,CPU/RF/memory_28_8_PRE);
CPU/RF/memory_28_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_28_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_28_9: FDCPE port map (CPU/RF/memory_28_9,'0','0',CPU/RF/memory_28_9_CLR,CPU/RF/memory_28_9_PRE);
CPU/RF/memory_28_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_28_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_29_0: FDCPE port map (CPU/RF/memory_29_0,'0','0',CPU/RF/memory_29_0_CLR,CPU/RF/memory_29_0_PRE);
CPU/RF/memory_29_0_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_29_0_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_29_1: FDCPE port map (CPU/RF/memory_29_1,'0','0',CPU/RF/memory_29_1_CLR,CPU/RF/memory_29_1_PRE);
CPU/RF/memory_29_1_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_29_1_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_29_10: FDCPE port map (CPU/RF/memory_29_10,'0','0',CPU/RF/memory_29_10_CLR,CPU/RF/memory_29_10_PRE);
CPU/RF/memory_29_10_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_29_10_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_29_11: FDCPE port map (CPU/RF/memory_29_11,'0','0',CPU/RF/memory_29_11_CLR,CPU/RF/memory_29_11_PRE);
CPU/RF/memory_29_11_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_29_11_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_29_12: FDCPE port map (CPU/RF/memory_29_12,'0','0',CPU/RF/memory_29_12_CLR,CPU/RF/memory_29_12_PRE);
CPU/RF/memory_29_12_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_29_12_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_29_13: FDCPE port map (CPU/RF/memory_29_13,'0','0',CPU/RF/memory_29_13_CLR,CPU/RF/memory_29_13_PRE);
CPU/RF/memory_29_13_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_29_13_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_29_14: FDCPE port map (CPU/RF/memory_29_14,'0','0',CPU/RF/memory_29_14_CLR,CPU/RF/memory_29_14_PRE);
CPU/RF/memory_29_14_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_29_14_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_29_15: FDCPE port map (CPU/RF/memory_29_15,'0','0',CPU/RF/memory_29_15_CLR,CPU/RF/memory_29_15_PRE);
CPU/RF/memory_29_15_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_29_15_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_29_16: FDCPE port map (CPU/RF/memory_29_16,'0','0',CPU/RF/memory_29_16_CLR,CPU/RF/memory_29_16_PRE);
CPU/RF/memory_29_16_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_29_16_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_29_17: FDCPE port map (CPU/RF/memory_29_17,'0','0',CPU/RF/memory_29_17_CLR,CPU/RF/memory_29_17_PRE);
CPU/RF/memory_29_17_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_29_17_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_29_18: FDCPE port map (CPU/RF/memory_29_18,'0','0',CPU/RF/memory_29_18_CLR,CPU/RF/memory_29_18_PRE);
CPU/RF/memory_29_18_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_29_18_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_29_19: FDCPE port map (CPU/RF/memory_29_19,'0','0',CPU/RF/memory_29_19_CLR,CPU/RF/memory_29_19_PRE);
CPU/RF/memory_29_19_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_29_19_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_29_2: FDCPE port map (CPU/RF/memory_29_2,'0','0',CPU/RF/memory_29_2_CLR,CPU/RF/memory_29_2_PRE);
CPU/RF/memory_29_2_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_29_2_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_29_20: FDCPE port map (CPU/RF/memory_29_20,'0','0',CPU/RF/memory_29_20_CLR,CPU/RF/memory_29_20_PRE);
CPU/RF/memory_29_20_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_29_20_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_29_21: FDCPE port map (CPU/RF/memory_29_21,'0','0',CPU/RF/memory_29_21_CLR,CPU/RF/memory_29_21_PRE);
CPU/RF/memory_29_21_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_29_21_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_29_22: FDCPE port map (CPU/RF/memory_29_22,'0','0',CPU/RF/memory_29_22_CLR,CPU/RF/memory_29_22_PRE);
CPU/RF/memory_29_22_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_29_22_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_29_23: FDCPE port map (CPU/RF/memory_29_23,'0','0',CPU/RF/memory_29_23_CLR,CPU/RF/memory_29_23_PRE);
CPU/RF/memory_29_23_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_29_23_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_29_24: FDCPE port map (CPU/RF/memory_29_24,'0','0',CPU/RF/memory_29_24_CLR,CPU/RF/memory_29_24_PRE);
CPU/RF/memory_29_24_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_29_24_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_29_25: FDCPE port map (CPU/RF/memory_29_25,'0','0',CPU/RF/memory_29_25_CLR,CPU/RF/memory_29_25_PRE);
CPU/RF/memory_29_25_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_29_25_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_29_26: FDCPE port map (CPU/RF/memory_29_26,'0','0',CPU/RF/memory_29_26_CLR,CPU/RF/memory_29_26_PRE);
CPU/RF/memory_29_26_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_29_26_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_29_27: FDCPE port map (CPU/RF/memory_29_27,'0','0',CPU/RF/memory_29_27_CLR,CPU/RF/memory_29_27_PRE);
CPU/RF/memory_29_27_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_29_27_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_29_28: FDCPE port map (CPU/RF/memory_29_28,'0','0',CPU/RF/memory_29_28_CLR,CPU/RF/memory_29_28_PRE);
CPU/RF/memory_29_28_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_29_28_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_29_29: FDCPE port map (CPU/RF/memory_29_29,'0','0',CPU/RF/memory_29_29_CLR,CPU/RF/memory_29_29_PRE);
CPU/RF/memory_29_29_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_29_29_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_29_3: FDCPE port map (CPU/RF/memory_29_3,'0','0',CPU/RF/memory_29_3_CLR,CPU/RF/memory_29_3_PRE);
CPU/RF/memory_29_3_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_29_3_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_29_30: FDCPE port map (CPU/RF/memory_29_30,'0','0',CPU/RF/memory_29_30_CLR,CPU/RF/memory_29_30_PRE);
CPU/RF/memory_29_30_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_29_30_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_29_31: FDCPE port map (CPU/RF/memory_29_31,'0','0',CPU/RF/memory_29_31_CLR,CPU/RF/memory_29_31_PRE);
CPU/RF/memory_29_31_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_29_31_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_29_4: FDCPE port map (CPU/RF/memory_29_4,'0','0',CPU/RF/memory_29_4_CLR,CPU/RF/memory_29_4_PRE);
CPU/RF/memory_29_4_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_29_4_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_29_5: FDCPE port map (CPU/RF/memory_29_5,'0','0',CPU/RF/memory_29_5_CLR,CPU/RF/memory_29_5_PRE);
CPU/RF/memory_29_5_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_29_5_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_29_6: FDCPE port map (CPU/RF/memory_29_6,'0','0',CPU/RF/memory_29_6_CLR,CPU/RF/memory_29_6_PRE);
CPU/RF/memory_29_6_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_29_6_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_29_7: FDCPE port map (CPU/RF/memory_29_7,'0','0',CPU/RF/memory_29_7_CLR,CPU/RF/memory_29_7_PRE);
CPU/RF/memory_29_7_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_29_7_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_29_8: FDCPE port map (CPU/RF/memory_29_8,'0','0',CPU/RF/memory_29_8_CLR,CPU/RF/memory_29_8_PRE);
CPU/RF/memory_29_8_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_29_8_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_29_9: FDCPE port map (CPU/RF/memory_29_9,'0','0',CPU/RF/memory_29_9_CLR,CPU/RF/memory_29_9_PRE);
CPU/RF/memory_29_9_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_29_9_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_2_0: FDCPE port map (CPU/RF/memory_2_0,'0','0',CPU/RF/memory_2_0_CLR,CPU/RF/memory_2_0_PRE);
CPU/RF/memory_2_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_2_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_2_1: FDCPE port map (CPU/RF/memory_2_1,'0','0',CPU/RF/memory_2_1_CLR,CPU/RF/memory_2_1_PRE);
CPU/RF/memory_2_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_2_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_2_10: FDCPE port map (CPU/RF/memory_2_10,'0','0',CPU/RF/memory_2_10_CLR,CPU/RF/memory_2_10_PRE);
CPU/RF/memory_2_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_2_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_2_11: FDCPE port map (CPU/RF/memory_2_11,'0','0',CPU/RF/memory_2_11_CLR,CPU/RF/memory_2_11_PRE);
CPU/RF/memory_2_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_2_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_2_12: FDCPE port map (CPU/RF/memory_2_12,'0','0',CPU/RF/memory_2_12_CLR,CPU/RF/memory_2_12_PRE);
CPU/RF/memory_2_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_2_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_2_13: FDCPE port map (CPU/RF/memory_2_13,'0','0',CPU/RF/memory_2_13_CLR,CPU/RF/memory_2_13_PRE);
CPU/RF/memory_2_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_2_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_2_14: FDCPE port map (CPU/RF/memory_2_14,'0','0',CPU/RF/memory_2_14_CLR,CPU/RF/memory_2_14_PRE);
CPU/RF/memory_2_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_2_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_2_15: FDCPE port map (CPU/RF/memory_2_15,'0','0',CPU/RF/memory_2_15_CLR,CPU/RF/memory_2_15_PRE);
CPU/RF/memory_2_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_2_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_2_16: FDCPE port map (CPU/RF/memory_2_16,'0','0',CPU/RF/memory_2_16_CLR,CPU/RF/memory_2_16_PRE);
CPU/RF/memory_2_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_2_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_2_17: FDCPE port map (CPU/RF/memory_2_17,'0','0',CPU/RF/memory_2_17_CLR,CPU/RF/memory_2_17_PRE);
CPU/RF/memory_2_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_2_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_2_18: FDCPE port map (CPU/RF/memory_2_18,'0','0',CPU/RF/memory_2_18_CLR,CPU/RF/memory_2_18_PRE);
CPU/RF/memory_2_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_2_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_2_19: FDCPE port map (CPU/RF/memory_2_19,'0','0',CPU/RF/memory_2_19_CLR,CPU/RF/memory_2_19_PRE);
CPU/RF/memory_2_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_2_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_2_2: FDCPE port map (CPU/RF/memory_2_2,'0','0',CPU/RF/memory_2_2_CLR,CPU/RF/memory_2_2_PRE);
CPU/RF/memory_2_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_2_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_2_20: FDCPE port map (CPU/RF/memory_2_20,'0','0',CPU/RF/memory_2_20_CLR,CPU/RF/memory_2_20_PRE);
CPU/RF/memory_2_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_2_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_2_21: FDCPE port map (CPU/RF/memory_2_21,'0','0',CPU/RF/memory_2_21_CLR,CPU/RF/memory_2_21_PRE);
CPU/RF/memory_2_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_2_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_2_22: FDCPE port map (CPU/RF/memory_2_22,'0','0',CPU/RF/memory_2_22_CLR,CPU/RF/memory_2_22_PRE);
CPU/RF/memory_2_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_2_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_2_23: FDCPE port map (CPU/RF/memory_2_23,'0','0',CPU/RF/memory_2_23_CLR,CPU/RF/memory_2_23_PRE);
CPU/RF/memory_2_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_2_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_2_24: FDCPE port map (CPU/RF/memory_2_24,'0','0',CPU/RF/memory_2_24_CLR,CPU/RF/memory_2_24_PRE);
CPU/RF/memory_2_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_2_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_2_25: FDCPE port map (CPU/RF/memory_2_25,'0','0',CPU/RF/memory_2_25_CLR,CPU/RF/memory_2_25_PRE);
CPU/RF/memory_2_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_2_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_2_26: FDCPE port map (CPU/RF/memory_2_26,'0','0',CPU/RF/memory_2_26_CLR,CPU/RF/memory_2_26_PRE);
CPU/RF/memory_2_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_2_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_2_27: FDCPE port map (CPU/RF/memory_2_27,'0','0',CPU/RF/memory_2_27_CLR,CPU/RF/memory_2_27_PRE);
CPU/RF/memory_2_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_2_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_2_28: FDCPE port map (CPU/RF/memory_2_28,'0','0',CPU/RF/memory_2_28_CLR,CPU/RF/memory_2_28_PRE);
CPU/RF/memory_2_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_2_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_2_29: FDCPE port map (CPU/RF/memory_2_29,'0','0',CPU/RF/memory_2_29_CLR,CPU/RF/memory_2_29_PRE);
CPU/RF/memory_2_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_2_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_2_3: FDCPE port map (CPU/RF/memory_2_3,'0','0',CPU/RF/memory_2_3_CLR,CPU/RF/memory_2_3_PRE);
CPU/RF/memory_2_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_2_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_2_30: FDCPE port map (CPU/RF/memory_2_30,'0','0',CPU/RF/memory_2_30_CLR,CPU/RF/memory_2_30_PRE);
CPU/RF/memory_2_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_2_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_2_31: FDCPE port map (CPU/RF/memory_2_31,'0','0',CPU/RF/memory_2_31_CLR,CPU/RF/memory_2_31_PRE);
CPU/RF/memory_2_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_2_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_2_4: FDCPE port map (CPU/RF/memory_2_4,'0','0',CPU/RF/memory_2_4_CLR,CPU/RF/memory_2_4_PRE);
CPU/RF/memory_2_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_2_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_2_5: FDCPE port map (CPU/RF/memory_2_5,'0','0',CPU/RF/memory_2_5_CLR,CPU/RF/memory_2_5_PRE);
CPU/RF/memory_2_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_2_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_2_6: FDCPE port map (CPU/RF/memory_2_6,'0','0',CPU/RF/memory_2_6_CLR,CPU/RF/memory_2_6_PRE);
CPU/RF/memory_2_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_2_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_2_7: FDCPE port map (CPU/RF/memory_2_7,'0','0',CPU/RF/memory_2_7_CLR,CPU/RF/memory_2_7_PRE);
CPU/RF/memory_2_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_2_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_2_8: FDCPE port map (CPU/RF/memory_2_8,'0','0',CPU/RF/memory_2_8_CLR,CPU/RF/memory_2_8_PRE);
CPU/RF/memory_2_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_2_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_2_9: FDCPE port map (CPU/RF/memory_2_9,'0','0',CPU/RF/memory_2_9_CLR,CPU/RF/memory_2_9_PRE);
CPU/RF/memory_2_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_2_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_30_0: FDCPE port map (CPU/RF/memory_30_0,'0','0',CPU/RF/memory_30_0_CLR,CPU/RF/memory_30_0_PRE);
CPU/RF/memory_30_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_30_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_30_1: FDCPE port map (CPU/RF/memory_30_1,'0','0',CPU/RF/memory_30_1_CLR,CPU/RF/memory_30_1_PRE);
CPU/RF/memory_30_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_30_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_30_10: FDCPE port map (CPU/RF/memory_30_10,'0','0',CPU/RF/memory_30_10_CLR,CPU/RF/memory_30_10_PRE);
CPU/RF/memory_30_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_30_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_30_11: FDCPE port map (CPU/RF/memory_30_11,'0','0',CPU/RF/memory_30_11_CLR,CPU/RF/memory_30_11_PRE);
CPU/RF/memory_30_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_30_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_30_12: FDCPE port map (CPU/RF/memory_30_12,'0','0',CPU/RF/memory_30_12_CLR,CPU/RF/memory_30_12_PRE);
CPU/RF/memory_30_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_30_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_30_13: FDCPE port map (CPU/RF/memory_30_13,'0','0',CPU/RF/memory_30_13_CLR,CPU/RF/memory_30_13_PRE);
CPU/RF/memory_30_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_30_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_30_14: FDCPE port map (CPU/RF/memory_30_14,'0','0',CPU/RF/memory_30_14_CLR,CPU/RF/memory_30_14_PRE);
CPU/RF/memory_30_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_30_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_30_15: FDCPE port map (CPU/RF/memory_30_15,'0','0',CPU/RF/memory_30_15_CLR,CPU/RF/memory_30_15_PRE);
CPU/RF/memory_30_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_30_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_30_16: FDCPE port map (CPU/RF/memory_30_16,'0','0',CPU/RF/memory_30_16_CLR,CPU/RF/memory_30_16_PRE);
CPU/RF/memory_30_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_30_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_30_17: FDCPE port map (CPU/RF/memory_30_17,'0','0',CPU/RF/memory_30_17_CLR,CPU/RF/memory_30_17_PRE);
CPU/RF/memory_30_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_30_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_30_18: FDCPE port map (CPU/RF/memory_30_18,'0','0',CPU/RF/memory_30_18_CLR,CPU/RF/memory_30_18_PRE);
CPU/RF/memory_30_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_30_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_30_19: FDCPE port map (CPU/RF/memory_30_19,'0','0',CPU/RF/memory_30_19_CLR,CPU/RF/memory_30_19_PRE);
CPU/RF/memory_30_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_30_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_30_2: FDCPE port map (CPU/RF/memory_30_2,'0','0',CPU/RF/memory_30_2_CLR,CPU/RF/memory_30_2_PRE);
CPU/RF/memory_30_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_30_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_30_20: FDCPE port map (CPU/RF/memory_30_20,'0','0',CPU/RF/memory_30_20_CLR,CPU/RF/memory_30_20_PRE);
CPU/RF/memory_30_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_30_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_30_21: FDCPE port map (CPU/RF/memory_30_21,'0','0',CPU/RF/memory_30_21_CLR,CPU/RF/memory_30_21_PRE);
CPU/RF/memory_30_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_30_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_30_22: FDCPE port map (CPU/RF/memory_30_22,'0','0',CPU/RF/memory_30_22_CLR,CPU/RF/memory_30_22_PRE);
CPU/RF/memory_30_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_30_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_30_23: FDCPE port map (CPU/RF/memory_30_23,'0','0',CPU/RF/memory_30_23_CLR,CPU/RF/memory_30_23_PRE);
CPU/RF/memory_30_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_30_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_30_24: FDCPE port map (CPU/RF/memory_30_24,'0','0',CPU/RF/memory_30_24_CLR,CPU/RF/memory_30_24_PRE);
CPU/RF/memory_30_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_30_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_30_25: FDCPE port map (CPU/RF/memory_30_25,'0','0',CPU/RF/memory_30_25_CLR,CPU/RF/memory_30_25_PRE);
CPU/RF/memory_30_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_30_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_30_26: FDCPE port map (CPU/RF/memory_30_26,'0','0',CPU/RF/memory_30_26_CLR,CPU/RF/memory_30_26_PRE);
CPU/RF/memory_30_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_30_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_30_27: FDCPE port map (CPU/RF/memory_30_27,'0','0',CPU/RF/memory_30_27_CLR,CPU/RF/memory_30_27_PRE);
CPU/RF/memory_30_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_30_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_30_28: FDCPE port map (CPU/RF/memory_30_28,'0','0',CPU/RF/memory_30_28_CLR,CPU/RF/memory_30_28_PRE);
CPU/RF/memory_30_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_30_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_30_29: FDCPE port map (CPU/RF/memory_30_29,'0','0',CPU/RF/memory_30_29_CLR,CPU/RF/memory_30_29_PRE);
CPU/RF/memory_30_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_30_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_30_3: FDCPE port map (CPU/RF/memory_30_3,'0','0',CPU/RF/memory_30_3_CLR,CPU/RF/memory_30_3_PRE);
CPU/RF/memory_30_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_30_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_30_30: FDCPE port map (CPU/RF/memory_30_30,'0','0',CPU/RF/memory_30_30_CLR,CPU/RF/memory_30_30_PRE);
CPU/RF/memory_30_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_30_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_30_31: FDCPE port map (CPU/RF/memory_30_31,'0','0',CPU/RF/memory_30_31_CLR,CPU/RF/memory_30_31_PRE);
CPU/RF/memory_30_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_30_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_30_4: FDCPE port map (CPU/RF/memory_30_4,'0','0',CPU/RF/memory_30_4_CLR,CPU/RF/memory_30_4_PRE);
CPU/RF/memory_30_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_30_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_30_5: FDCPE port map (CPU/RF/memory_30_5,'0','0',CPU/RF/memory_30_5_CLR,CPU/RF/memory_30_5_PRE);
CPU/RF/memory_30_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_30_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_30_6: FDCPE port map (CPU/RF/memory_30_6,'0','0',CPU/RF/memory_30_6_CLR,CPU/RF/memory_30_6_PRE);
CPU/RF/memory_30_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_30_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_30_7: FDCPE port map (CPU/RF/memory_30_7,'0','0',CPU/RF/memory_30_7_CLR,CPU/RF/memory_30_7_PRE);
CPU/RF/memory_30_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_30_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_30_8: FDCPE port map (CPU/RF/memory_30_8,'0','0',CPU/RF/memory_30_8_CLR,CPU/RF/memory_30_8_PRE);
CPU/RF/memory_30_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_30_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_30_9: FDCPE port map (CPU/RF/memory_30_9,'0','0',CPU/RF/memory_30_9_CLR,CPU/RF/memory_30_9_PRE);
CPU/RF/memory_30_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_30_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_31_0: FDCPE port map (CPU/RF/memory_31_0,'0','0',CPU/RF/memory_31_0_CLR,CPU/RF/memory_31_0_PRE);
CPU/RF/memory_31_0_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_31_0_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_31_1: FDCPE port map (CPU/RF/memory_31_1,'0','0',CPU/RF/memory_31_1_CLR,CPU/RF/memory_31_1_PRE);
CPU/RF/memory_31_1_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_31_1_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_31_10: FDCPE port map (CPU/RF/memory_31_10,'0','0',CPU/RF/memory_31_10_CLR,CPU/RF/memory_31_10_PRE);
CPU/RF/memory_31_10_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_31_10_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_31_11: FDCPE port map (CPU/RF/memory_31_11,'0','0',CPU/RF/memory_31_11_CLR,CPU/RF/memory_31_11_PRE);
CPU/RF/memory_31_11_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_31_11_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_31_12: FDCPE port map (CPU/RF/memory_31_12,'0','0',CPU/RF/memory_31_12_CLR,CPU/RF/memory_31_12_PRE);
CPU/RF/memory_31_12_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_31_12_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_31_13: FDCPE port map (CPU/RF/memory_31_13,'0','0',CPU/RF/memory_31_13_CLR,CPU/RF/memory_31_13_PRE);
CPU/RF/memory_31_13_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_31_13_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_31_14: FDCPE port map (CPU/RF/memory_31_14,'0','0',CPU/RF/memory_31_14_CLR,CPU/RF/memory_31_14_PRE);
CPU/RF/memory_31_14_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_31_14_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_31_15: FDCPE port map (CPU/RF/memory_31_15,'0','0',CPU/RF/memory_31_15_CLR,CPU/RF/memory_31_15_PRE);
CPU/RF/memory_31_15_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_31_15_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_31_16: FDCPE port map (CPU/RF/memory_31_16,'0','0',CPU/RF/memory_31_16_CLR,CPU/RF/memory_31_16_PRE);
CPU/RF/memory_31_16_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_31_16_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_31_17: FDCPE port map (CPU/RF/memory_31_17,'0','0',CPU/RF/memory_31_17_CLR,CPU/RF/memory_31_17_PRE);
CPU/RF/memory_31_17_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_31_17_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_31_18: FDCPE port map (CPU/RF/memory_31_18,'0','0',CPU/RF/memory_31_18_CLR,CPU/RF/memory_31_18_PRE);
CPU/RF/memory_31_18_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_31_18_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_31_19: FDCPE port map (CPU/RF/memory_31_19,'0','0',CPU/RF/memory_31_19_CLR,CPU/RF/memory_31_19_PRE);
CPU/RF/memory_31_19_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_31_19_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_31_2: FDCPE port map (CPU/RF/memory_31_2,'0','0',CPU/RF/memory_31_2_CLR,CPU/RF/memory_31_2_PRE);
CPU/RF/memory_31_2_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_31_2_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_31_20: FDCPE port map (CPU/RF/memory_31_20,'0','0',CPU/RF/memory_31_20_CLR,CPU/RF/memory_31_20_PRE);
CPU/RF/memory_31_20_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_31_20_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_31_21: FDCPE port map (CPU/RF/memory_31_21,'0','0',CPU/RF/memory_31_21_CLR,CPU/RF/memory_31_21_PRE);
CPU/RF/memory_31_21_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_31_21_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_31_22: FDCPE port map (CPU/RF/memory_31_22,'0','0',CPU/RF/memory_31_22_CLR,CPU/RF/memory_31_22_PRE);
CPU/RF/memory_31_22_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_31_22_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_31_23: FDCPE port map (CPU/RF/memory_31_23,'0','0',CPU/RF/memory_31_23_CLR,CPU/RF/memory_31_23_PRE);
CPU/RF/memory_31_23_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_31_23_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_31_24: FDCPE port map (CPU/RF/memory_31_24,'0','0',CPU/RF/memory_31_24_CLR,CPU/RF/memory_31_24_PRE);
CPU/RF/memory_31_24_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_31_24_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_31_25: FDCPE port map (CPU/RF/memory_31_25,'0','0',CPU/RF/memory_31_25_CLR,CPU/RF/memory_31_25_PRE);
CPU/RF/memory_31_25_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_31_25_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_31_26: FDCPE port map (CPU/RF/memory_31_26,'0','0',CPU/RF/memory_31_26_CLR,CPU/RF/memory_31_26_PRE);
CPU/RF/memory_31_26_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_31_26_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_31_27: FDCPE port map (CPU/RF/memory_31_27,'0','0',CPU/RF/memory_31_27_CLR,CPU/RF/memory_31_27_PRE);
CPU/RF/memory_31_27_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_31_27_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_31_28: FDCPE port map (CPU/RF/memory_31_28,'0','0',CPU/RF/memory_31_28_CLR,CPU/RF/memory_31_28_PRE);
CPU/RF/memory_31_28_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_31_28_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_31_29: FDCPE port map (CPU/RF/memory_31_29,'0','0',CPU/RF/memory_31_29_CLR,CPU/RF/memory_31_29_PRE);
CPU/RF/memory_31_29_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_31_29_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_31_3: FDCPE port map (CPU/RF/memory_31_3,'0','0',CPU/RF/memory_31_3_CLR,CPU/RF/memory_31_3_PRE);
CPU/RF/memory_31_3_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_31_3_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_31_30: FDCPE port map (CPU/RF/memory_31_30,'0','0',CPU/RF/memory_31_30_CLR,CPU/RF/memory_31_30_PRE);
CPU/RF/memory_31_30_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_31_30_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_31_31: FDCPE port map (CPU/RF/memory_31_31,'0','0',CPU/RF/memory_31_31_CLR,CPU/RF/memory_31_31_PRE);
CPU/RF/memory_31_31_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_31_31_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_31_4: FDCPE port map (CPU/RF/memory_31_4,'0','0',CPU/RF/memory_31_4_CLR,CPU/RF/memory_31_4_PRE);
CPU/RF/memory_31_4_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_31_4_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_31_5: FDCPE port map (CPU/RF/memory_31_5,'0','0',CPU/RF/memory_31_5_CLR,CPU/RF/memory_31_5_PRE);
CPU/RF/memory_31_5_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_31_5_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_31_6: FDCPE port map (CPU/RF/memory_31_6,'0','0',CPU/RF/memory_31_6_CLR,CPU/RF/memory_31_6_PRE);
CPU/RF/memory_31_6_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_31_6_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_31_7: FDCPE port map (CPU/RF/memory_31_7,'0','0',CPU/RF/memory_31_7_CLR,CPU/RF/memory_31_7_PRE);
CPU/RF/memory_31_7_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_31_7_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_31_8: FDCPE port map (CPU/RF/memory_31_8,'0','0',CPU/RF/memory_31_8_CLR,CPU/RF/memory_31_8_PRE);
CPU/RF/memory_31_8_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_31_8_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_31_9: FDCPE port map (CPU/RF/memory_31_9,'0','0',CPU/RF/memory_31_9_CLR,CPU/RF/memory_31_9_PRE);
CPU/RF/memory_31_9_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_31_9_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_3_0: FDCPE port map (CPU/RF/memory_3_0,'0','0',CPU/RF/memory_3_0_CLR,CPU/RF/memory_3_0_PRE);
CPU/RF/memory_3_0_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_3_0_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_3_1: FDCPE port map (CPU/RF/memory_3_1,'0','0',CPU/RF/memory_3_1_CLR,CPU/RF/memory_3_1_PRE);
CPU/RF/memory_3_1_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_3_1_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_3_10: FDCPE port map (CPU/RF/memory_3_10,'0','0',CPU/RF/memory_3_10_CLR,CPU/RF/memory_3_10_PRE);
CPU/RF/memory_3_10_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_3_10_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_3_11: FDCPE port map (CPU/RF/memory_3_11,'0','0',CPU/RF/memory_3_11_CLR,CPU/RF/memory_3_11_PRE);
CPU/RF/memory_3_11_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_3_11_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_3_12: FDCPE port map (CPU/RF/memory_3_12,'0','0',CPU/RF/memory_3_12_CLR,CPU/RF/memory_3_12_PRE);
CPU/RF/memory_3_12_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_3_12_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_3_13: FDCPE port map (CPU/RF/memory_3_13,'0','0',CPU/RF/memory_3_13_CLR,CPU/RF/memory_3_13_PRE);
CPU/RF/memory_3_13_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_3_13_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_3_14: FDCPE port map (CPU/RF/memory_3_14,'0','0',CPU/RF/memory_3_14_CLR,CPU/RF/memory_3_14_PRE);
CPU/RF/memory_3_14_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_3_14_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_3_15: FDCPE port map (CPU/RF/memory_3_15,'0','0',CPU/RF/memory_3_15_CLR,CPU/RF/memory_3_15_PRE);
CPU/RF/memory_3_15_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_3_15_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_3_16: FDCPE port map (CPU/RF/memory_3_16,'0','0',CPU/RF/memory_3_16_CLR,CPU/RF/memory_3_16_PRE);
CPU/RF/memory_3_16_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_3_16_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_3_17: FDCPE port map (CPU/RF/memory_3_17,'0','0',CPU/RF/memory_3_17_CLR,CPU/RF/memory_3_17_PRE);
CPU/RF/memory_3_17_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_3_17_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_3_18: FDCPE port map (CPU/RF/memory_3_18,'0','0',CPU/RF/memory_3_18_CLR,CPU/RF/memory_3_18_PRE);
CPU/RF/memory_3_18_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_3_18_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_3_19: FDCPE port map (CPU/RF/memory_3_19,'0','0',CPU/RF/memory_3_19_CLR,CPU/RF/memory_3_19_PRE);
CPU/RF/memory_3_19_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_3_19_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_3_2: FDCPE port map (CPU/RF/memory_3_2,'0','0',CPU/RF/memory_3_2_CLR,CPU/RF/memory_3_2_PRE);
CPU/RF/memory_3_2_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_3_2_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_3_20: FDCPE port map (CPU/RF/memory_3_20,'0','0',CPU/RF/memory_3_20_CLR,CPU/RF/memory_3_20_PRE);
CPU/RF/memory_3_20_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_3_20_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_3_21: FDCPE port map (CPU/RF/memory_3_21,'0','0',CPU/RF/memory_3_21_CLR,CPU/RF/memory_3_21_PRE);
CPU/RF/memory_3_21_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_3_21_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_3_22: FDCPE port map (CPU/RF/memory_3_22,'0','0',CPU/RF/memory_3_22_CLR,CPU/RF/memory_3_22_PRE);
CPU/RF/memory_3_22_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_3_22_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_3_23: FDCPE port map (CPU/RF/memory_3_23,'0','0',CPU/RF/memory_3_23_CLR,CPU/RF/memory_3_23_PRE);
CPU/RF/memory_3_23_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_3_23_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_3_24: FDCPE port map (CPU/RF/memory_3_24,'0','0',CPU/RF/memory_3_24_CLR,CPU/RF/memory_3_24_PRE);
CPU/RF/memory_3_24_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_3_24_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_3_25: FDCPE port map (CPU/RF/memory_3_25,'0','0',CPU/RF/memory_3_25_CLR,CPU/RF/memory_3_25_PRE);
CPU/RF/memory_3_25_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_3_25_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_3_26: FDCPE port map (CPU/RF/memory_3_26,'0','0',CPU/RF/memory_3_26_CLR,CPU/RF/memory_3_26_PRE);
CPU/RF/memory_3_26_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_3_26_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_3_27: FDCPE port map (CPU/RF/memory_3_27,'0','0',CPU/RF/memory_3_27_CLR,CPU/RF/memory_3_27_PRE);
CPU/RF/memory_3_27_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_3_27_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_3_28: FDCPE port map (CPU/RF/memory_3_28,'0','0',CPU/RF/memory_3_28_CLR,CPU/RF/memory_3_28_PRE);
CPU/RF/memory_3_28_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_3_28_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_3_29: FDCPE port map (CPU/RF/memory_3_29,'0','0',CPU/RF/memory_3_29_CLR,CPU/RF/memory_3_29_PRE);
CPU/RF/memory_3_29_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_3_29_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_3_3: FDCPE port map (CPU/RF/memory_3_3,'0','0',CPU/RF/memory_3_3_CLR,CPU/RF/memory_3_3_PRE);
CPU/RF/memory_3_3_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_3_3_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_3_30: FDCPE port map (CPU/RF/memory_3_30,'0','0',CPU/RF/memory_3_30_CLR,CPU/RF/memory_3_30_PRE);
CPU/RF/memory_3_30_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_3_30_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_3_31: FDCPE port map (CPU/RF/memory_3_31,'0','0',CPU/RF/memory_3_31_CLR,CPU/RF/memory_3_31_PRE);
CPU/RF/memory_3_31_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_3_31_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_3_4: FDCPE port map (CPU/RF/memory_3_4,'0','0',CPU/RF/memory_3_4_CLR,CPU/RF/memory_3_4_PRE);
CPU/RF/memory_3_4_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_3_4_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_3_5: FDCPE port map (CPU/RF/memory_3_5,'0','0',CPU/RF/memory_3_5_CLR,CPU/RF/memory_3_5_PRE);
CPU/RF/memory_3_5_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_3_5_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_3_6: FDCPE port map (CPU/RF/memory_3_6,'0','0',CPU/RF/memory_3_6_CLR,CPU/RF/memory_3_6_PRE);
CPU/RF/memory_3_6_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_3_6_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_3_7: FDCPE port map (CPU/RF/memory_3_7,'0','0',CPU/RF/memory_3_7_CLR,CPU/RF/memory_3_7_PRE);
CPU/RF/memory_3_7_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_3_7_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_3_8: FDCPE port map (CPU/RF/memory_3_8,'0','0',CPU/RF/memory_3_8_CLR,CPU/RF/memory_3_8_PRE);
CPU/RF/memory_3_8_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_3_8_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_3_9: FDCPE port map (CPU/RF/memory_3_9,'0','0',CPU/RF/memory_3_9_CLR,CPU/RF/memory_3_9_PRE);
CPU/RF/memory_3_9_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_3_9_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_4_0: FDCPE port map (CPU/RF/memory_4_0,'0','0',CPU/RF/memory_4_0_CLR,CPU/RF/memory_4_0_PRE);
CPU/RF/memory_4_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_4_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_4_1: FDCPE port map (CPU/RF/memory_4_1,'0','0',CPU/RF/memory_4_1_CLR,CPU/RF/memory_4_1_PRE);
CPU/RF/memory_4_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_4_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_4_10: FDCPE port map (CPU/RF/memory_4_10,'0','0',CPU/RF/memory_4_10_CLR,CPU/RF/memory_4_10_PRE);
CPU/RF/memory_4_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_4_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_4_11: FDCPE port map (CPU/RF/memory_4_11,'0','0',CPU/RF/memory_4_11_CLR,CPU/RF/memory_4_11_PRE);
CPU/RF/memory_4_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_4_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_4_12: FDCPE port map (CPU/RF/memory_4_12,'0','0',CPU/RF/memory_4_12_CLR,CPU/RF/memory_4_12_PRE);
CPU/RF/memory_4_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_4_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_4_13: FDCPE port map (CPU/RF/memory_4_13,'0','0',CPU/RF/memory_4_13_CLR,CPU/RF/memory_4_13_PRE);
CPU/RF/memory_4_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_4_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_4_14: FDCPE port map (CPU/RF/memory_4_14,'0','0',CPU/RF/memory_4_14_CLR,CPU/RF/memory_4_14_PRE);
CPU/RF/memory_4_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_4_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_4_15: FDCPE port map (CPU/RF/memory_4_15,'0','0',CPU/RF/memory_4_15_CLR,CPU/RF/memory_4_15_PRE);
CPU/RF/memory_4_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_4_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_4_16: FDCPE port map (CPU/RF/memory_4_16,'0','0',CPU/RF/memory_4_16_CLR,CPU/RF/memory_4_16_PRE);
CPU/RF/memory_4_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_4_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_4_17: FDCPE port map (CPU/RF/memory_4_17,'0','0',CPU/RF/memory_4_17_CLR,CPU/RF/memory_4_17_PRE);
CPU/RF/memory_4_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_4_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_4_18: FDCPE port map (CPU/RF/memory_4_18,'0','0',CPU/RF/memory_4_18_CLR,CPU/RF/memory_4_18_PRE);
CPU/RF/memory_4_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_4_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_4_19: FDCPE port map (CPU/RF/memory_4_19,'0','0',CPU/RF/memory_4_19_CLR,CPU/RF/memory_4_19_PRE);
CPU/RF/memory_4_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_4_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_4_2: FDCPE port map (CPU/RF/memory_4_2,'0','0',CPU/RF/memory_4_2_CLR,CPU/RF/memory_4_2_PRE);
CPU/RF/memory_4_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_4_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_4_20: FDCPE port map (CPU/RF/memory_4_20,'0','0',CPU/RF/memory_4_20_CLR,CPU/RF/memory_4_20_PRE);
CPU/RF/memory_4_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_4_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_4_21: FDCPE port map (CPU/RF/memory_4_21,'0','0',CPU/RF/memory_4_21_CLR,CPU/RF/memory_4_21_PRE);
CPU/RF/memory_4_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_4_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_4_22: FDCPE port map (CPU/RF/memory_4_22,'0','0',CPU/RF/memory_4_22_CLR,CPU/RF/memory_4_22_PRE);
CPU/RF/memory_4_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_4_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_4_23: FDCPE port map (CPU/RF/memory_4_23,'0','0',CPU/RF/memory_4_23_CLR,CPU/RF/memory_4_23_PRE);
CPU/RF/memory_4_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_4_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_4_24: FDCPE port map (CPU/RF/memory_4_24,'0','0',CPU/RF/memory_4_24_CLR,CPU/RF/memory_4_24_PRE);
CPU/RF/memory_4_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_4_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_4_25: FDCPE port map (CPU/RF/memory_4_25,'0','0',CPU/RF/memory_4_25_CLR,CPU/RF/memory_4_25_PRE);
CPU/RF/memory_4_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_4_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_4_26: FDCPE port map (CPU/RF/memory_4_26,'0','0',CPU/RF/memory_4_26_CLR,CPU/RF/memory_4_26_PRE);
CPU/RF/memory_4_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_4_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_4_27: FDCPE port map (CPU/RF/memory_4_27,'0','0',CPU/RF/memory_4_27_CLR,CPU/RF/memory_4_27_PRE);
CPU/RF/memory_4_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_4_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_4_28: FDCPE port map (CPU/RF/memory_4_28,'0','0',CPU/RF/memory_4_28_CLR,CPU/RF/memory_4_28_PRE);
CPU/RF/memory_4_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_4_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_4_29: FDCPE port map (CPU/RF/memory_4_29,'0','0',CPU/RF/memory_4_29_CLR,CPU/RF/memory_4_29_PRE);
CPU/RF/memory_4_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_4_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_4_3: FDCPE port map (CPU/RF/memory_4_3,'0','0',CPU/RF/memory_4_3_CLR,CPU/RF/memory_4_3_PRE);
CPU/RF/memory_4_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_4_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_4_30: FDCPE port map (CPU/RF/memory_4_30,'0','0',CPU/RF/memory_4_30_CLR,CPU/RF/memory_4_30_PRE);
CPU/RF/memory_4_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_4_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_4_31: FDCPE port map (CPU/RF/memory_4_31,'0','0',CPU/RF/memory_4_31_CLR,CPU/RF/memory_4_31_PRE);
CPU/RF/memory_4_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_4_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_4_4: FDCPE port map (CPU/RF/memory_4_4,'0','0',CPU/RF/memory_4_4_CLR,CPU/RF/memory_4_4_PRE);
CPU/RF/memory_4_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_4_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_4_5: FDCPE port map (CPU/RF/memory_4_5,'0','0',CPU/RF/memory_4_5_CLR,CPU/RF/memory_4_5_PRE);
CPU/RF/memory_4_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_4_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_4_6: FDCPE port map (CPU/RF/memory_4_6,'0','0',CPU/RF/memory_4_6_CLR,CPU/RF/memory_4_6_PRE);
CPU/RF/memory_4_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_4_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_4_7: FDCPE port map (CPU/RF/memory_4_7,'0','0',CPU/RF/memory_4_7_CLR,CPU/RF/memory_4_7_PRE);
CPU/RF/memory_4_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_4_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_4_8: FDCPE port map (CPU/RF/memory_4_8,'0','0',CPU/RF/memory_4_8_CLR,CPU/RF/memory_4_8_PRE);
CPU/RF/memory_4_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_4_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_4_9: FDCPE port map (CPU/RF/memory_4_9,'0','0',CPU/RF/memory_4_9_CLR,CPU/RF/memory_4_9_PRE);
CPU/RF/memory_4_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_4_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_5_0: FDCPE port map (CPU/RF/memory_5_0,'0','0',CPU/RF/memory_5_0_CLR,CPU/RF/memory_5_0_PRE);
CPU/RF/memory_5_0_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_5_0_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_5_1: FDCPE port map (CPU/RF/memory_5_1,'0','0',CPU/RF/memory_5_1_CLR,CPU/RF/memory_5_1_PRE);
CPU/RF/memory_5_1_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_5_1_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_5_10: FDCPE port map (CPU/RF/memory_5_10,'0','0',CPU/RF/memory_5_10_CLR,CPU/RF/memory_5_10_PRE);
CPU/RF/memory_5_10_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_5_10_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_5_11: FDCPE port map (CPU/RF/memory_5_11,'0','0',CPU/RF/memory_5_11_CLR,CPU/RF/memory_5_11_PRE);
CPU/RF/memory_5_11_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_5_11_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_5_12: FDCPE port map (CPU/RF/memory_5_12,'0','0',CPU/RF/memory_5_12_CLR,CPU/RF/memory_5_12_PRE);
CPU/RF/memory_5_12_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_5_12_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_5_13: FDCPE port map (CPU/RF/memory_5_13,'0','0',CPU/RF/memory_5_13_CLR,CPU/RF/memory_5_13_PRE);
CPU/RF/memory_5_13_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_5_13_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_5_14: FDCPE port map (CPU/RF/memory_5_14,'0','0',CPU/RF/memory_5_14_CLR,CPU/RF/memory_5_14_PRE);
CPU/RF/memory_5_14_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_5_14_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_5_15: FDCPE port map (CPU/RF/memory_5_15,'0','0',CPU/RF/memory_5_15_CLR,CPU/RF/memory_5_15_PRE);
CPU/RF/memory_5_15_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_5_15_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_5_16: FDCPE port map (CPU/RF/memory_5_16,'0','0',CPU/RF/memory_5_16_CLR,CPU/RF/memory_5_16_PRE);
CPU/RF/memory_5_16_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_5_16_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_5_17: FDCPE port map (CPU/RF/memory_5_17,'0','0',CPU/RF/memory_5_17_CLR,CPU/RF/memory_5_17_PRE);
CPU/RF/memory_5_17_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_5_17_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_5_18: FDCPE port map (CPU/RF/memory_5_18,'0','0',CPU/RF/memory_5_18_CLR,CPU/RF/memory_5_18_PRE);
CPU/RF/memory_5_18_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_5_18_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_5_19: FDCPE port map (CPU/RF/memory_5_19,'0','0',CPU/RF/memory_5_19_CLR,CPU/RF/memory_5_19_PRE);
CPU/RF/memory_5_19_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_5_19_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_5_2: FDCPE port map (CPU/RF/memory_5_2,'0','0',CPU/RF/memory_5_2_CLR,CPU/RF/memory_5_2_PRE);
CPU/RF/memory_5_2_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_5_2_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_5_20: FDCPE port map (CPU/RF/memory_5_20,'0','0',CPU/RF/memory_5_20_CLR,CPU/RF/memory_5_20_PRE);
CPU/RF/memory_5_20_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_5_20_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_5_21: FDCPE port map (CPU/RF/memory_5_21,'0','0',CPU/RF/memory_5_21_CLR,CPU/RF/memory_5_21_PRE);
CPU/RF/memory_5_21_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_5_21_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_5_22: FDCPE port map (CPU/RF/memory_5_22,'0','0',CPU/RF/memory_5_22_CLR,CPU/RF/memory_5_22_PRE);
CPU/RF/memory_5_22_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_5_22_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_5_23: FDCPE port map (CPU/RF/memory_5_23,'0','0',CPU/RF/memory_5_23_CLR,CPU/RF/memory_5_23_PRE);
CPU/RF/memory_5_23_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_5_23_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_5_24: FDCPE port map (CPU/RF/memory_5_24,'0','0',CPU/RF/memory_5_24_CLR,CPU/RF/memory_5_24_PRE);
CPU/RF/memory_5_24_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_5_24_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_5_25: FDCPE port map (CPU/RF/memory_5_25,'0','0',CPU/RF/memory_5_25_CLR,CPU/RF/memory_5_25_PRE);
CPU/RF/memory_5_25_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_5_25_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_5_26: FDCPE port map (CPU/RF/memory_5_26,'0','0',CPU/RF/memory_5_26_CLR,CPU/RF/memory_5_26_PRE);
CPU/RF/memory_5_26_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_5_26_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_5_27: FDCPE port map (CPU/RF/memory_5_27,'0','0',CPU/RF/memory_5_27_CLR,CPU/RF/memory_5_27_PRE);
CPU/RF/memory_5_27_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_5_27_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_5_28: FDCPE port map (CPU/RF/memory_5_28,'0','0',CPU/RF/memory_5_28_CLR,CPU/RF/memory_5_28_PRE);
CPU/RF/memory_5_28_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_5_28_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_5_29: FDCPE port map (CPU/RF/memory_5_29,'0','0',CPU/RF/memory_5_29_CLR,CPU/RF/memory_5_29_PRE);
CPU/RF/memory_5_29_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_5_29_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_5_3: FDCPE port map (CPU/RF/memory_5_3,'0','0',CPU/RF/memory_5_3_CLR,CPU/RF/memory_5_3_PRE);
CPU/RF/memory_5_3_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_5_3_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_5_30: FDCPE port map (CPU/RF/memory_5_30,'0','0',CPU/RF/memory_5_30_CLR,CPU/RF/memory_5_30_PRE);
CPU/RF/memory_5_30_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_5_30_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_5_31: FDCPE port map (CPU/RF/memory_5_31,'0','0',CPU/RF/memory_5_31_CLR,CPU/RF/memory_5_31_PRE);
CPU/RF/memory_5_31_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_5_31_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_5_4: FDCPE port map (CPU/RF/memory_5_4,'0','0',CPU/RF/memory_5_4_CLR,CPU/RF/memory_5_4_PRE);
CPU/RF/memory_5_4_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_5_4_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_5_5: FDCPE port map (CPU/RF/memory_5_5,'0','0',CPU/RF/memory_5_5_CLR,CPU/RF/memory_5_5_PRE);
CPU/RF/memory_5_5_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_5_5_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_5_6: FDCPE port map (CPU/RF/memory_5_6,'0','0',CPU/RF/memory_5_6_CLR,CPU/RF/memory_5_6_PRE);
CPU/RF/memory_5_6_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_5_6_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_5_7: FDCPE port map (CPU/RF/memory_5_7,'0','0',CPU/RF/memory_5_7_CLR,CPU/RF/memory_5_7_PRE);
CPU/RF/memory_5_7_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_5_7_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_5_8: FDCPE port map (CPU/RF/memory_5_8,'0','0',CPU/RF/memory_5_8_CLR,CPU/RF/memory_5_8_PRE);
CPU/RF/memory_5_8_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_5_8_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_5_9: FDCPE port map (CPU/RF/memory_5_9,'0','0',CPU/RF/memory_5_9_CLR,CPU/RF/memory_5_9_PRE);
CPU/RF/memory_5_9_CLR <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_5_9_PRE <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_6_0: FDCPE port map (CPU/RF/memory_6_0,'0','0',CPU/RF/memory_6_0_CLR,CPU/RF/memory_6_0_PRE);
CPU/RF/memory_6_0_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_6_0_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_6_1: FDCPE port map (CPU/RF/memory_6_1,'0','0',CPU/RF/memory_6_1_CLR,CPU/RF/memory_6_1_PRE);
CPU/RF/memory_6_1_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_6_1_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_6_10: FDCPE port map (CPU/RF/memory_6_10,'0','0',CPU/RF/memory_6_10_CLR,CPU/RF/memory_6_10_PRE);
CPU/RF/memory_6_10_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_6_10_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_6_11: FDCPE port map (CPU/RF/memory_6_11,'0','0',CPU/RF/memory_6_11_CLR,CPU/RF/memory_6_11_PRE);
CPU/RF/memory_6_11_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_6_11_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_6_12: FDCPE port map (CPU/RF/memory_6_12,'0','0',CPU/RF/memory_6_12_CLR,CPU/RF/memory_6_12_PRE);
CPU/RF/memory_6_12_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_6_12_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_6_13: FDCPE port map (CPU/RF/memory_6_13,'0','0',CPU/RF/memory_6_13_CLR,CPU/RF/memory_6_13_PRE);
CPU/RF/memory_6_13_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_6_13_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_6_14: FDCPE port map (CPU/RF/memory_6_14,'0','0',CPU/RF/memory_6_14_CLR,CPU/RF/memory_6_14_PRE);
CPU/RF/memory_6_14_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_6_14_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_6_15: FDCPE port map (CPU/RF/memory_6_15,'0','0',CPU/RF/memory_6_15_CLR,CPU/RF/memory_6_15_PRE);
CPU/RF/memory_6_15_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_6_15_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_6_16: FDCPE port map (CPU/RF/memory_6_16,'0','0',CPU/RF/memory_6_16_CLR,CPU/RF/memory_6_16_PRE);
CPU/RF/memory_6_16_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_6_16_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_6_17: FDCPE port map (CPU/RF/memory_6_17,'0','0',CPU/RF/memory_6_17_CLR,CPU/RF/memory_6_17_PRE);
CPU/RF/memory_6_17_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_6_17_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_6_18: FDCPE port map (CPU/RF/memory_6_18,'0','0',CPU/RF/memory_6_18_CLR,CPU/RF/memory_6_18_PRE);
CPU/RF/memory_6_18_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_6_18_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_6_19: FDCPE port map (CPU/RF/memory_6_19,'0','0',CPU/RF/memory_6_19_CLR,CPU/RF/memory_6_19_PRE);
CPU/RF/memory_6_19_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_6_19_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_6_2: FDCPE port map (CPU/RF/memory_6_2,'0','0',CPU/RF/memory_6_2_CLR,CPU/RF/memory_6_2_PRE);
CPU/RF/memory_6_2_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_6_2_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_6_20: FDCPE port map (CPU/RF/memory_6_20,'0','0',CPU/RF/memory_6_20_CLR,CPU/RF/memory_6_20_PRE);
CPU/RF/memory_6_20_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_6_20_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_6_21: FDCPE port map (CPU/RF/memory_6_21,'0','0',CPU/RF/memory_6_21_CLR,CPU/RF/memory_6_21_PRE);
CPU/RF/memory_6_21_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_6_21_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_6_22: FDCPE port map (CPU/RF/memory_6_22,'0','0',CPU/RF/memory_6_22_CLR,CPU/RF/memory_6_22_PRE);
CPU/RF/memory_6_22_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_6_22_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_6_23: FDCPE port map (CPU/RF/memory_6_23,'0','0',CPU/RF/memory_6_23_CLR,CPU/RF/memory_6_23_PRE);
CPU/RF/memory_6_23_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_6_23_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_6_24: FDCPE port map (CPU/RF/memory_6_24,'0','0',CPU/RF/memory_6_24_CLR,CPU/RF/memory_6_24_PRE);
CPU/RF/memory_6_24_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_6_24_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_6_25: FDCPE port map (CPU/RF/memory_6_25,'0','0',CPU/RF/memory_6_25_CLR,CPU/RF/memory_6_25_PRE);
CPU/RF/memory_6_25_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_6_25_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_6_26: FDCPE port map (CPU/RF/memory_6_26,'0','0',CPU/RF/memory_6_26_CLR,CPU/RF/memory_6_26_PRE);
CPU/RF/memory_6_26_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_6_26_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_6_27: FDCPE port map (CPU/RF/memory_6_27,'0','0',CPU/RF/memory_6_27_CLR,CPU/RF/memory_6_27_PRE);
CPU/RF/memory_6_27_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_6_27_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_6_28: FDCPE port map (CPU/RF/memory_6_28,'0','0',CPU/RF/memory_6_28_CLR,CPU/RF/memory_6_28_PRE);
CPU/RF/memory_6_28_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_6_28_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_6_29: FDCPE port map (CPU/RF/memory_6_29,'0','0',CPU/RF/memory_6_29_CLR,CPU/RF/memory_6_29_PRE);
CPU/RF/memory_6_29_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_6_29_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_6_3: FDCPE port map (CPU/RF/memory_6_3,'0','0',CPU/RF/memory_6_3_CLR,CPU/RF/memory_6_3_PRE);
CPU/RF/memory_6_3_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_6_3_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_6_30: FDCPE port map (CPU/RF/memory_6_30,'0','0',CPU/RF/memory_6_30_CLR,CPU/RF/memory_6_30_PRE);
CPU/RF/memory_6_30_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_6_30_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_6_31: FDCPE port map (CPU/RF/memory_6_31,'0','0',CPU/RF/memory_6_31_CLR,CPU/RF/memory_6_31_PRE);
CPU/RF/memory_6_31_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_6_31_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_6_4: FDCPE port map (CPU/RF/memory_6_4,'0','0',CPU/RF/memory_6_4_CLR,CPU/RF/memory_6_4_PRE);
CPU/RF/memory_6_4_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_6_4_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_6_5: FDCPE port map (CPU/RF/memory_6_5,'0','0',CPU/RF/memory_6_5_CLR,CPU/RF/memory_6_5_PRE);
CPU/RF/memory_6_5_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_6_5_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_6_6: FDCPE port map (CPU/RF/memory_6_6,'0','0',CPU/RF/memory_6_6_CLR,CPU/RF/memory_6_6_PRE);
CPU/RF/memory_6_6_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_6_6_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_6_7: FDCPE port map (CPU/RF/memory_6_7,'0','0',CPU/RF/memory_6_7_CLR,CPU/RF/memory_6_7_PRE);
CPU/RF/memory_6_7_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_6_7_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_6_8: FDCPE port map (CPU/RF/memory_6_8,'0','0',CPU/RF/memory_6_8_CLR,CPU/RF/memory_6_8_PRE);
CPU/RF/memory_6_8_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_6_8_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_6_9: FDCPE port map (CPU/RF/memory_6_9,'0','0',CPU/RF/memory_6_9_CLR,CPU/RF/memory_6_9_PRE);
CPU/RF/memory_6_9_CLR <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_6_9_PRE <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_CPU/RF/memory_7_0: FDCPE port map (CPU/RF/memory_7_0,'0','0',CPU/RF/memory_7_0_CLR,CPU/RF/memory_7_0_PRE);
CPU/RF/memory_7_0_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
CPU/RF/memory_7_0_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_CPU/RF/memory_7_1: FDCPE port map (CPU/RF/memory_7_1,'0','0',CPU/RF/memory_7_1_CLR,CPU/RF/memory_7_1_PRE);
CPU/RF/memory_7_1_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
CPU/RF/memory_7_1_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_CPU/RF/memory_7_10: FDCPE port map (CPU/RF/memory_7_10,'0','0',CPU/RF/memory_7_10_CLR,CPU/RF/memory_7_10_PRE);
CPU/RF/memory_7_10_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
CPU/RF/memory_7_10_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_CPU/RF/memory_7_11: FDCPE port map (CPU/RF/memory_7_11,'0','0',CPU/RF/memory_7_11_CLR,CPU/RF/memory_7_11_PRE);
CPU/RF/memory_7_11_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
CPU/RF/memory_7_11_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_CPU/RF/memory_7_12: FDCPE port map (CPU/RF/memory_7_12,'0','0',CPU/RF/memory_7_12_CLR,CPU/RF/memory_7_12_PRE);
CPU/RF/memory_7_12_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
CPU/RF/memory_7_12_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_CPU/RF/memory_7_13: FDCPE port map (CPU/RF/memory_7_13,'0','0',CPU/RF/memory_7_13_CLR,CPU/RF/memory_7_13_PRE);
CPU/RF/memory_7_13_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
CPU/RF/memory_7_13_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_CPU/RF/memory_7_14: FDCPE port map (CPU/RF/memory_7_14,'0','0',CPU/RF/memory_7_14_CLR,CPU/RF/memory_7_14_PRE);
CPU/RF/memory_7_14_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
CPU/RF/memory_7_14_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_CPU/RF/memory_7_15: FDCPE port map (CPU/RF/memory_7_15,'0','0',CPU/RF/memory_7_15_CLR,CPU/RF/memory_7_15_PRE);
CPU/RF/memory_7_15_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
CPU/RF/memory_7_15_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_CPU/RF/memory_7_16: FDCPE port map (CPU/RF/memory_7_16,'0','0',CPU/RF/memory_7_16_CLR,CPU/RF/memory_7_16_PRE);
CPU/RF/memory_7_16_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/RF/memory_7_16_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/RF/memory_7_17: FDCPE port map (CPU/RF/memory_7_17,'0','0',CPU/RF/memory_7_17_CLR,CPU/RF/memory_7_17_PRE);
CPU/RF/memory_7_17_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/RF/memory_7_17_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/RF/memory_7_18: FDCPE port map (CPU/RF/memory_7_18,'0','0',CPU/RF/memory_7_18_CLR,CPU/RF/memory_7_18_PRE);
CPU/RF/memory_7_18_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/RF/memory_7_18_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/RF/memory_7_19: FDCPE port map (CPU/RF/memory_7_19,'0','0',CPU/RF/memory_7_19_CLR,CPU/RF/memory_7_19_PRE);
CPU/RF/memory_7_19_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/RF/memory_7_19_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/RF/memory_7_2: FDCPE port map (CPU/RF/memory_7_2,'0','0',CPU/RF/memory_7_2_CLR,CPU/RF/memory_7_2_PRE);
CPU/RF/memory_7_2_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
CPU/RF/memory_7_2_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_CPU/RF/memory_7_20: FDCPE port map (CPU/RF/memory_7_20,'0','0',CPU/RF/memory_7_20_CLR,CPU/RF/memory_7_20_PRE);
CPU/RF/memory_7_20_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/RF/memory_7_20_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/RF/memory_7_21: FDCPE port map (CPU/RF/memory_7_21,'0','0',CPU/RF/memory_7_21_CLR,CPU/RF/memory_7_21_PRE);
CPU/RF/memory_7_21_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/RF/memory_7_21_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/RF/memory_7_22: FDCPE port map (CPU/RF/memory_7_22,'0','0',CPU/RF/memory_7_22_CLR,CPU/RF/memory_7_22_PRE);
CPU/RF/memory_7_22_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/RF/memory_7_22_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/RF/memory_7_23: FDCPE port map (CPU/RF/memory_7_23,'0','0',CPU/RF/memory_7_23_CLR,CPU/RF/memory_7_23_PRE);
CPU/RF/memory_7_23_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/RF/memory_7_23_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/RF/memory_7_24: FDCPE port map (CPU/RF/memory_7_24,'0','0',CPU/RF/memory_7_24_CLR,CPU/RF/memory_7_24_PRE);
CPU/RF/memory_7_24_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/RF/memory_7_24_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/RF/memory_7_25: FDCPE port map (CPU/RF/memory_7_25,'0','0',CPU/RF/memory_7_25_CLR,CPU/RF/memory_7_25_PRE);
CPU/RF/memory_7_25_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/RF/memory_7_25_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/RF/memory_7_26: FDCPE port map (CPU/RF/memory_7_26,'0','0',CPU/RF/memory_7_26_CLR,CPU/RF/memory_7_26_PRE);
CPU/RF/memory_7_26_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/RF/memory_7_26_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/RF/memory_7_27: FDCPE port map (CPU/RF/memory_7_27,'0','0',CPU/RF/memory_7_27_CLR,CPU/RF/memory_7_27_PRE);
CPU/RF/memory_7_27_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/RF/memory_7_27_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/RF/memory_7_28: FDCPE port map (CPU/RF/memory_7_28,'0','0',CPU/RF/memory_7_28_CLR,CPU/RF/memory_7_28_PRE);
CPU/RF/memory_7_28_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/RF/memory_7_28_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/RF/memory_7_29: FDCPE port map (CPU/RF/memory_7_29,'0','0',CPU/RF/memory_7_29_CLR,CPU/RF/memory_7_29_PRE);
CPU/RF/memory_7_29_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/RF/memory_7_29_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/RF/memory_7_3: FDCPE port map (CPU/RF/memory_7_3,'0','0',CPU/RF/memory_7_3_CLR,CPU/RF/memory_7_3_PRE);
CPU/RF/memory_7_3_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
CPU/RF/memory_7_3_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_CPU/RF/memory_7_30: FDCPE port map (CPU/RF/memory_7_30,'0','0',CPU/RF/memory_7_30_CLR,CPU/RF/memory_7_30_PRE);
CPU/RF/memory_7_30_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/RF/memory_7_30_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/RF/memory_7_31: FDCPE port map (CPU/RF/memory_7_31,'0','0',CPU/RF/memory_7_31_CLR,CPU/RF/memory_7_31_PRE);
CPU/RF/memory_7_31_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/RF/memory_7_31_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/RF/memory_7_4: FDCPE port map (CPU/RF/memory_7_4,'0','0',CPU/RF/memory_7_4_CLR,CPU/RF/memory_7_4_PRE);
CPU/RF/memory_7_4_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
CPU/RF/memory_7_4_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_CPU/RF/memory_7_5: FDCPE port map (CPU/RF/memory_7_5,'0','0',CPU/RF/memory_7_5_CLR,CPU/RF/memory_7_5_PRE);
CPU/RF/memory_7_5_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
CPU/RF/memory_7_5_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_CPU/RF/memory_7_6: FDCPE port map (CPU/RF/memory_7_6,'0','0',CPU/RF/memory_7_6_CLR,CPU/RF/memory_7_6_PRE);
CPU/RF/memory_7_6_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
CPU/RF/memory_7_6_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_CPU/RF/memory_7_7: FDCPE port map (CPU/RF/memory_7_7,'0','0',CPU/RF/memory_7_7_CLR,CPU/RF/memory_7_7_PRE);
CPU/RF/memory_7_7_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
CPU/RF/memory_7_7_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_CPU/RF/memory_7_8: FDCPE port map (CPU/RF/memory_7_8,'0','0',CPU/RF/memory_7_8_CLR,CPU/RF/memory_7_8_PRE);
CPU/RF/memory_7_8_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
CPU/RF/memory_7_8_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_CPU/RF/memory_7_9: FDCPE port map (CPU/RF/memory_7_9,'0','0',CPU/RF/memory_7_9_CLR,CPU/RF/memory_7_9_PRE);
CPU/RF/memory_7_9_CLR <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
CPU/RF/memory_7_9_PRE <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D <= CPU/ALUina(2)/CPU/ALUina(2)_D22081_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(2))
	OR (NOT CPU/ID_EX_EXctr(1) AND $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(2) AND 
	NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D <= CPU/ALUina(6)/CPU/ALUina(6)_D22086_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(6))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$111)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(6) AND 
	NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(6) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D <= CPU/ALUina(8)/CPU/ALUina(8)_D22088_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D <= ((NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$109)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(8) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D <= CPU/ALUina(10)/CPU/ALUina(10)_D22060_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D <= ((NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$108)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(10) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D <= CPU/ALUinb(11)/CPU/ALUinb(11)_D2
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D <= ((CPU/ID_EX_r1(11) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$107)
	OR (CPU/EX_MEM_ALUres(11) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D <= CPU/ALUina(12)/CPU/ALUina(12)_D22062_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(12))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$105)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(12) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D <= CPU/ALUinb(13)/CPU/ALUinb(13)_D2
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D <= ((CPU/ID_EX_r1(13) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$104)
	OR (CPU/EX_MEM_ALUres(13) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D <= CPU/ALUina(14)/CPU/ALUina(14)_D22064_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D <= ((NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(14) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D <= CPU/ALUina(26)/CPU/ALUina(26)_D22077_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(26))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(26) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D <= CPU/ALUinb(27)/CPU/ALUinb(27)_D2
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D <= ((CPU/ID_EX_r1(27) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$124)
	OR (CPU/EX_MEM_ALUres(27) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D <= CPU/ALUina(28)/CPU/ALUina(28)_D22079_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(28))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$119)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(28) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D <= CPU/ALUina(31)/CPU/ALUina(31)_D22101_
	 XOR 
CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(31)__xor0000_D <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(31))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$96)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(31) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(31) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(0) AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$118 AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(0) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(0) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2));


CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(4) AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$113 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(4) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(2) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__and0000/CPU/alu/Madd_ALUResult_addsub0000__and0000_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(2) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(6) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0003/CPU/alu/Madd_ALUResult_addsub0000__or0003_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$111 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(6) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(6) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2 <= ((
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0005/CPU/alu/Madd_ALUResult_addsub0000__or0005_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$109 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(8) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$110 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(7) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2 <= ((
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0007/CPU/alu/Madd_ALUResult_addsub0000__or0007_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$108 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(10) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(9) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(12) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0009/CPU/alu/Madd_ALUResult_addsub0000__or0009_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$105 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(12) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(16) AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$102 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(16) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0011/CPU/alu/Madd_ALUResult_addsub0000__or0011_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(14) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(20) AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$98 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(20) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(18) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0015/CPU/alu/Madd_ALUResult_addsub0000__or0015_D2)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(18) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(24) AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$121 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(24) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(22) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0019/CPU/alu/Madd_ALUResult_addsub0000__or0019_D2)
	OR (
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(22) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D));


CPU/alu/Madd_ALUResult_addsub0000__or0027/CPU/alu/Madd_ALUResult_addsub0000__or0027_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(28) AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$119 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(28) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(26) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000__or0023/CPU/alu/Madd_ALUResult_addsub0000__or0023_D2)
	OR (
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(26) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D));


CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D <= NOT (CPU/ALUinb(1)/CPU/ALUinb(1)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D <= NOT (((CPU/ID_EX_r1(1) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$117)
	OR (CPU/EX_MEM_ALUres(1) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D <= NOT (CPU/ALUinb(3)/CPU/ALUinb(3)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D <= NOT (((CPU/ID_EX_r1(3) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$114)
	OR (CPU/EX_MEM_ALUres(3) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D <= NOT (CPU/ALUina(4)/CPU/ALUina(4)_D22084_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(4))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$113)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(4) AND 
	NOT $OpTx$INV$46)
	OR (CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D <= NOT (CPU/ALUinb(5)/CPU/ALUinb(5)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D <= NOT (((CPU/ID_EX_r1(5) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$112)
	OR (CPU/EX_MEM_ALUres(5) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D <= NOT (CPU/ALUina(7)/CPU/ALUina(7)_D22087_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D <= NOT (((NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$110)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(7) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D <= NOT (CPU/ALUina(9)/CPU/ALUina(9)_D22089_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D <= NOT (((NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(9) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D <= NOT (CPU/ALUinb(15)/CPU/ALUinb(15)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D <= NOT (((CPU/ID_EX_r1(15) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$103)
	OR (CPU/EX_MEM_ALUres(15) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D <= NOT (CPU/ALUina(16)/CPU/ALUina(16)_D22066_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(16))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$102)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(16) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D <= NOT (CPU/ALUinb(17)/CPU/ALUinb(17)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D <= NOT (((CPU/ID_EX_r1(17) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$101)
	OR (CPU/EX_MEM_ALUres(17) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D <= NOT (CPU/ALUina(18)/CPU/ALUina(18)_D22068_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(18))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$100)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(18) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D <= NOT (CPU/ALUinb(19)/CPU/ALUinb(19)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D <= NOT (((CPU/ID_EX_r1(19) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$FX_DC$99)
	OR (CPU/EX_MEM_ALUres(19) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D <= NOT (CPU/ALUina(20)/CPU/ALUina(20)_D22071_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(20))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$98)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(20) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D <= NOT (CPU/ALUinb(21)/CPU/ALUinb(21)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D <= NOT (((CPU/ID_EX_r1(21) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$FX_DC$97)
	OR (CPU/EX_MEM_ALUres(21) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D <= NOT (CPU/ALUina(22)/CPU/ALUina(22)_D22073_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(22))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$123)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(22) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D <= NOT (CPU/ALUinb(23)/CPU/ALUinb(23)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D <= NOT (((CPU/ID_EX_r1(23) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$122)
	OR (CPU/EX_MEM_ALUres(23) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D <= NOT (CPU/ALUina(24)/CPU/ALUina(24)_D22075_
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D <= NOT (((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(24))
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$121)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(24) AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46)));


CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D <= NOT (CPU/ALUinb(25)/CPU/ALUinb(25)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D <= NOT (((CPU/ID_EX_r1(25) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$120)
	OR (CPU/EX_MEM_ALUres(25) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D <= NOT (CPU/ALUinb(29)/CPU/ALUinb(29)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(29)__xor0000_D <= NOT (((CPU/ID_EX_r1(29) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$116)
	OR (CPU/EX_MEM_ALUres(29) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D <= NOT (CPU/ALUinb(30)/CPU/ALUinb(30)_D2
	 XOR 
CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(30)__xor0000_D <= NOT (((CPU/ID_EX_r1(30) AND NOT $OpTx$INV$45)
	OR (NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	$OpTx$FX_DC$106)
	OR (CPU/EX_MEM_ALUres(30) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)));


CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2 <= ((CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(0) AND 
	CPU/ID_EX_extended(0) AND CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(0) AND 
	NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT $OpTx$FX_DC$118)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(0) AND 
	NOT CPU/ID_EX_r1(0) AND NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	NOT $OpTx$FX_DC$118)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(0) AND 
	NOT CPU/ID_EX_r1(0) AND CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND NOT $OpTx$INV$45)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(0) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/EX_MEM_ALUres(0) AND 
	CPU/ID_EX_r2(0) AND CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(0) AND 
	NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND NOT $OpTx$INV$46 AND NOT $OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r1(0) AND 
	CPU/ID_EX_r2(0) AND NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND NOT $OpTx$INV$46 AND 
	NOT $OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r1(0) AND 
	CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND NOT $OpTx$INV$45 AND NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND NOT CPU/ID_EX_r1(0) AND 
	CPU/ID_EX_r2(0) AND CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND NOT $OpTx$INV$45 AND 
	NOT $OpTx$INV$46)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(0) AND 
	NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND $OpTx$INV$45 AND CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	$OpTx$INV$46 AND NOT $OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(0) AND 
	NOT CPU/ID_EX_r1(0) AND NOT CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND NOT $OpTx$FX_DC$118)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(0) AND 
	NOT CPU/ID_EX_r1(0) AND CPU/ALUsrca(0)/CPU/ALUsrca(0)_D2 AND NOT $OpTx$INV$45 AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46));


CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(2) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND CPU/ALUinb(1)/CPU/ALUinb(1)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(1)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0000/CPU/alu/Msub_Diff__or0000_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND $OpTx$FX_DC$115 AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(2) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(2) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(2)__xor0000_D));


CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(6) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUinb(5)/CPU/ALUinb(5)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$111 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(6) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(4) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/ALUinb(3)/CPU/ALUinb(3)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(3)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0002/CPU/alu/Msub_Diff__or0002_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(6) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$113 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(4) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D)
	OR (CPU/EX_MEM_ALUres(4) AND NOT CPU/ID_EX_EXctr(1) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(4)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(5)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(6)__xor0000_D));


CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2 <= ((
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0006/CPU/alu/Msub_Diff__or0006_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$109 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(8) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(8) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$110 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(7) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(7) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(8)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(7)__xor0000_D));


CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 <= ((
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0008/CPU/alu/Msub_Diff__or0008_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$108 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(10) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(10) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(9) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(9) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(10)__xor0000_D AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(9)__xor0000_D));


CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 <= ((
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND CPU/ALUinb(13)/CPU/ALUinb(13)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(14) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(12) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND CPU/ALUinb(11)/CPU/ALUinb(11)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(11)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0010/CPU/alu/Msub_Diff__or0010_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(14) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$105 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(12) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(12) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(12)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(14)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(13)__xor0000_D));


CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(18) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND CPU/ALUinb(17)/CPU/ALUinb(17)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$100 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(18) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(16) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND CPU/ALUinb(15)/CPU/ALUinb(15)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(15)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0014/CPU/alu/Msub_Diff__or0014_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(18) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$102 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(16) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(16) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(16)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(18)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(17)__xor0000_D));


CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(22) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND CPU/ALUinb(21)/CPU/ALUinb(21)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$123 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(22) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(20) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND CPU/ALUinb(19)/CPU/ALUinb(19)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(19)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0018/CPU/alu/Msub_Diff__or0018_D2 AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(22) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$98 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(20) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(20) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(20)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(22)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(21)__xor0000_D));


CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(26) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND CPU/ALUinb(25)/CPU/ALUinb(25)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(26) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(24) AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND CPU/ALUinb(23)/CPU/ALUinb(23)_D2 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (
	CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(23)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0022/CPU/alu/Msub_Diff__or0022_D2 AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(26) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$121 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(24) AND 
	NOT $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(24) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	NOT CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(24)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(26)__xor0000_D AND 
	CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000/CPU/alu/Msub_Diff_Mxor_Result(25)__xor0000_D));


CPU/alu/Msub_Diff__or0028/CPU/alu/Msub_Diff__or0028_D2 <= ((CPU/ID_EX_EXctr(1) AND CPU/ID_EX_extended(28) AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND CPU/ALUinb(27)/CPU/ALUinb(27)_D2 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D)
	OR (
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D AND 
	NOT CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(27)__xor0000_D AND 
	CPU/alu/Msub_Diff__or0026/CPU/alu/Msub_Diff__or0026_D2)
	OR (NOT CPU/ID_EX_EXctr(1) AND 
	NOT CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$FX_DC$119 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/ID_EX_r2(28) AND 
	NOT $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D)
	OR (NOT CPU/ID_EX_EXctr(1) AND CPU/EX_MEM_ALUres(28) AND 
	CPU/ALUsrcb(0)/CPU/ALUsrcb(0)_D2 AND $OpTx$INV$46 AND 
	CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000/CPU/alu/Madd_ALUResult_addsub0000_Mxor_Result(28)__xor0000_D));

FDCPE_CPU/mem10: FDCPE port map (CPU/mem1(0),'0','0',CPU/mem1_CLR(0),CPU/mem1_PRE(0));
CPU/mem1_CLR(0) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(0) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem11: FDCPE port map (CPU/mem1(1),'0','0',CPU/mem1_CLR(1),CPU/mem1_PRE(1));
CPU/mem1_CLR(1) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(1) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem12: FDCPE port map (CPU/mem1(2),'0','0',CPU/mem1_CLR(2),CPU/mem1_PRE(2));
CPU/mem1_CLR(2) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(2) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem13: FDCPE port map (CPU/mem1(3),'0','0',CPU/mem1_CLR(3),CPU/mem1_PRE(3));
CPU/mem1_CLR(3) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(3) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem14: FDCPE port map (CPU/mem1(4),'0','0',CPU/mem1_CLR(4),CPU/mem1_PRE(4));
CPU/mem1_CLR(4) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(4) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem15: FDCPE port map (CPU/mem1(5),'0','0',CPU/mem1_CLR(5),CPU/mem1_PRE(5));
CPU/mem1_CLR(5) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(5) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem16: FDCPE port map (CPU/mem1(6),'0','0',CPU/mem1_CLR(6),CPU/mem1_PRE(6));
CPU/mem1_CLR(6) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(6) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem17: FDCPE port map (CPU/mem1(7),'0','0',CPU/mem1_CLR(7),CPU/mem1_PRE(7));
CPU/mem1_CLR(7) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(7) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem18: FDCPE port map (CPU/mem1(8),'0','0',CPU/mem1_CLR(8),CPU/mem1_PRE(8));
CPU/mem1_CLR(8) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(8) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem19: FDCPE port map (CPU/mem1(9),'0','0',CPU/mem1_CLR(9),CPU/mem1_PRE(9));
CPU/mem1_CLR(9) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(9) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem110: FDCPE port map (CPU/mem1(10),'0','0',CPU/mem1_CLR(10),CPU/mem1_PRE(10));
CPU/mem1_CLR(10) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(10) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem111: FDCPE port map (CPU/mem1(11),'0','0',CPU/mem1_CLR(11),CPU/mem1_PRE(11));
CPU/mem1_CLR(11) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(11) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem112: FDCPE port map (CPU/mem1(12),'0','0',CPU/mem1_CLR(12),CPU/mem1_PRE(12));
CPU/mem1_CLR(12) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(12) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem113: FDCPE port map (CPU/mem1(13),'0','0',CPU/mem1_CLR(13),CPU/mem1_PRE(13));
CPU/mem1_CLR(13) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(13) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem114: FDCPE port map (CPU/mem1(14),'0','0',CPU/mem1_CLR(14),CPU/mem1_PRE(14));
CPU/mem1_CLR(14) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(14) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem115: FDCPE port map (CPU/mem1(15),'0','0',CPU/mem1_CLR(15),CPU/mem1_PRE(15));
CPU/mem1_CLR(15) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(15) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem116: FDCPE port map (CPU/mem1(16),'0','0',CPU/mem1_CLR(16),CPU/mem1_PRE(16));
CPU/mem1_CLR(16) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(16) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem117: FDCPE port map (CPU/mem1(17),'0','0',CPU/mem1_CLR(17),CPU/mem1_PRE(17));
CPU/mem1_CLR(17) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(17) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem118: FDCPE port map (CPU/mem1(18),'0','0',CPU/mem1_CLR(18),CPU/mem1_PRE(18));
CPU/mem1_CLR(18) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(18) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem119: FDCPE port map (CPU/mem1(19),'0','0',CPU/mem1_CLR(19),CPU/mem1_PRE(19));
CPU/mem1_CLR(19) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(19) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem120: FDCPE port map (CPU/mem1(20),'0','0',CPU/mem1_CLR(20),CPU/mem1_PRE(20));
CPU/mem1_CLR(20) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(20) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem121: FDCPE port map (CPU/mem1(21),'0','0',CPU/mem1_CLR(21),CPU/mem1_PRE(21));
CPU/mem1_CLR(21) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(21) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem122: FDCPE port map (CPU/mem1(22),'0','0',CPU/mem1_CLR(22),CPU/mem1_PRE(22));
CPU/mem1_CLR(22) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(22) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem123: FDCPE port map (CPU/mem1(23),'0','0',CPU/mem1_CLR(23),CPU/mem1_PRE(23));
CPU/mem1_CLR(23) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(23) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem124: FDCPE port map (CPU/mem1(24),'0','0',CPU/mem1_CLR(24),CPU/mem1_PRE(24));
CPU/mem1_CLR(24) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(24) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem125: FDCPE port map (CPU/mem1(25),'0','0',CPU/mem1_CLR(25),CPU/mem1_PRE(25));
CPU/mem1_CLR(25) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(25) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem126: FDCPE port map (CPU/mem1(26),'0','0',CPU/mem1_CLR(26),CPU/mem1_PRE(26));
CPU/mem1_CLR(26) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(26) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem127: FDCPE port map (CPU/mem1(27),'0','0',CPU/mem1_CLR(27),CPU/mem1_PRE(27));
CPU/mem1_CLR(27) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(27) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem128: FDCPE port map (CPU/mem1(28),'0','0',CPU/mem1_CLR(28),CPU/mem1_PRE(28));
CPU/mem1_CLR(28) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(28) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem129: FDCPE port map (CPU/mem1(29),'0','0',CPU/mem1_CLR(29),CPU/mem1_PRE(29));
CPU/mem1_CLR(29) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(29) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem130: FDCPE port map (CPU/mem1(30),'0','0',CPU/mem1_CLR(30),CPU/mem1_PRE(30));
CPU/mem1_CLR(30) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(30) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem131: FDCPE port map (CPU/mem1(31),'0','0',CPU/mem1_CLR(31),CPU/mem1_PRE(31));
CPU/mem1_CLR(31) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/mem1_PRE(31) <= (CPU/EX_MEM_ALUres(2) AND NOT CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem20: FDCPE port map (CPU/mem2(0),'0','0',CPU/mem2_CLR(0),CPU/mem2_PRE(0));
CPU/mem2_CLR(0) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(0) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(0) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem21: FDCPE port map (CPU/mem2(1),'0','0',CPU/mem2_CLR(1),CPU/mem2_PRE(1));
CPU/mem2_CLR(1) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(1) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(1) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem22: FDCPE port map (CPU/mem2(2),'0','0',CPU/mem2_CLR(2),CPU/mem2_PRE(2));
CPU/mem2_CLR(2) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(2) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(2) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem23: FDCPE port map (CPU/mem2(3),'0','0',CPU/mem2_CLR(3),CPU/mem2_PRE(3));
CPU/mem2_CLR(3) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(3) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(3) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem24: FDCPE port map (CPU/mem2(4),'0','0',CPU/mem2_CLR(4),CPU/mem2_PRE(4));
CPU/mem2_CLR(4) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(4) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(4) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem25: FDCPE port map (CPU/mem2(5),'0','0',CPU/mem2_CLR(5),CPU/mem2_PRE(5));
CPU/mem2_CLR(5) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(5) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(5) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem26: FDCPE port map (CPU/mem2(6),'0','0',CPU/mem2_CLR(6),CPU/mem2_PRE(6));
CPU/mem2_CLR(6) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(6) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(6) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem27: FDCPE port map (CPU/mem2(7),'0','0',CPU/mem2_CLR(7),CPU/mem2_PRE(7));
CPU/mem2_CLR(7) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(7) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(7) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem28: FDCPE port map (CPU/mem2(8),'0','0',CPU/mem2_CLR(8),CPU/mem2_PRE(8));
CPU/mem2_CLR(8) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(8) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(8) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem29: FDCPE port map (CPU/mem2(9),'0','0',CPU/mem2_CLR(9),CPU/mem2_PRE(9));
CPU/mem2_CLR(9) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(9) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(9) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem210: FDCPE port map (CPU/mem2(10),'0','0',CPU/mem2_CLR(10),CPU/mem2_PRE(10));
CPU/mem2_CLR(10) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(10) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(10) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem211: FDCPE port map (CPU/mem2(11),'0','0',CPU/mem2_CLR(11),CPU/mem2_PRE(11));
CPU/mem2_CLR(11) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(11) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(11) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem212: FDCPE port map (CPU/mem2(12),'0','0',CPU/mem2_CLR(12),CPU/mem2_PRE(12));
CPU/mem2_CLR(12) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(12) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(12) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem213: FDCPE port map (CPU/mem2(13),'0','0',CPU/mem2_CLR(13),CPU/mem2_PRE(13));
CPU/mem2_CLR(13) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(13) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(13) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem214: FDCPE port map (CPU/mem2(14),'0','0',CPU/mem2_CLR(14),CPU/mem2_PRE(14));
CPU/mem2_CLR(14) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(14) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(14) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem215: FDCPE port map (CPU/mem2(15),'0','0',CPU/mem2_CLR(15),CPU/mem2_PRE(15));
CPU/mem2_CLR(15) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(15) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(15) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem216: FDCPE port map (CPU/mem2(16),'0','0',CPU/mem2_CLR(16),CPU/mem2_PRE(16));
CPU/mem2_CLR(16) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(16) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(16) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem217: FDCPE port map (CPU/mem2(17),'0','0',CPU/mem2_CLR(17),CPU/mem2_PRE(17));
CPU/mem2_CLR(17) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(17) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(17) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem218: FDCPE port map (CPU/mem2(18),'0','0',CPU/mem2_CLR(18),CPU/mem2_PRE(18));
CPU/mem2_CLR(18) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(18) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(18) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem219: FDCPE port map (CPU/mem2(19),'0','0',CPU/mem2_CLR(19),CPU/mem2_PRE(19));
CPU/mem2_CLR(19) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(19) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(19) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem220: FDCPE port map (CPU/mem2(20),'0','0',CPU/mem2_CLR(20),CPU/mem2_PRE(20));
CPU/mem2_CLR(20) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(20) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(20) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem221: FDCPE port map (CPU/mem2(21),'0','0',CPU/mem2_CLR(21),CPU/mem2_PRE(21));
CPU/mem2_CLR(21) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(21) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(21) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem222: FDCPE port map (CPU/mem2(22),'0','0',CPU/mem2_CLR(22),CPU/mem2_PRE(22));
CPU/mem2_CLR(22) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(22) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(22) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem223: FDCPE port map (CPU/mem2(23),'0','0',CPU/mem2_CLR(23),CPU/mem2_PRE(23));
CPU/mem2_CLR(23) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(23) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(23) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem224: FDCPE port map (CPU/mem2(24),'0','0',CPU/mem2_CLR(24),CPU/mem2_PRE(24));
CPU/mem2_CLR(24) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(24) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(24) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem225: FDCPE port map (CPU/mem2(25),'0','0',CPU/mem2_CLR(25),CPU/mem2_PRE(25));
CPU/mem2_CLR(25) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(25) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(25) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem226: FDCPE port map (CPU/mem2(26),'0','0',CPU/mem2_CLR(26),CPU/mem2_PRE(26));
CPU/mem2_CLR(26) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(26) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(26) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem227: FDCPE port map (CPU/mem2(27),'0','0',CPU/mem2_CLR(27),CPU/mem2_PRE(27));
CPU/mem2_CLR(27) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(27) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(27) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem228: FDCPE port map (CPU/mem2(28),'0','0',CPU/mem2_CLR(28),CPU/mem2_PRE(28));
CPU/mem2_CLR(28) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(28) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(28) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem229: FDCPE port map (CPU/mem2(29),'0','0',CPU/mem2_CLR(29),CPU/mem2_PRE(29));
CPU/mem2_CLR(29) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(29) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(29) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem230: FDCPE port map (CPU/mem2(30),'0','0',CPU/mem2_CLR(30),CPU/mem2_PRE(30));
CPU/mem2_CLR(30) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(30) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(30) AND CPU/EX_MEM_MEMctr(0));

FDCPE_CPU/mem231: FDCPE port map (CPU/mem2(31),'0','0',CPU/mem2_CLR(31),CPU/mem2_PRE(31));
CPU/mem2_CLR(31) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	NOT CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));
CPU/mem2_PRE(31) <= (NOT CPU/EX_MEM_ALUres(2) AND CPU/EX_MEM_ALUres(3) AND 
	NOT CPU/EX_MEM_ALUres(4) AND NOT CPU/EX_MEM_ALUres(5) AND NOT CPU/EX_MEM_ALUres(6) AND 
	CPU/EX_MEM_r2(31) AND CPU/EX_MEM_MEMctr(0));


CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2 <= ((NOT CPU/MEM_WB_WBctr(0))
	OR (NOT CPU/MEM_WB_WBctr(2))
	OR (CPU/I(23) AND NOT CPU/MEM_WB_regres(2))
	OR (NOT CPU/I(23) AND CPU/MEM_WB_regres(2))
	OR (CPU/I(24) AND NOT CPU/MEM_WB_regres(3))
	OR (NOT CPU/I(24) AND CPU/MEM_WB_regres(3))
	OR (CPU/I(21) AND NOT CPU/MEM_WB_regres(0))
	OR (NOT CPU/I(21) AND CPU/MEM_WB_regres(0))
	OR (CPU/I(22) AND NOT CPU/MEM_WB_regres(1))
	OR (NOT CPU/I(22) AND CPU/MEM_WB_regres(1))
	OR (CPU/I(25) AND NOT CPU/MEM_WB_regres(4))
	OR (NOT CPU/I(25) AND CPU/MEM_WB_regres(4))
	OR (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4))
	OR (NOT CPU/I(22) AND NOT CPU/MEM_WB_regres(0) AND 
	NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4)));


CPU/r2ctrl(0)/CPU/r2ctrl(0)_D2 <= ((NOT CPU/MEM_WB_WBctr(0))
	OR (CPU/MEM_WB_regres(2))
	OR (NOT CPU/r1ctrl(0)/CPU/r1ctrl(0)_D2)
	OR (NOT CPU/MEM_WB_WBctr(2))
	OR (CPU/I(16) AND NOT CPU/MEM_WB_regres(0))
	OR (NOT CPU/I(16) AND CPU/MEM_WB_regres(0))
	OR (CPU/I(20) AND NOT CPU/MEM_WB_regres(4))
	OR (NOT CPU/I(20) AND CPU/MEM_WB_regres(4))
	OR (CPU/I(17) AND NOT CPU/MEM_WB_regres(1))
	OR (NOT CPU/I(17) AND CPU/MEM_WB_regres(1))
	OR (CPU/I(19) AND NOT CPU/MEM_WB_regres(3))
	OR (NOT CPU/I(19) AND CPU/MEM_WB_regres(3))
	OR (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4))
	OR (NOT CPU/I(17) AND NOT CPU/MEM_WB_regres(0) AND 
	NOT CPU/MEM_WB_regres(3) AND NOT CPU/MEM_WB_regres(4)));

FDCPE_CPU/s016: FDCPE port map (CPU/s0(16),'0','0',CPU/s0_CLR(16),CPU/s0_PRE(16));
CPU/s0_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s0_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s017: FDCPE port map (CPU/s0(17),'0','0',CPU/s0_CLR(17),CPU/s0_PRE(17));
CPU/s0_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s0_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s018: FDCPE port map (CPU/s0(18),'0','0',CPU/s0_CLR(18),CPU/s0_PRE(18));
CPU/s0_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s0_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s019: FDCPE port map (CPU/s0(19),'0','0',CPU/s0_CLR(19),CPU/s0_PRE(19));
CPU/s0_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s0_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s020: FDCPE port map (CPU/s0(20),'0','0',CPU/s0_CLR(20),CPU/s0_PRE(20));
CPU/s0_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s0_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s021: FDCPE port map (CPU/s0(21),'0','0',CPU/s0_CLR(21),CPU/s0_PRE(21));
CPU/s0_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s0_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s022: FDCPE port map (CPU/s0(22),'0','0',CPU/s0_CLR(22),CPU/s0_PRE(22));
CPU/s0_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s0_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s023: FDCPE port map (CPU/s0(23),'0','0',CPU/s0_CLR(23),CPU/s0_PRE(23));
CPU/s0_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s0_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s024: FDCPE port map (CPU/s0(24),'0','0',CPU/s0_CLR(24),CPU/s0_PRE(24));
CPU/s0_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s0_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s025: FDCPE port map (CPU/s0(25),'0','0',CPU/s0_CLR(25),CPU/s0_PRE(25));
CPU/s0_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s0_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s026: FDCPE port map (CPU/s0(26),'0','0',CPU/s0_CLR(26),CPU/s0_PRE(26));
CPU/s0_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s0_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s027: FDCPE port map (CPU/s0(27),'0','0',CPU/s0_CLR(27),CPU/s0_PRE(27));
CPU/s0_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s0_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s028: FDCPE port map (CPU/s0(28),'0','0',CPU/s0_CLR(28),CPU/s0_PRE(28));
CPU/s0_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s0_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s029: FDCPE port map (CPU/s0(29),'0','0',CPU/s0_CLR(29),CPU/s0_PRE(29));
CPU/s0_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s0_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s030: FDCPE port map (CPU/s0(30),'0','0',CPU/s0_CLR(30),CPU/s0_PRE(30));
CPU/s0_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s0_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s031: FDCPE port map (CPU/s0(31),'0','0',CPU/s0_CLR(31),CPU/s0_PRE(31));
CPU/s0_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s0_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s116: FDCPE port map (CPU/s1(16),'0','0',CPU/s1_CLR(16),CPU/s1_PRE(16));
CPU/s1_CLR(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s1_PRE(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s117: FDCPE port map (CPU/s1(17),'0','0',CPU/s1_CLR(17),CPU/s1_PRE(17));
CPU/s1_CLR(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s1_PRE(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s118: FDCPE port map (CPU/s1(18),'0','0',CPU/s1_CLR(18),CPU/s1_PRE(18));
CPU/s1_CLR(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s1_PRE(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s119: FDCPE port map (CPU/s1(19),'0','0',CPU/s1_CLR(19),CPU/s1_PRE(19));
CPU/s1_CLR(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s1_PRE(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s120: FDCPE port map (CPU/s1(20),'0','0',CPU/s1_CLR(20),CPU/s1_PRE(20));
CPU/s1_CLR(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s1_PRE(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s121: FDCPE port map (CPU/s1(21),'0','0',CPU/s1_CLR(21),CPU/s1_PRE(21));
CPU/s1_CLR(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s1_PRE(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s122: FDCPE port map (CPU/s1(22),'0','0',CPU/s1_CLR(22),CPU/s1_PRE(22));
CPU/s1_CLR(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s1_PRE(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s123: FDCPE port map (CPU/s1(23),'0','0',CPU/s1_CLR(23),CPU/s1_PRE(23));
CPU/s1_CLR(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s1_PRE(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s124: FDCPE port map (CPU/s1(24),'0','0',CPU/s1_CLR(24),CPU/s1_PRE(24));
CPU/s1_CLR(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s1_PRE(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s125: FDCPE port map (CPU/s1(25),'0','0',CPU/s1_CLR(25),CPU/s1_PRE(25));
CPU/s1_CLR(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s1_PRE(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s126: FDCPE port map (CPU/s1(26),'0','0',CPU/s1_CLR(26),CPU/s1_PRE(26));
CPU/s1_CLR(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s1_PRE(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s127: FDCPE port map (CPU/s1(27),'0','0',CPU/s1_CLR(27),CPU/s1_PRE(27));
CPU/s1_CLR(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s1_PRE(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s128: FDCPE port map (CPU/s1(28),'0','0',CPU/s1_CLR(28),CPU/s1_PRE(28));
CPU/s1_CLR(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s1_PRE(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s129: FDCPE port map (CPU/s1(29),'0','0',CPU/s1_CLR(29),CPU/s1_PRE(29));
CPU/s1_CLR(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s1_PRE(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s130: FDCPE port map (CPU/s1(30),'0','0',CPU/s1_CLR(30),CPU/s1_PRE(30));
CPU/s1_CLR(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s1_PRE(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s131: FDCPE port map (CPU/s1(31),'0','0',CPU/s1_CLR(31),CPU/s1_PRE(31));
CPU/s1_CLR(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s1_PRE(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s216: FDCPE port map (CPU/s2(16),'0','0',CPU/s2_CLR(16),CPU/s2_PRE(16));
CPU/s2_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s2_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s217: FDCPE port map (CPU/s2(17),'0','0',CPU/s2_CLR(17),CPU/s2_PRE(17));
CPU/s2_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s2_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s218: FDCPE port map (CPU/s2(18),'0','0',CPU/s2_CLR(18),CPU/s2_PRE(18));
CPU/s2_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s2_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s219: FDCPE port map (CPU/s2(19),'0','0',CPU/s2_CLR(19),CPU/s2_PRE(19));
CPU/s2_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s2_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s220: FDCPE port map (CPU/s2(20),'0','0',CPU/s2_CLR(20),CPU/s2_PRE(20));
CPU/s2_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s2_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s221: FDCPE port map (CPU/s2(21),'0','0',CPU/s2_CLR(21),CPU/s2_PRE(21));
CPU/s2_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s2_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s222: FDCPE port map (CPU/s2(22),'0','0',CPU/s2_CLR(22),CPU/s2_PRE(22));
CPU/s2_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s2_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s223: FDCPE port map (CPU/s2(23),'0','0',CPU/s2_CLR(23),CPU/s2_PRE(23));
CPU/s2_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s2_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s224: FDCPE port map (CPU/s2(24),'0','0',CPU/s2_CLR(24),CPU/s2_PRE(24));
CPU/s2_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s2_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s225: FDCPE port map (CPU/s2(25),'0','0',CPU/s2_CLR(25),CPU/s2_PRE(25));
CPU/s2_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s2_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s226: FDCPE port map (CPU/s2(26),'0','0',CPU/s2_CLR(26),CPU/s2_PRE(26));
CPU/s2_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s2_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s227: FDCPE port map (CPU/s2(27),'0','0',CPU/s2_CLR(27),CPU/s2_PRE(27));
CPU/s2_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s2_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s228: FDCPE port map (CPU/s2(28),'0','0',CPU/s2_CLR(28),CPU/s2_PRE(28));
CPU/s2_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s2_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s229: FDCPE port map (CPU/s2(29),'0','0',CPU/s2_CLR(29),CPU/s2_PRE(29));
CPU/s2_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s2_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s230: FDCPE port map (CPU/s2(30),'0','0',CPU/s2_CLR(30),CPU/s2_PRE(30));
CPU/s2_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s2_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s231: FDCPE port map (CPU/s2(31),'0','0',CPU/s2_CLR(31),CPU/s2_PRE(31));
CPU/s2_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s2_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s316: FDCPE port map (CPU/s3(16),'0','0',CPU/s3_CLR(16),CPU/s3_PRE(16));
CPU/s3_CLR(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s3_PRE(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s317: FDCPE port map (CPU/s3(17),'0','0',CPU/s3_CLR(17),CPU/s3_PRE(17));
CPU/s3_CLR(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s3_PRE(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s318: FDCPE port map (CPU/s3(18),'0','0',CPU/s3_CLR(18),CPU/s3_PRE(18));
CPU/s3_CLR(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s3_PRE(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s319: FDCPE port map (CPU/s3(19),'0','0',CPU/s3_CLR(19),CPU/s3_PRE(19));
CPU/s3_CLR(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s3_PRE(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s320: FDCPE port map (CPU/s3(20),'0','0',CPU/s3_CLR(20),CPU/s3_PRE(20));
CPU/s3_CLR(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s3_PRE(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s321: FDCPE port map (CPU/s3(21),'0','0',CPU/s3_CLR(21),CPU/s3_PRE(21));
CPU/s3_CLR(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s3_PRE(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s322: FDCPE port map (CPU/s3(22),'0','0',CPU/s3_CLR(22),CPU/s3_PRE(22));
CPU/s3_CLR(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s3_PRE(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s323: FDCPE port map (CPU/s3(23),'0','0',CPU/s3_CLR(23),CPU/s3_PRE(23));
CPU/s3_CLR(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s3_PRE(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s324: FDCPE port map (CPU/s3(24),'0','0',CPU/s3_CLR(24),CPU/s3_PRE(24));
CPU/s3_CLR(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s3_PRE(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s325: FDCPE port map (CPU/s3(25),'0','0',CPU/s3_CLR(25),CPU/s3_PRE(25));
CPU/s3_CLR(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s3_PRE(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s326: FDCPE port map (CPU/s3(26),'0','0',CPU/s3_CLR(26),CPU/s3_PRE(26));
CPU/s3_CLR(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s3_PRE(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s327: FDCPE port map (CPU/s3(27),'0','0',CPU/s3_CLR(27),CPU/s3_PRE(27));
CPU/s3_CLR(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s3_PRE(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s328: FDCPE port map (CPU/s3(28),'0','0',CPU/s3_CLR(28),CPU/s3_PRE(28));
CPU/s3_CLR(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s3_PRE(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s329: FDCPE port map (CPU/s3(29),'0','0',CPU/s3_CLR(29),CPU/s3_PRE(29));
CPU/s3_CLR(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s3_PRE(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s330: FDCPE port map (CPU/s3(30),'0','0',CPU/s3_CLR(30),CPU/s3_PRE(30));
CPU/s3_CLR(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s3_PRE(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s331: FDCPE port map (CPU/s3(31),'0','0',CPU/s3_CLR(31),CPU/s3_PRE(31));
CPU/s3_CLR(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s3_PRE(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s416: FDCPE port map (CPU/s4(16),'0','0',CPU/s4_CLR(16),CPU/s4_PRE(16));
CPU/s4_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s4_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s417: FDCPE port map (CPU/s4(17),'0','0',CPU/s4_CLR(17),CPU/s4_PRE(17));
CPU/s4_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s4_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s418: FDCPE port map (CPU/s4(18),'0','0',CPU/s4_CLR(18),CPU/s4_PRE(18));
CPU/s4_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s4_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s419: FDCPE port map (CPU/s4(19),'0','0',CPU/s4_CLR(19),CPU/s4_PRE(19));
CPU/s4_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s4_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s420: FDCPE port map (CPU/s4(20),'0','0',CPU/s4_CLR(20),CPU/s4_PRE(20));
CPU/s4_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s4_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s421: FDCPE port map (CPU/s4(21),'0','0',CPU/s4_CLR(21),CPU/s4_PRE(21));
CPU/s4_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s4_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s422: FDCPE port map (CPU/s4(22),'0','0',CPU/s4_CLR(22),CPU/s4_PRE(22));
CPU/s4_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s4_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s423: FDCPE port map (CPU/s4(23),'0','0',CPU/s4_CLR(23),CPU/s4_PRE(23));
CPU/s4_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s4_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s424: FDCPE port map (CPU/s4(24),'0','0',CPU/s4_CLR(24),CPU/s4_PRE(24));
CPU/s4_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s4_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s425: FDCPE port map (CPU/s4(25),'0','0',CPU/s4_CLR(25),CPU/s4_PRE(25));
CPU/s4_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s4_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s426: FDCPE port map (CPU/s4(26),'0','0',CPU/s4_CLR(26),CPU/s4_PRE(26));
CPU/s4_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s4_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s427: FDCPE port map (CPU/s4(27),'0','0',CPU/s4_CLR(27),CPU/s4_PRE(27));
CPU/s4_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s4_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s428: FDCPE port map (CPU/s4(28),'0','0',CPU/s4_CLR(28),CPU/s4_PRE(28));
CPU/s4_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s4_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s429: FDCPE port map (CPU/s4(29),'0','0',CPU/s4_CLR(29),CPU/s4_PRE(29));
CPU/s4_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s4_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s430: FDCPE port map (CPU/s4(30),'0','0',CPU/s4_CLR(30),CPU/s4_PRE(30));
CPU/s4_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s4_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s431: FDCPE port map (CPU/s4(31),'0','0',CPU/s4_CLR(31),CPU/s4_PRE(31));
CPU/s4_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s4_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s516: FDCPE port map (CPU/s5(16),'0','0',CPU/s5_CLR(16),CPU/s5_PRE(16));
CPU/s5_CLR(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s5_PRE(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s517: FDCPE port map (CPU/s5(17),'0','0',CPU/s5_CLR(17),CPU/s5_PRE(17));
CPU/s5_CLR(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s5_PRE(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s518: FDCPE port map (CPU/s5(18),'0','0',CPU/s5_CLR(18),CPU/s5_PRE(18));
CPU/s5_CLR(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s5_PRE(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s519: FDCPE port map (CPU/s5(19),'0','0',CPU/s5_CLR(19),CPU/s5_PRE(19));
CPU/s5_CLR(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s5_PRE(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s520: FDCPE port map (CPU/s5(20),'0','0',CPU/s5_CLR(20),CPU/s5_PRE(20));
CPU/s5_CLR(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s5_PRE(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s521: FDCPE port map (CPU/s5(21),'0','0',CPU/s5_CLR(21),CPU/s5_PRE(21));
CPU/s5_CLR(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s5_PRE(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s522: FDCPE port map (CPU/s5(22),'0','0',CPU/s5_CLR(22),CPU/s5_PRE(22));
CPU/s5_CLR(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s5_PRE(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s523: FDCPE port map (CPU/s5(23),'0','0',CPU/s5_CLR(23),CPU/s5_PRE(23));
CPU/s5_CLR(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s5_PRE(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s524: FDCPE port map (CPU/s5(24),'0','0',CPU/s5_CLR(24),CPU/s5_PRE(24));
CPU/s5_CLR(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s5_PRE(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s525: FDCPE port map (CPU/s5(25),'0','0',CPU/s5_CLR(25),CPU/s5_PRE(25));
CPU/s5_CLR(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s5_PRE(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s526: FDCPE port map (CPU/s5(26),'0','0',CPU/s5_CLR(26),CPU/s5_PRE(26));
CPU/s5_CLR(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s5_PRE(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s527: FDCPE port map (CPU/s5(27),'0','0',CPU/s5_CLR(27),CPU/s5_PRE(27));
CPU/s5_CLR(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s5_PRE(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s528: FDCPE port map (CPU/s5(28),'0','0',CPU/s5_CLR(28),CPU/s5_PRE(28));
CPU/s5_CLR(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s5_PRE(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s529: FDCPE port map (CPU/s5(29),'0','0',CPU/s5_CLR(29),CPU/s5_PRE(29));
CPU/s5_CLR(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s5_PRE(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s530: FDCPE port map (CPU/s5(30),'0','0',CPU/s5_CLR(30),CPU/s5_PRE(30));
CPU/s5_CLR(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s5_PRE(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s531: FDCPE port map (CPU/s5(31),'0','0',CPU/s5_CLR(31),CPU/s5_PRE(31));
CPU/s5_CLR(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s5_PRE(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s616: FDCPE port map (CPU/s6(16),'0','0',CPU/s6_CLR(16),CPU/s6_PRE(16));
CPU/s6_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s6_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s617: FDCPE port map (CPU/s6(17),'0','0',CPU/s6_CLR(17),CPU/s6_PRE(17));
CPU/s6_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s6_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s618: FDCPE port map (CPU/s6(18),'0','0',CPU/s6_CLR(18),CPU/s6_PRE(18));
CPU/s6_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s6_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s619: FDCPE port map (CPU/s6(19),'0','0',CPU/s6_CLR(19),CPU/s6_PRE(19));
CPU/s6_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s6_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s620: FDCPE port map (CPU/s6(20),'0','0',CPU/s6_CLR(20),CPU/s6_PRE(20));
CPU/s6_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s6_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s621: FDCPE port map (CPU/s6(21),'0','0',CPU/s6_CLR(21),CPU/s6_PRE(21));
CPU/s6_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s6_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s622: FDCPE port map (CPU/s6(22),'0','0',CPU/s6_CLR(22),CPU/s6_PRE(22));
CPU/s6_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s6_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s623: FDCPE port map (CPU/s6(23),'0','0',CPU/s6_CLR(23),CPU/s6_PRE(23));
CPU/s6_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s6_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s624: FDCPE port map (CPU/s6(24),'0','0',CPU/s6_CLR(24),CPU/s6_PRE(24));
CPU/s6_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s6_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s625: FDCPE port map (CPU/s6(25),'0','0',CPU/s6_CLR(25),CPU/s6_PRE(25));
CPU/s6_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s6_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s626: FDCPE port map (CPU/s6(26),'0','0',CPU/s6_CLR(26),CPU/s6_PRE(26));
CPU/s6_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s6_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s627: FDCPE port map (CPU/s6(27),'0','0',CPU/s6_CLR(27),CPU/s6_PRE(27));
CPU/s6_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s6_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s628: FDCPE port map (CPU/s6(28),'0','0',CPU/s6_CLR(28),CPU/s6_PRE(28));
CPU/s6_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s6_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s629: FDCPE port map (CPU/s6(29),'0','0',CPU/s6_CLR(29),CPU/s6_PRE(29));
CPU/s6_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s6_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s630: FDCPE port map (CPU/s6(30),'0','0',CPU/s6_CLR(30),CPU/s6_PRE(30));
CPU/s6_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s6_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s631: FDCPE port map (CPU/s6(31),'0','0',CPU/s6_CLR(31),CPU/s6_PRE(31));
CPU/s6_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s6_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);

FDCPE_CPU/s716: FDCPE port map (CPU/s7(16),'0','0',CPU/s7_CLR(16),CPU/s7_PRE(16));
CPU/s7_CLR(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$102);
CPU/s7_PRE(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$102);

FDCPE_CPU/s717: FDCPE port map (CPU/s7(17),'0','0',CPU/s7_CLR(17),CPU/s7_PRE(17));
CPU/s7_CLR(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$101);
CPU/s7_PRE(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$101);

FDCPE_CPU/s718: FDCPE port map (CPU/s7(18),'0','0',CPU/s7_CLR(18),CPU/s7_PRE(18));
CPU/s7_CLR(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$100);
CPU/s7_PRE(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$100);

FDCPE_CPU/s719: FDCPE port map (CPU/s7(19),'0','0',CPU/s7_CLR(19),CPU/s7_PRE(19));
CPU/s7_CLR(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$99);
CPU/s7_PRE(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$99);

FDCPE_CPU/s720: FDCPE port map (CPU/s7(20),'0','0',CPU/s7_CLR(20),CPU/s7_PRE(20));
CPU/s7_CLR(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$98);
CPU/s7_PRE(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$98);

FDCPE_CPU/s721: FDCPE port map (CPU/s7(21),'0','0',CPU/s7_CLR(21),CPU/s7_PRE(21));
CPU/s7_CLR(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$97);
CPU/s7_PRE(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$97);

FDCPE_CPU/s722: FDCPE port map (CPU/s7(22),'0','0',CPU/s7_CLR(22),CPU/s7_PRE(22));
CPU/s7_CLR(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$123);
CPU/s7_PRE(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$123);

FDCPE_CPU/s723: FDCPE port map (CPU/s7(23),'0','0',CPU/s7_CLR(23),CPU/s7_PRE(23));
CPU/s7_CLR(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$122);
CPU/s7_PRE(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$122);

FDCPE_CPU/s724: FDCPE port map (CPU/s7(24),'0','0',CPU/s7_CLR(24),CPU/s7_PRE(24));
CPU/s7_CLR(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$121);
CPU/s7_PRE(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$121);

FDCPE_CPU/s725: FDCPE port map (CPU/s7(25),'0','0',CPU/s7_CLR(25),CPU/s7_PRE(25));
CPU/s7_CLR(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$120);
CPU/s7_PRE(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$120);

FDCPE_CPU/s726: FDCPE port map (CPU/s7(26),'0','0',CPU/s7_CLR(26),CPU/s7_PRE(26));
CPU/s7_CLR(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/s7_PRE(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/s727: FDCPE port map (CPU/s7(27),'0','0',CPU/s7_CLR(27),CPU/s7_PRE(27));
CPU/s7_CLR(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$124);
CPU/s7_PRE(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$124);

FDCPE_CPU/s728: FDCPE port map (CPU/s7(28),'0','0',CPU/s7_CLR(28),CPU/s7_PRE(28));
CPU/s7_CLR(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$119);
CPU/s7_PRE(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$119);

FDCPE_CPU/s729: FDCPE port map (CPU/s7(29),'0','0',CPU/s7_CLR(29),CPU/s7_PRE(29));
CPU/s7_CLR(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$116);
CPU/s7_PRE(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$116);

FDCPE_CPU/s730: FDCPE port map (CPU/s7(30),'0','0',CPU/s7_CLR(30),CPU/s7_PRE(30));
CPU/s7_CLR(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$106);
CPU/s7_PRE(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$106);

FDCPE_CPU/s731: FDCPE port map (CPU/s7(31),'0','0',CPU/s7_CLR(31),CPU/s7_PRE(31));
CPU/s7_CLR(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$96);
CPU/s7_PRE(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$96);


CPU/stall/CPU/stall_D2 <= ((CPU/ID_EX_MEMctr(1) AND 
	CPU/HD/stall1/CPU/HD/stall1_D2 AND NOT $OpTx$FX_DC$510)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/HD/stall1/CPU/HD/stall1_D2 AND NOT $OpTx$FX_DC$510)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(4) AND 
	CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND $OpTx$FX_DC$544)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND CPU/EX_MEM_regres(4) AND 
	CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND $OpTx$FX_DC$538)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3) AND 
	NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND $OpTx$FX_DC$388)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$509)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$508)
	OR (NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$507)
	OR (CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND CPU/EX_MEM_regres(0) AND 
	CPU/EX_MEM_regres(1) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (NOT CPU/I(21) AND CPU/I(22) AND CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND NOT CPU/EX_MEM_regres(0) AND 
	CPU/EX_MEM_regres(1) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND CPU/EX_MEM_regres(0) AND 
	NOT CPU/EX_MEM_regres(1) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND NOT CPU/EX_MEM_regres(0) AND 
	NOT CPU/EX_MEM_regres(1) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND CPU/EX_MEM_regres(0) AND 
	CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND NOT CPU/EX_MEM_regres(0) AND 
	CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(25) AND NOT CPU/I(31) AND 
	NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND CPU/EX_MEM_regres(0) AND 
	NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2 AND 
	$OpTx$FX_DC$160)
	OR (NOT CPU/I(16) AND CPU/I(17) AND NOT CPU/I(19) AND NOT CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3) AND 
	NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND NOT CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3) AND CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(21) AND NOT CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	CPU/I(25) AND NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	NOT CPU/EX_MEM_regres(3) AND CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(21) AND CPU/I(22) AND NOT CPU/I(23) AND NOT CPU/I(24) AND 
	NOT CPU/I(25) AND NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(2) AND NOT CPU/EX_MEM_regres(3) AND 
	NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND CPU/EX_MEM_MEMctr(1) AND 
	NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(16) AND CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (NOT CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	NOT CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2)
	OR (CPU/I(16) AND NOT CPU/I(17) AND CPU/I(19) AND NOT CPU/I(20) AND 
	NOT CPU/I(31) AND NOT CPU/I(27) AND NOT CPU/I(29) AND CPU/I(28) AND 
	CPU/EX_MEM_regres(0) AND NOT CPU/EX_MEM_regres(1) AND NOT CPU/EX_MEM_regres(2) AND 
	CPU/EX_MEM_regres(3) AND NOT CPU/EX_MEM_regres(4) AND CPU/EX_MEM_WBctr(0) AND 
	CPU/EX_MEM_MEMctr(1) AND NOT CPU/IDF/r1ctrl_and0003/CPU/IDF/r1ctrl_and0003_D2));

FDCPE_CPU/t016: FDCPE port map (CPU/t0(16),'0','0',CPU/t0_CLR(16),CPU/t0_PRE(16));
CPU/t0_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t0_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t017: FDCPE port map (CPU/t0(17),'0','0',CPU/t0_CLR(17),CPU/t0_PRE(17));
CPU/t0_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t0_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t018: FDCPE port map (CPU/t0(18),'0','0',CPU/t0_CLR(18),CPU/t0_PRE(18));
CPU/t0_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t0_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t019: FDCPE port map (CPU/t0(19),'0','0',CPU/t0_CLR(19),CPU/t0_PRE(19));
CPU/t0_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t0_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t020: FDCPE port map (CPU/t0(20),'0','0',CPU/t0_CLR(20),CPU/t0_PRE(20));
CPU/t0_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t0_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t021: FDCPE port map (CPU/t0(21),'0','0',CPU/t0_CLR(21),CPU/t0_PRE(21));
CPU/t0_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t0_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t022: FDCPE port map (CPU/t0(22),'0','0',CPU/t0_CLR(22),CPU/t0_PRE(22));
CPU/t0_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t0_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t023: FDCPE port map (CPU/t0(23),'0','0',CPU/t0_CLR(23),CPU/t0_PRE(23));
CPU/t0_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t0_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t024: FDCPE port map (CPU/t0(24),'0','0',CPU/t0_CLR(24),CPU/t0_PRE(24));
CPU/t0_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t0_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t025: FDCPE port map (CPU/t0(25),'0','0',CPU/t0_CLR(25),CPU/t0_PRE(25));
CPU/t0_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t0_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t026: FDCPE port map (CPU/t0(26),'0','0',CPU/t0_CLR(26),CPU/t0_PRE(26));
CPU/t0_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t0_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t027: FDCPE port map (CPU/t0(27),'0','0',CPU/t0_CLR(27),CPU/t0_PRE(27));
CPU/t0_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t0_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t028: FDCPE port map (CPU/t0(28),'0','0',CPU/t0_CLR(28),CPU/t0_PRE(28));
CPU/t0_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t0_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t029: FDCPE port map (CPU/t0(29),'0','0',CPU/t0_CLR(29),CPU/t0_PRE(29));
CPU/t0_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t0_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t030: FDCPE port map (CPU/t0(30),'0','0',CPU/t0_CLR(30),CPU/t0_PRE(30));
CPU/t0_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t0_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t031: FDCPE port map (CPU/t0(31),'0','0',CPU/t0_CLR(31),CPU/t0_PRE(31));
CPU/t0_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t0_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t116: FDCPE port map (CPU/t1(16),'0','0',CPU/t1_CLR(16),CPU/t1_PRE(16));
CPU/t1_CLR(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t1_PRE(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t117: FDCPE port map (CPU/t1(17),'0','0',CPU/t1_CLR(17),CPU/t1_PRE(17));
CPU/t1_CLR(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t1_PRE(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t118: FDCPE port map (CPU/t1(18),'0','0',CPU/t1_CLR(18),CPU/t1_PRE(18));
CPU/t1_CLR(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t1_PRE(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t119: FDCPE port map (CPU/t1(19),'0','0',CPU/t1_CLR(19),CPU/t1_PRE(19));
CPU/t1_CLR(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t1_PRE(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t120: FDCPE port map (CPU/t1(20),'0','0',CPU/t1_CLR(20),CPU/t1_PRE(20));
CPU/t1_CLR(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t1_PRE(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t121: FDCPE port map (CPU/t1(21),'0','0',CPU/t1_CLR(21),CPU/t1_PRE(21));
CPU/t1_CLR(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t1_PRE(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t122: FDCPE port map (CPU/t1(22),'0','0',CPU/t1_CLR(22),CPU/t1_PRE(22));
CPU/t1_CLR(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t1_PRE(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t123: FDCPE port map (CPU/t1(23),'0','0',CPU/t1_CLR(23),CPU/t1_PRE(23));
CPU/t1_CLR(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t1_PRE(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t124: FDCPE port map (CPU/t1(24),'0','0',CPU/t1_CLR(24),CPU/t1_PRE(24));
CPU/t1_CLR(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t1_PRE(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t125: FDCPE port map (CPU/t1(25),'0','0',CPU/t1_CLR(25),CPU/t1_PRE(25));
CPU/t1_CLR(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t1_PRE(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t126: FDCPE port map (CPU/t1(26),'0','0',CPU/t1_CLR(26),CPU/t1_PRE(26));
CPU/t1_CLR(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t1_PRE(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t127: FDCPE port map (CPU/t1(27),'0','0',CPU/t1_CLR(27),CPU/t1_PRE(27));
CPU/t1_CLR(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t1_PRE(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t128: FDCPE port map (CPU/t1(28),'0','0',CPU/t1_CLR(28),CPU/t1_PRE(28));
CPU/t1_CLR(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t1_PRE(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t129: FDCPE port map (CPU/t1(29),'0','0',CPU/t1_CLR(29),CPU/t1_PRE(29));
CPU/t1_CLR(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t1_PRE(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t130: FDCPE port map (CPU/t1(30),'0','0',CPU/t1_CLR(30),CPU/t1_PRE(30));
CPU/t1_CLR(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t1_PRE(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t131: FDCPE port map (CPU/t1(31),'0','0',CPU/t1_CLR(31),CPU/t1_PRE(31));
CPU/t1_CLR(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t1_PRE(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t216: FDCPE port map (CPU/t2(16),'0','0',CPU/t2_CLR(16),CPU/t2_PRE(16));
CPU/t2_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t2_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t217: FDCPE port map (CPU/t2(17),'0','0',CPU/t2_CLR(17),CPU/t2_PRE(17));
CPU/t2_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t2_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t218: FDCPE port map (CPU/t2(18),'0','0',CPU/t2_CLR(18),CPU/t2_PRE(18));
CPU/t2_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t2_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t219: FDCPE port map (CPU/t2(19),'0','0',CPU/t2_CLR(19),CPU/t2_PRE(19));
CPU/t2_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t2_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t220: FDCPE port map (CPU/t2(20),'0','0',CPU/t2_CLR(20),CPU/t2_PRE(20));
CPU/t2_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t2_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t221: FDCPE port map (CPU/t2(21),'0','0',CPU/t2_CLR(21),CPU/t2_PRE(21));
CPU/t2_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t2_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t222: FDCPE port map (CPU/t2(22),'0','0',CPU/t2_CLR(22),CPU/t2_PRE(22));
CPU/t2_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t2_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t223: FDCPE port map (CPU/t2(23),'0','0',CPU/t2_CLR(23),CPU/t2_PRE(23));
CPU/t2_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t2_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t224: FDCPE port map (CPU/t2(24),'0','0',CPU/t2_CLR(24),CPU/t2_PRE(24));
CPU/t2_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t2_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t225: FDCPE port map (CPU/t2(25),'0','0',CPU/t2_CLR(25),CPU/t2_PRE(25));
CPU/t2_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t2_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t226: FDCPE port map (CPU/t2(26),'0','0',CPU/t2_CLR(26),CPU/t2_PRE(26));
CPU/t2_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t2_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t227: FDCPE port map (CPU/t2(27),'0','0',CPU/t2_CLR(27),CPU/t2_PRE(27));
CPU/t2_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t2_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t228: FDCPE port map (CPU/t2(28),'0','0',CPU/t2_CLR(28),CPU/t2_PRE(28));
CPU/t2_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t2_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t229: FDCPE port map (CPU/t2(29),'0','0',CPU/t2_CLR(29),CPU/t2_PRE(29));
CPU/t2_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t2_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t230: FDCPE port map (CPU/t2(30),'0','0',CPU/t2_CLR(30),CPU/t2_PRE(30));
CPU/t2_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t2_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t231: FDCPE port map (CPU/t2(31),'0','0',CPU/t2_CLR(31),CPU/t2_PRE(31));
CPU/t2_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t2_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t316: FDCPE port map (CPU/t3(16),'0','0',CPU/t3_CLR(16),CPU/t3_PRE(16));
CPU/t3_CLR(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t3_PRE(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t317: FDCPE port map (CPU/t3(17),'0','0',CPU/t3_CLR(17),CPU/t3_PRE(17));
CPU/t3_CLR(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t3_PRE(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t318: FDCPE port map (CPU/t3(18),'0','0',CPU/t3_CLR(18),CPU/t3_PRE(18));
CPU/t3_CLR(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t3_PRE(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t319: FDCPE port map (CPU/t3(19),'0','0',CPU/t3_CLR(19),CPU/t3_PRE(19));
CPU/t3_CLR(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t3_PRE(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t320: FDCPE port map (CPU/t3(20),'0','0',CPU/t3_CLR(20),CPU/t3_PRE(20));
CPU/t3_CLR(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t3_PRE(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t321: FDCPE port map (CPU/t3(21),'0','0',CPU/t3_CLR(21),CPU/t3_PRE(21));
CPU/t3_CLR(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t3_PRE(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t322: FDCPE port map (CPU/t3(22),'0','0',CPU/t3_CLR(22),CPU/t3_PRE(22));
CPU/t3_CLR(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t3_PRE(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t323: FDCPE port map (CPU/t3(23),'0','0',CPU/t3_CLR(23),CPU/t3_PRE(23));
CPU/t3_CLR(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t3_PRE(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t324: FDCPE port map (CPU/t3(24),'0','0',CPU/t3_CLR(24),CPU/t3_PRE(24));
CPU/t3_CLR(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t3_PRE(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t325: FDCPE port map (CPU/t3(25),'0','0',CPU/t3_CLR(25),CPU/t3_PRE(25));
CPU/t3_CLR(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t3_PRE(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t326: FDCPE port map (CPU/t3(26),'0','0',CPU/t3_CLR(26),CPU/t3_PRE(26));
CPU/t3_CLR(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t3_PRE(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t327: FDCPE port map (CPU/t3(27),'0','0',CPU/t3_CLR(27),CPU/t3_PRE(27));
CPU/t3_CLR(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t3_PRE(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t328: FDCPE port map (CPU/t3(28),'0','0',CPU/t3_CLR(28),CPU/t3_PRE(28));
CPU/t3_CLR(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t3_PRE(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t329: FDCPE port map (CPU/t3(29),'0','0',CPU/t3_CLR(29),CPU/t3_PRE(29));
CPU/t3_CLR(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t3_PRE(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t330: FDCPE port map (CPU/t3(30),'0','0',CPU/t3_CLR(30),CPU/t3_PRE(30));
CPU/t3_CLR(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t3_PRE(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t331: FDCPE port map (CPU/t3(31),'0','0',CPU/t3_CLR(31),CPU/t3_PRE(31));
CPU/t3_CLR(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t3_PRE(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t416: FDCPE port map (CPU/t4(16),'0','0',CPU/t4_CLR(16),CPU/t4_PRE(16));
CPU/t4_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t4_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t417: FDCPE port map (CPU/t4(17),'0','0',CPU/t4_CLR(17),CPU/t4_PRE(17));
CPU/t4_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t4_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t418: FDCPE port map (CPU/t4(18),'0','0',CPU/t4_CLR(18),CPU/t4_PRE(18));
CPU/t4_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t4_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t419: FDCPE port map (CPU/t4(19),'0','0',CPU/t4_CLR(19),CPU/t4_PRE(19));
CPU/t4_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t4_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t420: FDCPE port map (CPU/t4(20),'0','0',CPU/t4_CLR(20),CPU/t4_PRE(20));
CPU/t4_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t4_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t421: FDCPE port map (CPU/t4(21),'0','0',CPU/t4_CLR(21),CPU/t4_PRE(21));
CPU/t4_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t4_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t422: FDCPE port map (CPU/t4(22),'0','0',CPU/t4_CLR(22),CPU/t4_PRE(22));
CPU/t4_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t4_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t423: FDCPE port map (CPU/t4(23),'0','0',CPU/t4_CLR(23),CPU/t4_PRE(23));
CPU/t4_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t4_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t424: FDCPE port map (CPU/t4(24),'0','0',CPU/t4_CLR(24),CPU/t4_PRE(24));
CPU/t4_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t4_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t425: FDCPE port map (CPU/t4(25),'0','0',CPU/t4_CLR(25),CPU/t4_PRE(25));
CPU/t4_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t4_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t426: FDCPE port map (CPU/t4(26),'0','0',CPU/t4_CLR(26),CPU/t4_PRE(26));
CPU/t4_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t4_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t427: FDCPE port map (CPU/t4(27),'0','0',CPU/t4_CLR(27),CPU/t4_PRE(27));
CPU/t4_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t4_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t428: FDCPE port map (CPU/t4(28),'0','0',CPU/t4_CLR(28),CPU/t4_PRE(28));
CPU/t4_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t4_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t429: FDCPE port map (CPU/t4(29),'0','0',CPU/t4_CLR(29),CPU/t4_PRE(29));
CPU/t4_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t4_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t430: FDCPE port map (CPU/t4(30),'0','0',CPU/t4_CLR(30),CPU/t4_PRE(30));
CPU/t4_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t4_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t431: FDCPE port map (CPU/t4(31),'0','0',CPU/t4_CLR(31),CPU/t4_PRE(31));
CPU/t4_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t4_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t516: FDCPE port map (CPU/t5(16),'0','0',CPU/t5_CLR(16),CPU/t5_PRE(16));
CPU/t5_CLR(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t5_PRE(16) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t517: FDCPE port map (CPU/t5(17),'0','0',CPU/t5_CLR(17),CPU/t5_PRE(17));
CPU/t5_CLR(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t5_PRE(17) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t518: FDCPE port map (CPU/t5(18),'0','0',CPU/t5_CLR(18),CPU/t5_PRE(18));
CPU/t5_CLR(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t5_PRE(18) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t519: FDCPE port map (CPU/t5(19),'0','0',CPU/t5_CLR(19),CPU/t5_PRE(19));
CPU/t5_CLR(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t5_PRE(19) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t520: FDCPE port map (CPU/t5(20),'0','0',CPU/t5_CLR(20),CPU/t5_PRE(20));
CPU/t5_CLR(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t5_PRE(20) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t521: FDCPE port map (CPU/t5(21),'0','0',CPU/t5_CLR(21),CPU/t5_PRE(21));
CPU/t5_CLR(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t5_PRE(21) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t522: FDCPE port map (CPU/t5(22),'0','0',CPU/t5_CLR(22),CPU/t5_PRE(22));
CPU/t5_CLR(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t5_PRE(22) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t523: FDCPE port map (CPU/t5(23),'0','0',CPU/t5_CLR(23),CPU/t5_PRE(23));
CPU/t5_CLR(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t5_PRE(23) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t524: FDCPE port map (CPU/t5(24),'0','0',CPU/t5_CLR(24),CPU/t5_PRE(24));
CPU/t5_CLR(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t5_PRE(24) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t525: FDCPE port map (CPU/t5(25),'0','0',CPU/t5_CLR(25),CPU/t5_PRE(25));
CPU/t5_CLR(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t5_PRE(25) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t526: FDCPE port map (CPU/t5(26),'0','0',CPU/t5_CLR(26),CPU/t5_PRE(26));
CPU/t5_CLR(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t5_PRE(26) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t527: FDCPE port map (CPU/t5(27),'0','0',CPU/t5_CLR(27),CPU/t5_PRE(27));
CPU/t5_CLR(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t5_PRE(27) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t528: FDCPE port map (CPU/t5(28),'0','0',CPU/t5_CLR(28),CPU/t5_PRE(28));
CPU/t5_CLR(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t5_PRE(28) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t529: FDCPE port map (CPU/t5(29),'0','0',CPU/t5_CLR(29),CPU/t5_PRE(29));
CPU/t5_CLR(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t5_PRE(29) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t530: FDCPE port map (CPU/t5(30),'0','0',CPU/t5_CLR(30),CPU/t5_PRE(30));
CPU/t5_CLR(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t5_PRE(30) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t531: FDCPE port map (CPU/t5(31),'0','0',CPU/t5_CLR(31),CPU/t5_PRE(31));
CPU/t5_CLR(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t5_PRE(31) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t616: FDCPE port map (CPU/t6(16),'0','0',CPU/t6_CLR(16),CPU/t6_PRE(16));
CPU/t6_CLR(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t6_PRE(16) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t617: FDCPE port map (CPU/t6(17),'0','0',CPU/t6_CLR(17),CPU/t6_PRE(17));
CPU/t6_CLR(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t6_PRE(17) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t618: FDCPE port map (CPU/t6(18),'0','0',CPU/t6_CLR(18),CPU/t6_PRE(18));
CPU/t6_CLR(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t6_PRE(18) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t619: FDCPE port map (CPU/t6(19),'0','0',CPU/t6_CLR(19),CPU/t6_PRE(19));
CPU/t6_CLR(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t6_PRE(19) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t620: FDCPE port map (CPU/t6(20),'0','0',CPU/t6_CLR(20),CPU/t6_PRE(20));
CPU/t6_CLR(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t6_PRE(20) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t621: FDCPE port map (CPU/t6(21),'0','0',CPU/t6_CLR(21),CPU/t6_PRE(21));
CPU/t6_CLR(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t6_PRE(21) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t622: FDCPE port map (CPU/t6(22),'0','0',CPU/t6_CLR(22),CPU/t6_PRE(22));
CPU/t6_CLR(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t6_PRE(22) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t623: FDCPE port map (CPU/t6(23),'0','0',CPU/t6_CLR(23),CPU/t6_PRE(23));
CPU/t6_CLR(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t6_PRE(23) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t624: FDCPE port map (CPU/t6(24),'0','0',CPU/t6_CLR(24),CPU/t6_PRE(24));
CPU/t6_CLR(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t6_PRE(24) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t625: FDCPE port map (CPU/t6(25),'0','0',CPU/t6_CLR(25),CPU/t6_PRE(25));
CPU/t6_CLR(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t6_PRE(25) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t626: FDCPE port map (CPU/t6(26),'0','0',CPU/t6_CLR(26),CPU/t6_PRE(26));
CPU/t6_CLR(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t6_PRE(26) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t627: FDCPE port map (CPU/t6(27),'0','0',CPU/t6_CLR(27),CPU/t6_PRE(27));
CPU/t6_CLR(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t6_PRE(27) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t628: FDCPE port map (CPU/t6(28),'0','0',CPU/t6_CLR(28),CPU/t6_PRE(28));
CPU/t6_CLR(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t6_PRE(28) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t629: FDCPE port map (CPU/t6(29),'0','0',CPU/t6_CLR(29),CPU/t6_PRE(29));
CPU/t6_CLR(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t6_PRE(29) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t630: FDCPE port map (CPU/t6(30),'0','0',CPU/t6_CLR(30),CPU/t6_PRE(30));
CPU/t6_CLR(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t6_PRE(30) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t631: FDCPE port map (CPU/t6(31),'0','0',CPU/t6_CLR(31),CPU/t6_PRE(31));
CPU/t6_CLR(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t6_PRE(31) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_CPU/t716: FDCPE port map (CPU/t7(16),'0','0',CPU/t7_CLR(16),CPU/t7_PRE(16));
CPU/t7_CLR(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$259);
CPU/t7_PRE(16) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$259);

FDCPE_CPU/t717: FDCPE port map (CPU/t7(17),'0','0',CPU/t7_CLR(17),CPU/t7_PRE(17));
CPU/t7_CLR(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$258);
CPU/t7_PRE(17) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$258);

FDCPE_CPU/t718: FDCPE port map (CPU/t7(18),'0','0',CPU/t7_CLR(18),CPU/t7_PRE(18));
CPU/t7_CLR(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$257);
CPU/t7_PRE(18) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$257);

FDCPE_CPU/t719: FDCPE port map (CPU/t7(19),'0','0',CPU/t7_CLR(19),CPU/t7_PRE(19));
CPU/t7_CLR(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$256);
CPU/t7_PRE(19) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$256);

FDCPE_CPU/t720: FDCPE port map (CPU/t7(20),'0','0',CPU/t7_CLR(20),CPU/t7_PRE(20));
CPU/t7_CLR(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$255);
CPU/t7_PRE(20) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$255);

FDCPE_CPU/t721: FDCPE port map (CPU/t7(21),'0','0',CPU/t7_CLR(21),CPU/t7_PRE(21));
CPU/t7_CLR(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$254);
CPU/t7_PRE(21) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$254);

FDCPE_CPU/t722: FDCPE port map (CPU/t7(22),'0','0',CPU/t7_CLR(22),CPU/t7_PRE(22));
CPU/t7_CLR(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$280);
CPU/t7_PRE(22) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$280);

FDCPE_CPU/t723: FDCPE port map (CPU/t7(23),'0','0',CPU/t7_CLR(23),CPU/t7_PRE(23));
CPU/t7_CLR(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$279);
CPU/t7_PRE(23) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$279);

FDCPE_CPU/t724: FDCPE port map (CPU/t7(24),'0','0',CPU/t7_CLR(24),CPU/t7_PRE(24));
CPU/t7_CLR(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$278);
CPU/t7_PRE(24) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$278);

FDCPE_CPU/t725: FDCPE port map (CPU/t7(25),'0','0',CPU/t7_CLR(25),CPU/t7_PRE(25));
CPU/t7_CLR(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$277);
CPU/t7_PRE(25) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$277);

FDCPE_CPU/t726: FDCPE port map (CPU/t7(26),'0','0',CPU/t7_CLR(26),CPU/t7_PRE(26));
CPU/t7_CLR(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);
CPU/t7_PRE(26) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(26)/CPU/MEM_WB_res(26)_D2);

FDCPE_CPU/t727: FDCPE port map (CPU/t7(27),'0','0',CPU/t7_CLR(27),CPU/t7_PRE(27));
CPU/t7_CLR(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$169);
CPU/t7_PRE(27) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$169);

FDCPE_CPU/t728: FDCPE port map (CPU/t7(28),'0','0',CPU/t7_CLR(28),CPU/t7_PRE(28));
CPU/t7_CLR(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$276);
CPU/t7_PRE(28) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$276);

FDCPE_CPU/t729: FDCPE port map (CPU/t7(29),'0','0',CPU/t7_CLR(29),CPU/t7_PRE(29));
CPU/t7_CLR(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$273);
CPU/t7_PRE(29) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$273);

FDCPE_CPU/t730: FDCPE port map (CPU/t7(30),'0','0',CPU/t7_CLR(30),CPU/t7_PRE(30));
CPU/t7_CLR(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$263);
CPU/t7_PRE(30) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$263);

FDCPE_CPU/t731: FDCPE port map (CPU/t7(31),'0','0',CPU/t7_CLR(31),CPU/t7_PRE(31));
CPU/t7_CLR(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$253);
CPU/t7_PRE(31) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$253);

FDCPE_PCout0: FDCPE port map (PCout(0),PCout_D(0),clkusr,'0','0');
PCout_D(0) <= (PCout(0) AND NOT CPU/IF_flush/CPU/IF_flush_D2);

FDCPE_PCout1: FDCPE port map (PCout(1),PCout_D(1),clkusr,'0','0');
PCout_D(1) <= (PCout(1) AND NOT CPU/IF_flush/CPU/IF_flush_D2);

FDCPE_PCout2: FDCPE port map (PCout(2),PCout_D(2),clkusr,'0','0');
PCout_D(2) <= ((PCout(2) AND CPU/stall/CPU/stall_D2)
	OR (CPU/I(0) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	CPU/Jump/CPU/Jump_D2)
	OR (NOT PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(0) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2));

FDCPE_PCout3: FDCPE port map (PCout(3),PCout_D(3),clkusr,'0','0');
PCout_D(3) <= ((PCout(3) AND CPU/stall/CPU/stall_D2)
	OR (CPU/I(1) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	CPU/Jump/CPU/Jump_D2)
	OR (PCout(3) AND NOT PCout(2) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(2) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(1) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(0) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	CPU/IF_flush/CPU/IF_flush_D2 AND NOT CPU/Jump/CPU/Jump_D2)
	OR (NOT PCout(2) AND NOT CPU/PC4out(1) AND CPU/PC4out(0) AND 
	CPU/I(0) AND NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND 
	NOT CPU/PC4out(5) AND NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2));

FDCPE_PCout4: FDCPE port map (PCout(4),PCout_D(4),clkusr,'0','0');
PCout_D(4) <= ((PCout(4) AND CPU/stall/CPU/stall_D2)
	OR (CPU/I(2) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	CPU/Jump/CPU/Jump_D2)
	OR (NOT PCout(3) AND PCout(4) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(4) AND NOT PCout(2) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND NOT PCout(4) AND PCout(2) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(2) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2)
	OR (CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(0) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (NOT CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(1) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2));

FDCPE_PCout5: FDCPE port map (PCout(5),PCout_D(5),clkusr,'0','0');
PCout_D(5) <= ((PCout(5) AND CPU/stall/CPU/stall_D2)
	OR (CPU/I(3) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	CPU/Jump/CPU/Jump_D2)
	OR (NOT PCout(4) AND PCout(5) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(3) AND PCout(5) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(5) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND NOT PCout(5) AND 
	NOT CPU/stall/CPU/stall_D2 AND NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(3) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(2) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(0) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(1) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2));

FDCPE_PCout6: FDCPE port map (PCout(6),PCout_D(6),clkusr,'0','0');
PCout_D(6) <= ((PCout(6) AND CPU/stall/CPU/stall_D2)
	OR (CPU/I(4) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	CPU/Jump/CPU/Jump_D2)
	OR (NOT PCout(3) AND PCout(6) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(2) AND PCout(6) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(4) AND PCout(6) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT PCout(5) AND PCout(6) AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (PCout(3) AND PCout(4) AND PCout(2) AND PCout(5) AND 
	NOT PCout(6) AND NOT CPU/stall/CPU/stall_D2 AND 
	NOT CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(4) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2)
	OR (NOT CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(0) AND 
	CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (NOT CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(3) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (CPU/PC4out(1) AND CPU/PC4out(0) AND CPU/I(1) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2)
	OR (CPU/PC4out(1) AND NOT CPU/PC4out(0) AND CPU/I(2) AND 
	NOT CPU/PC4out(2) AND NOT CPU/PC4out(3) AND NOT CPU/PC4out(4) AND NOT CPU/PC4out(5) AND 
	NOT CPU/PC4out(6) AND CPU/IF_flush/CPU/IF_flush_D2 AND 
	NOT CPU/Jump/CPU/Jump_D2));

FDCPE_clk_ring: FDCPE port map (clk_ring,clk_ring_D,clk,'0','0',NOT reset);
clk_ring_D <= (div/C(0) AND div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND 
	div/C(13) AND NOT div/C(14) AND NOT div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND NOT div/C(7) AND 
	div/C(8) AND div/C(9) AND NOT div/C(16));

FTCPE_div/C0: FTCPE port map (div/C(0),'1',clk,reset,'0');

FTCPE_div/C1: FTCPE port map (div/C(1),div/C(0),clk,reset,'0');

FTCPE_div/C2: FTCPE port map (div/C(2),div/C_T(2),clk,reset,'0');
div/C_T(2) <= (div/C(0) AND div/C(1));

FTCPE_div/C3: FTCPE port map (div/C(3),div/C_T(3),clk,reset,'0');
div/C_T(3) <= (div/C(0) AND div/C(1) AND div/C(2));

FTCPE_div/C4: FTCPE port map (div/C(4),div/C_T(4),clk,reset,'0');
div/C_T(4) <= ((NOT div/C(2))
	OR (NOT div/C(3))
	OR (NOT div/C(0))
	OR (NOT div/C(1))
	OR (div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND div/C(13) AND 
	NOT div/C(14) AND NOT div/C(15) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND 
	NOT div/C(7) AND div/C(8) AND div/C(9) AND NOT div/C(16)));

FTCPE_div/C5: FTCPE port map (div/C(5),div/C_T(5),clk,reset,'0');
div/C_T(5) <= (div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4));

FTCPE_div/C6: FTCPE port map (div/C(6),div/C_T(6),clk,reset,'0');
div/C_T(6) <= (div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5));

FTCPE_div/C7: FTCPE port map (div/C(7),div/C_T(7),clk,reset,'0');
div/C_T(7) <= (div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5) AND div/C(6));

FTCPE_div/C8: FTCPE port map (div/C(8),div/C_T(8),clk,reset,'0');
div/C_T(8) <= ((div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5) AND div/C(6) AND div/C(7))
	OR (div/C(0) AND div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND 
	div/C(13) AND NOT div/C(14) AND NOT div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND NOT div/C(7) AND 
	div/C(8) AND div/C(9) AND NOT div/C(16)));

FTCPE_div/C9: FTCPE port map (div/C(9),div/C_T(9),clk,reset,'0');
div/C_T(9) <= ((div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5) AND div/C(6) AND div/C(7) AND div/C(8))
	OR (div/C(0) AND div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND 
	div/C(13) AND NOT div/C(14) AND NOT div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND NOT div/C(7) AND 
	div/C(8) AND div/C(9) AND NOT div/C(16)));

FTCPE_div/C10: FTCPE port map (div/C(10),div/C_T(10),clk,reset,'0');
div/C_T(10) <= ((div/C(0) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5) AND div/C(6) AND div/C(7) AND div/C(8) AND 
	div/C(9))
	OR (div/C(0) AND div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND 
	div/C(13) AND NOT div/C(14) AND NOT div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND NOT div/C(7) AND 
	div/C(8) AND div/C(9) AND NOT div/C(16)));

FTCPE_div/C11: FTCPE port map (div/C(11),div/C_T(11),clk,reset,'0');
div/C_T(11) <= (div/C(0) AND div/C(10) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND div/C(4) AND div/C(5) AND div/C(6) AND div/C(7) AND 
	div/C(8) AND div/C(9));

FTCPE_div/C12: FTCPE port map (div/C(12),div/C_T(12),clk,reset,'0');
div/C_T(12) <= (div/C(0) AND div/C(10) AND div/C(11) AND div/C(1) AND 
	div/C(2) AND div/C(3) AND div/C(4) AND div/C(5) AND div/C(6) AND 
	div/C(7) AND div/C(8) AND div/C(9));

FTCPE_div/C13: FTCPE port map (div/C(13),div/C_T(13),clk,reset,'0');
div/C_T(13) <= ((div/C(0) AND div/C(10) AND div/C(11) AND div/C(12) AND 
	div/C(1) AND div/C(2) AND div/C(3) AND div/C(4) AND div/C(5) AND 
	div/C(6) AND div/C(7) AND div/C(8) AND div/C(9))
	OR (div/C(0) AND div/C(10) AND NOT div/C(11) AND NOT div/C(12) AND 
	div/C(13) AND NOT div/C(14) AND NOT div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND NOT div/C(4) AND NOT div/C(5) AND NOT div/C(6) AND NOT div/C(7) AND 
	div/C(8) AND div/C(9) AND NOT div/C(16)));

FTCPE_div/C14: FTCPE port map (div/C(14),div/C_T(14),clk,reset,'0');
div/C_T(14) <= (div/C(0) AND div/C(10) AND div/C(11) AND div/C(12) AND 
	div/C(13) AND div/C(1) AND div/C(2) AND div/C(3) AND div/C(4) AND 
	div/C(5) AND div/C(6) AND div/C(7) AND div/C(8) AND div/C(9));

FTCPE_div/C15: FTCPE port map (div/C(15),div/C_T(15),clk,reset,'0');
div/C_T(15) <= (div/C(0) AND div/C(10) AND div/C(11) AND div/C(12) AND 
	div/C(13) AND div/C(14) AND div/C(1) AND div/C(2) AND div/C(3) AND 
	div/C(4) AND div/C(5) AND div/C(6) AND div/C(7) AND div/C(8) AND 
	div/C(9));

FTCPE_div/C16: FTCPE port map (div/C(16),div/C_T(16),clk,reset,'0');
div/C_T(16) <= (div/C(0) AND div/C(10) AND div/C(11) AND div/C(12) AND 
	div/C(13) AND div/C(14) AND div/C(15) AND div/C(1) AND div/C(2) AND 
	div/C(3) AND div/C(4) AND div/C(5) AND div/C(6) AND div/C(7) AND 
	div/C(8) AND div/C(9));

FDCPE_s00: FDCPE port map (s0(0),'0','0',s0_CLR(0),s0_PRE(0));
s0_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s0_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s01: FDCPE port map (s0(1),'0','0',s0_CLR(1),s0_PRE(1));
s0_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s0_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s02: FDCPE port map (s0(2),'0','0',s0_CLR(2),s0_PRE(2));
s0_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s0_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s03: FDCPE port map (s0(3),'0','0',s0_CLR(3),s0_PRE(3));
s0_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s0_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s04: FDCPE port map (s0(4),'0','0',s0_CLR(4),s0_PRE(4));
s0_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s0_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s05: FDCPE port map (s0(5),'0','0',s0_CLR(5),s0_PRE(5));
s0_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s0_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s06: FDCPE port map (s0(6),'0','0',s0_CLR(6),s0_PRE(6));
s0_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s0_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s07: FDCPE port map (s0(7),'0','0',s0_CLR(7),s0_PRE(7));
s0_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s0_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s08: FDCPE port map (s0(8),'0','0',s0_CLR(8),s0_PRE(8));
s0_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s0_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s09: FDCPE port map (s0(9),'0','0',s0_CLR(9),s0_PRE(9));
s0_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s0_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s010: FDCPE port map (s0(10),'0','0',s0_CLR(10),s0_PRE(10));
s0_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s0_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s011: FDCPE port map (s0(11),'0','0',s0_CLR(11),s0_PRE(11));
s0_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s0_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s012: FDCPE port map (s0(12),'0','0',s0_CLR(12),s0_PRE(12));
s0_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s0_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s013: FDCPE port map (s0(13),'0','0',s0_CLR(13),s0_PRE(13));
s0_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s0_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s014: FDCPE port map (s0(14),'0','0',s0_CLR(14),s0_PRE(14));
s0_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s0_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s015: FDCPE port map (s0(15),'0','0',s0_CLR(15),s0_PRE(15));
s0_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s0_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s10: FDCPE port map (s1(0),'0','0',s1_CLR(0),s1_PRE(0));
s1_CLR(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s1_PRE(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s11: FDCPE port map (s1(1),'0','0',s1_CLR(1),s1_PRE(1));
s1_CLR(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s1_PRE(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s12: FDCPE port map (s1(2),'0','0',s1_CLR(2),s1_PRE(2));
s1_CLR(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s1_PRE(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s13: FDCPE port map (s1(3),'0','0',s1_CLR(3),s1_PRE(3));
s1_CLR(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s1_PRE(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s14: FDCPE port map (s1(4),'0','0',s1_CLR(4),s1_PRE(4));
s1_CLR(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s1_PRE(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s15: FDCPE port map (s1(5),'0','0',s1_CLR(5),s1_PRE(5));
s1_CLR(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s1_PRE(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s16: FDCPE port map (s1(6),'0','0',s1_CLR(6),s1_PRE(6));
s1_CLR(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s1_PRE(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s17: FDCPE port map (s1(7),'0','0',s1_CLR(7),s1_PRE(7));
s1_CLR(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s1_PRE(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s18: FDCPE port map (s1(8),'0','0',s1_CLR(8),s1_PRE(8));
s1_CLR(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s1_PRE(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s19: FDCPE port map (s1(9),'0','0',s1_CLR(9),s1_PRE(9));
s1_CLR(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s1_PRE(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s110: FDCPE port map (s1(10),'0','0',s1_CLR(10),s1_PRE(10));
s1_CLR(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s1_PRE(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s111: FDCPE port map (s1(11),'0','0',s1_CLR(11),s1_PRE(11));
s1_CLR(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s1_PRE(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s112: FDCPE port map (s1(12),'0','0',s1_CLR(12),s1_PRE(12));
s1_CLR(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s1_PRE(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s113: FDCPE port map (s1(13),'0','0',s1_CLR(13),s1_PRE(13));
s1_CLR(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s1_PRE(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s114: FDCPE port map (s1(14),'0','0',s1_CLR(14),s1_PRE(14));
s1_CLR(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s1_PRE(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s115: FDCPE port map (s1(15),'0','0',s1_CLR(15),s1_PRE(15));
s1_CLR(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s1_PRE(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s20: FDCPE port map (s2(0),'0','0',s2_CLR(0),s2_PRE(0));
s2_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s2_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s21: FDCPE port map (s2(1),'0','0',s2_CLR(1),s2_PRE(1));
s2_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s2_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s22: FDCPE port map (s2(2),'0','0',s2_CLR(2),s2_PRE(2));
s2_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s2_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s23: FDCPE port map (s2(3),'0','0',s2_CLR(3),s2_PRE(3));
s2_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s2_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s24: FDCPE port map (s2(4),'0','0',s2_CLR(4),s2_PRE(4));
s2_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s2_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s25: FDCPE port map (s2(5),'0','0',s2_CLR(5),s2_PRE(5));
s2_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s2_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s26: FDCPE port map (s2(6),'0','0',s2_CLR(6),s2_PRE(6));
s2_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s2_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s27: FDCPE port map (s2(7),'0','0',s2_CLR(7),s2_PRE(7));
s2_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s2_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s28: FDCPE port map (s2(8),'0','0',s2_CLR(8),s2_PRE(8));
s2_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s2_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s29: FDCPE port map (s2(9),'0','0',s2_CLR(9),s2_PRE(9));
s2_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s2_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s210: FDCPE port map (s2(10),'0','0',s2_CLR(10),s2_PRE(10));
s2_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s2_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s211: FDCPE port map (s2(11),'0','0',s2_CLR(11),s2_PRE(11));
s2_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s2_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s212: FDCPE port map (s2(12),'0','0',s2_CLR(12),s2_PRE(12));
s2_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s2_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s213: FDCPE port map (s2(13),'0','0',s2_CLR(13),s2_PRE(13));
s2_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s2_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s214: FDCPE port map (s2(14),'0','0',s2_CLR(14),s2_PRE(14));
s2_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s2_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s215: FDCPE port map (s2(15),'0','0',s2_CLR(15),s2_PRE(15));
s2_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s2_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s30: FDCPE port map (s3(0),'0','0',s3_CLR(0),s3_PRE(0));
s3_CLR(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s3_PRE(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s31: FDCPE port map (s3(1),'0','0',s3_CLR(1),s3_PRE(1));
s3_CLR(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s3_PRE(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s32: FDCPE port map (s3(2),'0','0',s3_CLR(2),s3_PRE(2));
s3_CLR(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s3_PRE(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s33: FDCPE port map (s3(3),'0','0',s3_CLR(3),s3_PRE(3));
s3_CLR(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s3_PRE(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s34: FDCPE port map (s3(4),'0','0',s3_CLR(4),s3_PRE(4));
s3_CLR(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s3_PRE(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s35: FDCPE port map (s3(5),'0','0',s3_CLR(5),s3_PRE(5));
s3_CLR(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s3_PRE(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s36: FDCPE port map (s3(6),'0','0',s3_CLR(6),s3_PRE(6));
s3_CLR(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s3_PRE(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s37: FDCPE port map (s3(7),'0','0',s3_CLR(7),s3_PRE(7));
s3_CLR(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s3_PRE(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s38: FDCPE port map (s3(8),'0','0',s3_CLR(8),s3_PRE(8));
s3_CLR(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s3_PRE(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s39: FDCPE port map (s3(9),'0','0',s3_CLR(9),s3_PRE(9));
s3_CLR(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s3_PRE(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s310: FDCPE port map (s3(10),'0','0',s3_CLR(10),s3_PRE(10));
s3_CLR(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s3_PRE(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s311: FDCPE port map (s3(11),'0','0',s3_CLR(11),s3_PRE(11));
s3_CLR(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s3_PRE(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s312: FDCPE port map (s3(12),'0','0',s3_CLR(12),s3_PRE(12));
s3_CLR(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s3_PRE(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s313: FDCPE port map (s3(13),'0','0',s3_CLR(13),s3_PRE(13));
s3_CLR(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s3_PRE(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s314: FDCPE port map (s3(14),'0','0',s3_CLR(14),s3_PRE(14));
s3_CLR(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s3_PRE(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s315: FDCPE port map (s3(15),'0','0',s3_CLR(15),s3_PRE(15));
s3_CLR(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s3_PRE(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s40: FDCPE port map (s4(0),'0','0',s4_CLR(0),s4_PRE(0));
s4_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s4_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s41: FDCPE port map (s4(1),'0','0',s4_CLR(1),s4_PRE(1));
s4_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s4_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s42: FDCPE port map (s4(2),'0','0',s4_CLR(2),s4_PRE(2));
s4_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s4_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s43: FDCPE port map (s4(3),'0','0',s4_CLR(3),s4_PRE(3));
s4_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s4_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s44: FDCPE port map (s4(4),'0','0',s4_CLR(4),s4_PRE(4));
s4_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s4_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s45: FDCPE port map (s4(5),'0','0',s4_CLR(5),s4_PRE(5));
s4_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s4_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s46: FDCPE port map (s4(6),'0','0',s4_CLR(6),s4_PRE(6));
s4_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s4_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s47: FDCPE port map (s4(7),'0','0',s4_CLR(7),s4_PRE(7));
s4_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s4_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s48: FDCPE port map (s4(8),'0','0',s4_CLR(8),s4_PRE(8));
s4_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s4_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s49: FDCPE port map (s4(9),'0','0',s4_CLR(9),s4_PRE(9));
s4_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s4_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s410: FDCPE port map (s4(10),'0','0',s4_CLR(10),s4_PRE(10));
s4_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s4_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s411: FDCPE port map (s4(11),'0','0',s4_CLR(11),s4_PRE(11));
s4_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s4_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s412: FDCPE port map (s4(12),'0','0',s4_CLR(12),s4_PRE(12));
s4_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s4_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s413: FDCPE port map (s4(13),'0','0',s4_CLR(13),s4_PRE(13));
s4_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s4_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s414: FDCPE port map (s4(14),'0','0',s4_CLR(14),s4_PRE(14));
s4_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s4_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s415: FDCPE port map (s4(15),'0','0',s4_CLR(15),s4_PRE(15));
s4_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s4_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s50: FDCPE port map (s5(0),'0','0',s5_CLR(0),s5_PRE(0));
s5_CLR(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s5_PRE(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s51: FDCPE port map (s5(1),'0','0',s5_CLR(1),s5_PRE(1));
s5_CLR(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s5_PRE(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s52: FDCPE port map (s5(2),'0','0',s5_CLR(2),s5_PRE(2));
s5_CLR(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s5_PRE(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s53: FDCPE port map (s5(3),'0','0',s5_CLR(3),s5_PRE(3));
s5_CLR(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s5_PRE(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s54: FDCPE port map (s5(4),'0','0',s5_CLR(4),s5_PRE(4));
s5_CLR(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s5_PRE(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s55: FDCPE port map (s5(5),'0','0',s5_CLR(5),s5_PRE(5));
s5_CLR(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s5_PRE(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s56: FDCPE port map (s5(6),'0','0',s5_CLR(6),s5_PRE(6));
s5_CLR(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s5_PRE(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s57: FDCPE port map (s5(7),'0','0',s5_CLR(7),s5_PRE(7));
s5_CLR(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s5_PRE(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s58: FDCPE port map (s5(8),'0','0',s5_CLR(8),s5_PRE(8));
s5_CLR(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s5_PRE(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s59: FDCPE port map (s5(9),'0','0',s5_CLR(9),s5_PRE(9));
s5_CLR(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s5_PRE(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s510: FDCPE port map (s5(10),'0','0',s5_CLR(10),s5_PRE(10));
s5_CLR(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s5_PRE(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s511: FDCPE port map (s5(11),'0','0',s5_CLR(11),s5_PRE(11));
s5_CLR(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s5_PRE(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s512: FDCPE port map (s5(12),'0','0',s5_CLR(12),s5_PRE(12));
s5_CLR(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s5_PRE(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s513: FDCPE port map (s5(13),'0','0',s5_CLR(13),s5_PRE(13));
s5_CLR(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s5_PRE(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s514: FDCPE port map (s5(14),'0','0',s5_CLR(14),s5_PRE(14));
s5_CLR(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s5_PRE(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s515: FDCPE port map (s5(15),'0','0',s5_CLR(15),s5_PRE(15));
s5_CLR(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s5_PRE(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s60: FDCPE port map (s6(0),'0','0',s6_CLR(0),s6_PRE(0));
s6_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s6_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s61: FDCPE port map (s6(1),'0','0',s6_CLR(1),s6_PRE(1));
s6_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s6_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s62: FDCPE port map (s6(2),'0','0',s6_CLR(2),s6_PRE(2));
s6_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s6_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s63: FDCPE port map (s6(3),'0','0',s6_CLR(3),s6_PRE(3));
s6_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s6_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s64: FDCPE port map (s6(4),'0','0',s6_CLR(4),s6_PRE(4));
s6_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s6_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s65: FDCPE port map (s6(5),'0','0',s6_CLR(5),s6_PRE(5));
s6_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s6_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s66: FDCPE port map (s6(6),'0','0',s6_CLR(6),s6_PRE(6));
s6_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s6_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s67: FDCPE port map (s6(7),'0','0',s6_CLR(7),s6_PRE(7));
s6_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s6_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s68: FDCPE port map (s6(8),'0','0',s6_CLR(8),s6_PRE(8));
s6_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s6_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s69: FDCPE port map (s6(9),'0','0',s6_CLR(9),s6_PRE(9));
s6_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s6_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s610: FDCPE port map (s6(10),'0','0',s6_CLR(10),s6_PRE(10));
s6_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s6_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s611: FDCPE port map (s6(11),'0','0',s6_CLR(11),s6_PRE(11));
s6_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s6_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s612: FDCPE port map (s6(12),'0','0',s6_CLR(12),s6_PRE(12));
s6_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s6_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s613: FDCPE port map (s6(13),'0','0',s6_CLR(13),s6_PRE(13));
s6_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s6_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s614: FDCPE port map (s6(14),'0','0',s6_CLR(14),s6_PRE(14));
s6_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s6_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s615: FDCPE port map (s6(15),'0','0',s6_CLR(15),s6_PRE(15));
s6_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s6_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);

FDCPE_s70: FDCPE port map (s7(0),'0','0',s7_CLR(0),s7_PRE(0));
s7_CLR(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$275);
s7_PRE(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$275);

FDCPE_s71: FDCPE port map (s7(1),'0','0',s7_CLR(1),s7_PRE(1));
s7_CLR(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$274);
s7_PRE(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$274);

FDCPE_s72: FDCPE port map (s7(2),'0','0',s7_CLR(2),s7_PRE(2));
s7_CLR(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$272);
s7_PRE(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$272);

FDCPE_s73: FDCPE port map (s7(3),'0','0',s7_CLR(3),s7_PRE(3));
s7_CLR(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$271);
s7_PRE(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$271);

FDCPE_s74: FDCPE port map (s7(4),'0','0',s7_CLR(4),s7_PRE(4));
s7_CLR(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$270);
s7_PRE(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$270);

FDCPE_s75: FDCPE port map (s7(5),'0','0',s7_CLR(5),s7_PRE(5));
s7_CLR(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$269);
s7_PRE(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$269);

FDCPE_s76: FDCPE port map (s7(6),'0','0',s7_CLR(6),s7_PRE(6));
s7_CLR(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$268);
s7_PRE(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$268);

FDCPE_s77: FDCPE port map (s7(7),'0','0',s7_CLR(7),s7_PRE(7));
s7_CLR(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$267);
s7_PRE(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$267);

FDCPE_s78: FDCPE port map (s7(8),'0','0',s7_CLR(8),s7_PRE(8));
s7_CLR(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$266);
s7_PRE(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$266);

FDCPE_s79: FDCPE port map (s7(9),'0','0',s7_CLR(9),s7_PRE(9));
s7_CLR(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
s7_PRE(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_s710: FDCPE port map (s7(10),'0','0',s7_CLR(10),s7_PRE(10));
s7_CLR(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$265);
s7_PRE(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$265);

FDCPE_s711: FDCPE port map (s7(11),'0','0',s7_CLR(11),s7_PRE(11));
s7_CLR(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$264);
s7_PRE(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$264);

FDCPE_s712: FDCPE port map (s7(12),'0','0',s7_CLR(12),s7_PRE(12));
s7_CLR(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$262);
s7_PRE(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$262);

FDCPE_s713: FDCPE port map (s7(13),'0','0',s7_CLR(13),s7_PRE(13));
s7_CLR(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$261);
s7_PRE(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$261);

FDCPE_s714: FDCPE port map (s7(14),'0','0',s7_CLR(14),s7_PRE(14));
s7_CLR(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
s7_PRE(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_s715: FDCPE port map (s7(15),'0','0',s7_CLR(15),s7_PRE(15));
s7_CLR(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$260);
s7_PRE(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND NOT CPU/MEM_WB_regres(3) AND 
	CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$260);


ssdin(0)/ssdin(0)_D2 <= ((NOT ssdsel(0) AND t3(0) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t7(8) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND s0(0) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s1(0) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s2(0) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s4(8) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s5(8) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s6(8) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s3(0) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s0(8) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s1(8) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s2(8) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s3(8) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR ($OpTx$BIN_STEP$3482)
	OR ($OpTx$BIN_STEP$3481)
	OR (NOT ssdsel(0) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(1))
	OR (NOT ssdsel(1) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(3))
	OR (NOT ssdsel(2) AND NOT ssdsel(3))
	OR (NOT ssdsel(1) AND NOT ssdsel(3))
	OR (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3)));


ssdin(1)/ssdin(1)_D2 <= ((NOT ssdsel(0) AND t3(1) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t7(9) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND s0(1) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s1(1) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s2(1) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s4(9) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s5(9) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s6(9) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s3(1) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s0(9) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s1(9) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s2(9) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s3(9) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR ($OpTx$BIN_STEP$3484)
	OR ($OpTx$BIN_STEP$3483)
	OR (NOT ssdsel(0) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(1))
	OR (NOT ssdsel(1) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(3))
	OR (NOT ssdsel(2) AND NOT ssdsel(3))
	OR (NOT ssdsel(1) AND NOT ssdsel(3))
	OR (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3)));


ssdin(2)/ssdin(2)_D2 <= ((NOT ssdsel(0) AND s3(2) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(2) AND s7(10) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND t0(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND t1(2) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND t2(2) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t4(10) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t5(10) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t6(10) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND t3(2) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t0(10) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t1(10) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t2(10) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(2) AND t3(10) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR ($OpTx$BIN_STEP$3486)
	OR ($OpTx$BIN_STEP$3485)
	OR (NOT ssdsel(0) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(1))
	OR (NOT ssdsel(1) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(3))
	OR (NOT ssdsel(2) AND NOT ssdsel(3))
	OR (NOT ssdsel(1) AND NOT ssdsel(3))
	OR (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3)));


ssdin(3)/ssdin(3)_D2 <= ((NOT ssdsel(2) AND s3(11) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND t5(3) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND t7(3) AND regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND t3(3) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND regsel(3) AND NOT regsel(4))
	OR (NOT ssdsel(0) AND s4(3) AND regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s6(3) AND regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s0(3) AND NOT regsel(2) AND NOT regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s2(3) AND NOT regsel(2) AND regsel(1) AND 
	NOT regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s5(3) AND regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s1(3) AND NOT regsel(2) AND NOT regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR (NOT ssdsel(0) AND s3(3) AND NOT regsel(2) AND regsel(1) AND 
	regsel(0) AND modesel AND NOT regsel(3) AND regsel(4))
	OR ($OpTx$BIN_STEP$3488)
	OR ($OpTx$BIN_STEP$3487)
	OR (NOT ssdsel(0) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(1))
	OR (NOT ssdsel(1) AND NOT ssdsel(2))
	OR (NOT ssdsel(0) AND NOT ssdsel(3))
	OR (NOT ssdsel(2) AND NOT ssdsel(3))
	OR (NOT ssdsel(1) AND NOT ssdsel(3))
	OR (ssdsel(0) AND ssdsel(1) AND ssdsel(2) AND ssdsel(3)));

FDCPE_t00: FDCPE port map (t0(0),'0','0',t0_CLR(0),t0_PRE(0));
t0_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t0_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t01: FDCPE port map (t0(1),'0','0',t0_CLR(1),t0_PRE(1));
t0_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t0_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t02: FDCPE port map (t0(2),'0','0',t0_CLR(2),t0_PRE(2));
t0_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t0_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t03: FDCPE port map (t0(3),'0','0',t0_CLR(3),t0_PRE(3));
t0_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t0_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t04: FDCPE port map (t0(4),'0','0',t0_CLR(4),t0_PRE(4));
t0_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t0_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t05: FDCPE port map (t0(5),'0','0',t0_CLR(5),t0_PRE(5));
t0_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t0_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t06: FDCPE port map (t0(6),'0','0',t0_CLR(6),t0_PRE(6));
t0_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t0_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t07: FDCPE port map (t0(7),'0','0',t0_CLR(7),t0_PRE(7));
t0_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t0_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t08: FDCPE port map (t0(8),'0','0',t0_CLR(8),t0_PRE(8));
t0_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t0_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t09: FDCPE port map (t0(9),'0','0',t0_CLR(9),t0_PRE(9));
t0_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t0_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t010: FDCPE port map (t0(10),'0','0',t0_CLR(10),t0_PRE(10));
t0_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t0_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t011: FDCPE port map (t0(11),'0','0',t0_CLR(11),t0_PRE(11));
t0_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t0_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t012: FDCPE port map (t0(12),'0','0',t0_CLR(12),t0_PRE(12));
t0_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t0_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t013: FDCPE port map (t0(13),'0','0',t0_CLR(13),t0_PRE(13));
t0_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t0_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t014: FDCPE port map (t0(14),'0','0',t0_CLR(14),t0_PRE(14));
t0_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t0_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t015: FDCPE port map (t0(15),'0','0',t0_CLR(15),t0_PRE(15));
t0_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t0_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t10: FDCPE port map (t1(0),'0','0',t1_CLR(0),t1_PRE(0));
t1_CLR(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t1_PRE(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t11: FDCPE port map (t1(1),'0','0',t1_CLR(1),t1_PRE(1));
t1_CLR(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t1_PRE(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t12: FDCPE port map (t1(2),'0','0',t1_CLR(2),t1_PRE(2));
t1_CLR(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t1_PRE(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t13: FDCPE port map (t1(3),'0','0',t1_CLR(3),t1_PRE(3));
t1_CLR(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t1_PRE(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t14: FDCPE port map (t1(4),'0','0',t1_CLR(4),t1_PRE(4));
t1_CLR(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t1_PRE(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t15: FDCPE port map (t1(5),'0','0',t1_CLR(5),t1_PRE(5));
t1_CLR(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t1_PRE(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t16: FDCPE port map (t1(6),'0','0',t1_CLR(6),t1_PRE(6));
t1_CLR(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t1_PRE(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t17: FDCPE port map (t1(7),'0','0',t1_CLR(7),t1_PRE(7));
t1_CLR(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t1_PRE(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t18: FDCPE port map (t1(8),'0','0',t1_CLR(8),t1_PRE(8));
t1_CLR(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t1_PRE(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t19: FDCPE port map (t1(9),'0','0',t1_CLR(9),t1_PRE(9));
t1_CLR(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t1_PRE(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t110: FDCPE port map (t1(10),'0','0',t1_CLR(10),t1_PRE(10));
t1_CLR(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t1_PRE(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t111: FDCPE port map (t1(11),'0','0',t1_CLR(11),t1_PRE(11));
t1_CLR(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t1_PRE(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t112: FDCPE port map (t1(12),'0','0',t1_CLR(12),t1_PRE(12));
t1_CLR(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t1_PRE(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t113: FDCPE port map (t1(13),'0','0',t1_CLR(13),t1_PRE(13));
t1_CLR(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t1_PRE(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t114: FDCPE port map (t1(14),'0','0',t1_CLR(14),t1_PRE(14));
t1_CLR(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t1_PRE(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t115: FDCPE port map (t1(15),'0','0',t1_CLR(15),t1_PRE(15));
t1_CLR(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t1_PRE(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t20: FDCPE port map (t2(0),'0','0',t2_CLR(0),t2_PRE(0));
t2_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t2_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t21: FDCPE port map (t2(1),'0','0',t2_CLR(1),t2_PRE(1));
t2_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t2_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t22: FDCPE port map (t2(2),'0','0',t2_CLR(2),t2_PRE(2));
t2_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t2_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t23: FDCPE port map (t2(3),'0','0',t2_CLR(3),t2_PRE(3));
t2_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t2_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t24: FDCPE port map (t2(4),'0','0',t2_CLR(4),t2_PRE(4));
t2_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t2_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t25: FDCPE port map (t2(5),'0','0',t2_CLR(5),t2_PRE(5));
t2_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t2_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t26: FDCPE port map (t2(6),'0','0',t2_CLR(6),t2_PRE(6));
t2_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t2_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t27: FDCPE port map (t2(7),'0','0',t2_CLR(7),t2_PRE(7));
t2_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t2_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t28: FDCPE port map (t2(8),'0','0',t2_CLR(8),t2_PRE(8));
t2_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t2_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t29: FDCPE port map (t2(9),'0','0',t2_CLR(9),t2_PRE(9));
t2_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t2_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t210: FDCPE port map (t2(10),'0','0',t2_CLR(10),t2_PRE(10));
t2_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t2_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t211: FDCPE port map (t2(11),'0','0',t2_CLR(11),t2_PRE(11));
t2_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t2_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t212: FDCPE port map (t2(12),'0','0',t2_CLR(12),t2_PRE(12));
t2_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t2_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t213: FDCPE port map (t2(13),'0','0',t2_CLR(13),t2_PRE(13));
t2_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t2_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t214: FDCPE port map (t2(14),'0','0',t2_CLR(14),t2_PRE(14));
t2_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t2_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t215: FDCPE port map (t2(15),'0','0',t2_CLR(15),t2_PRE(15));
t2_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t2_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t30: FDCPE port map (t3(0),'0','0',t3_CLR(0),t3_PRE(0));
t3_CLR(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t3_PRE(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t31: FDCPE port map (t3(1),'0','0',t3_CLR(1),t3_PRE(1));
t3_CLR(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t3_PRE(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t32: FDCPE port map (t3(2),'0','0',t3_CLR(2),t3_PRE(2));
t3_CLR(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t3_PRE(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t33: FDCPE port map (t3(3),'0','0',t3_CLR(3),t3_PRE(3));
t3_CLR(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t3_PRE(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t34: FDCPE port map (t3(4),'0','0',t3_CLR(4),t3_PRE(4));
t3_CLR(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t3_PRE(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t35: FDCPE port map (t3(5),'0','0',t3_CLR(5),t3_PRE(5));
t3_CLR(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t3_PRE(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t36: FDCPE port map (t3(6),'0','0',t3_CLR(6),t3_PRE(6));
t3_CLR(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t3_PRE(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t37: FDCPE port map (t3(7),'0','0',t3_CLR(7),t3_PRE(7));
t3_CLR(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t3_PRE(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t38: FDCPE port map (t3(8),'0','0',t3_CLR(8),t3_PRE(8));
t3_CLR(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t3_PRE(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t39: FDCPE port map (t3(9),'0','0',t3_CLR(9),t3_PRE(9));
t3_CLR(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t3_PRE(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t310: FDCPE port map (t3(10),'0','0',t3_CLR(10),t3_PRE(10));
t3_CLR(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t3_PRE(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t311: FDCPE port map (t3(11),'0','0',t3_CLR(11),t3_PRE(11));
t3_CLR(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t3_PRE(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t312: FDCPE port map (t3(12),'0','0',t3_CLR(12),t3_PRE(12));
t3_CLR(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t3_PRE(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t313: FDCPE port map (t3(13),'0','0',t3_CLR(13),t3_PRE(13));
t3_CLR(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t3_PRE(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t314: FDCPE port map (t3(14),'0','0',t3_CLR(14),t3_PRE(14));
t3_CLR(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t3_PRE(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t315: FDCPE port map (t3(15),'0','0',t3_CLR(15),t3_PRE(15));
t3_CLR(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t3_PRE(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND NOT CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t40: FDCPE port map (t4(0),'0','0',t4_CLR(0),t4_PRE(0));
t4_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t4_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t41: FDCPE port map (t4(1),'0','0',t4_CLR(1),t4_PRE(1));
t4_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t4_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t42: FDCPE port map (t4(2),'0','0',t4_CLR(2),t4_PRE(2));
t4_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t4_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t43: FDCPE port map (t4(3),'0','0',t4_CLR(3),t4_PRE(3));
t4_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t4_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t44: FDCPE port map (t4(4),'0','0',t4_CLR(4),t4_PRE(4));
t4_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t4_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t45: FDCPE port map (t4(5),'0','0',t4_CLR(5),t4_PRE(5));
t4_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t4_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t46: FDCPE port map (t4(6),'0','0',t4_CLR(6),t4_PRE(6));
t4_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t4_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t47: FDCPE port map (t4(7),'0','0',t4_CLR(7),t4_PRE(7));
t4_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t4_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t48: FDCPE port map (t4(8),'0','0',t4_CLR(8),t4_PRE(8));
t4_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t4_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t49: FDCPE port map (t4(9),'0','0',t4_CLR(9),t4_PRE(9));
t4_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t4_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t410: FDCPE port map (t4(10),'0','0',t4_CLR(10),t4_PRE(10));
t4_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t4_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t411: FDCPE port map (t4(11),'0','0',t4_CLR(11),t4_PRE(11));
t4_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t4_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t412: FDCPE port map (t4(12),'0','0',t4_CLR(12),t4_PRE(12));
t4_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t4_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t413: FDCPE port map (t4(13),'0','0',t4_CLR(13),t4_PRE(13));
t4_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t4_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t414: FDCPE port map (t4(14),'0','0',t4_CLR(14),t4_PRE(14));
t4_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t4_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t415: FDCPE port map (t4(15),'0','0',t4_CLR(15),t4_PRE(15));
t4_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t4_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t50: FDCPE port map (t5(0),'0','0',t5_CLR(0),t5_PRE(0));
t5_CLR(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t5_PRE(0) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t51: FDCPE port map (t5(1),'0','0',t5_CLR(1),t5_PRE(1));
t5_CLR(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t5_PRE(1) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t52: FDCPE port map (t5(2),'0','0',t5_CLR(2),t5_PRE(2));
t5_CLR(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t5_PRE(2) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t53: FDCPE port map (t5(3),'0','0',t5_CLR(3),t5_PRE(3));
t5_CLR(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t5_PRE(3) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t54: FDCPE port map (t5(4),'0','0',t5_CLR(4),t5_PRE(4));
t5_CLR(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t5_PRE(4) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t55: FDCPE port map (t5(5),'0','0',t5_CLR(5),t5_PRE(5));
t5_CLR(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t5_PRE(5) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t56: FDCPE port map (t5(6),'0','0',t5_CLR(6),t5_PRE(6));
t5_CLR(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t5_PRE(6) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t57: FDCPE port map (t5(7),'0','0',t5_CLR(7),t5_PRE(7));
t5_CLR(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t5_PRE(7) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t58: FDCPE port map (t5(8),'0','0',t5_CLR(8),t5_PRE(8));
t5_CLR(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t5_PRE(8) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t59: FDCPE port map (t5(9),'0','0',t5_CLR(9),t5_PRE(9));
t5_CLR(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t5_PRE(9) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t510: FDCPE port map (t5(10),'0','0',t5_CLR(10),t5_PRE(10));
t5_CLR(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t5_PRE(10) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t511: FDCPE port map (t5(11),'0','0',t5_CLR(11),t5_PRE(11));
t5_CLR(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t5_PRE(11) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t512: FDCPE port map (t5(12),'0','0',t5_CLR(12),t5_PRE(12));
t5_CLR(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t5_PRE(12) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t513: FDCPE port map (t5(13),'0','0',t5_CLR(13),t5_PRE(13));
t5_CLR(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t5_PRE(13) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t514: FDCPE port map (t5(14),'0','0',t5_CLR(14),t5_PRE(14));
t5_CLR(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t5_PRE(14) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t515: FDCPE port map (t5(15),'0','0',t5_CLR(15),t5_PRE(15));
t5_CLR(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t5_PRE(15) <= (CPU/MEM_WB_regres(0) AND NOT CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t60: FDCPE port map (t6(0),'0','0',t6_CLR(0),t6_PRE(0));
t6_CLR(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t6_PRE(0) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t61: FDCPE port map (t6(1),'0','0',t6_CLR(1),t6_PRE(1));
t6_CLR(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t6_PRE(1) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t62: FDCPE port map (t6(2),'0','0',t6_CLR(2),t6_PRE(2));
t6_CLR(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t6_PRE(2) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t63: FDCPE port map (t6(3),'0','0',t6_CLR(3),t6_PRE(3));
t6_CLR(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t6_PRE(3) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t64: FDCPE port map (t6(4),'0','0',t6_CLR(4),t6_PRE(4));
t6_CLR(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t6_PRE(4) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t65: FDCPE port map (t6(5),'0','0',t6_CLR(5),t6_PRE(5));
t6_CLR(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t6_PRE(5) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t66: FDCPE port map (t6(6),'0','0',t6_CLR(6),t6_PRE(6));
t6_CLR(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t6_PRE(6) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t67: FDCPE port map (t6(7),'0','0',t6_CLR(7),t6_PRE(7));
t6_CLR(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t6_PRE(7) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t68: FDCPE port map (t6(8),'0','0',t6_CLR(8),t6_PRE(8));
t6_CLR(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t6_PRE(8) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t69: FDCPE port map (t6(9),'0','0',t6_CLR(9),t6_PRE(9));
t6_CLR(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t6_PRE(9) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t610: FDCPE port map (t6(10),'0','0',t6_CLR(10),t6_PRE(10));
t6_CLR(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t6_PRE(10) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t611: FDCPE port map (t6(11),'0','0',t6_CLR(11),t6_PRE(11));
t6_CLR(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t6_PRE(11) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t612: FDCPE port map (t6(12),'0','0',t6_CLR(12),t6_PRE(12));
t6_CLR(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t6_PRE(12) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t613: FDCPE port map (t6(13),'0','0',t6_CLR(13),t6_PRE(13));
t6_CLR(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t6_PRE(13) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t614: FDCPE port map (t6(14),'0','0',t6_CLR(14),t6_PRE(14));
t6_CLR(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t6_PRE(14) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t615: FDCPE port map (t6(15),'0','0',t6_CLR(15),t6_PRE(15));
t6_CLR(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t6_PRE(15) <= (NOT CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

FDCPE_t70: FDCPE port map (t7(0),'0','0',t7_CLR(0),t7_PRE(0));
t7_CLR(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$118);
t7_PRE(0) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$118);

FDCPE_t71: FDCPE port map (t7(1),'0','0',t7_CLR(1),t7_PRE(1));
t7_CLR(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$117);
t7_PRE(1) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$117);

FDCPE_t72: FDCPE port map (t7(2),'0','0',t7_CLR(2),t7_PRE(2));
t7_CLR(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$115);
t7_PRE(2) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$115);

FDCPE_t73: FDCPE port map (t7(3),'0','0',t7_CLR(3),t7_PRE(3));
t7_CLR(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$114);
t7_PRE(3) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$114);

FDCPE_t74: FDCPE port map (t7(4),'0','0',t7_CLR(4),t7_PRE(4));
t7_CLR(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$113);
t7_PRE(4) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$113);

FDCPE_t75: FDCPE port map (t7(5),'0','0',t7_CLR(5),t7_PRE(5));
t7_CLR(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$112);
t7_PRE(5) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$112);

FDCPE_t76: FDCPE port map (t7(6),'0','0',t7_CLR(6),t7_PRE(6));
t7_CLR(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$111);
t7_PRE(6) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$111);

FDCPE_t77: FDCPE port map (t7(7),'0','0',t7_CLR(7),t7_PRE(7));
t7_CLR(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$110);
t7_PRE(7) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$110);

FDCPE_t78: FDCPE port map (t7(8),'0','0',t7_CLR(8),t7_PRE(8));
t7_CLR(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$109);
t7_PRE(8) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$109);

FDCPE_t79: FDCPE port map (t7(9),'0','0',t7_CLR(9),t7_PRE(9));
t7_CLR(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);
t7_PRE(9) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(9)/CPU/MEM_WB_res(9)_D2);

FDCPE_t710: FDCPE port map (t7(10),'0','0',t7_CLR(10),t7_PRE(10));
t7_CLR(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$108);
t7_PRE(10) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$108);

FDCPE_t711: FDCPE port map (t7(11),'0','0',t7_CLR(11),t7_PRE(11));
t7_CLR(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$107);
t7_PRE(11) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$107);

FDCPE_t712: FDCPE port map (t7(12),'0','0',t7_CLR(12),t7_PRE(12));
t7_CLR(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$105);
t7_PRE(12) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$105);

FDCPE_t713: FDCPE port map (t7(13),'0','0',t7_CLR(13),t7_PRE(13));
t7_CLR(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$104);
t7_PRE(13) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$104);

FDCPE_t714: FDCPE port map (t7(14),'0','0',t7_CLR(14),t7_PRE(14));
t7_CLR(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);
t7_PRE(14) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND CPU/MEM_WB_res(14)/CPU/MEM_WB_res(14)_D2);

FDCPE_t715: FDCPE port map (t7(15),'0','0',t7_CLR(15),t7_PRE(15));
t7_CLR(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND NOT $OpTx$FX_DC$103);
t7_PRE(15) <= (CPU/MEM_WB_regres(0) AND CPU/MEM_WB_regres(1) AND 
	CPU/MEM_WB_WBctr(0) AND CPU/MEM_WB_regres(2) AND CPU/MEM_WB_regres(3) AND 
	NOT CPU/MEM_WB_regres(4) AND $OpTx$FX_DC$103);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
