
---------- Begin Simulation Statistics ----------
final_tick                               2541833827500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   221857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.92                       # Real time elapsed on the host
host_tick_rate                              624863075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198088                       # Number of instructions simulated
sim_ops                                       4198088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011824                       # Number of seconds simulated
sim_ticks                                 11823982500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.709140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378766                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847178                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2419                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75575                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803676                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52985                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225507                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64138                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26781                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198088                       # Number of instructions committed
system.cpu.committedOps                       4198088                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629902                       # CPI: cycles per instruction
system.cpu.discardedOps                        189692                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608110                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452738                       # DTB hits
system.cpu.dtb.data_misses                       7670                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406176                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849641                       # DTB read hits
system.cpu.dtb.read_misses                       6877                       # DTB read misses
system.cpu.dtb.write_accesses                  201934                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603097                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3375920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028821                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659741                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16732419                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177623                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  956327                       # ITB accesses
system.cpu.itb.fetch_acv                          638                       # ITB acv
system.cpu.itb.fetch_hits                      949263                       # ITB hits
system.cpu.itb.fetch_misses                      7064                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10917222500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9243500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17678000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884224000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11828368000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7983588500     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3844779500     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23634822                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85451      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542580     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839893     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593001     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198088                       # Class of committed instruction
system.cpu.quiesceCycles                        13143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6902403                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     23048458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     23048458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     23048458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     23048458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118197.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118197.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118197.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118197.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13285492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13285492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13285492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13285492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68130.728205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68130.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68130.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68130.728205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22698961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22698961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     13085995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     13085995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68156.223958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68156.223958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266540                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539418780000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266540                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204159                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204159                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128149                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86507                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34258                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40946                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11106560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11106560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157466                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157026     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157466                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820641037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376293500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461755250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471085948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378631142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849717090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471085948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471085948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188628155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188628155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188628155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471085948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378631142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038345245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121136                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2248                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5848                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007110500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757923000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13680.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32430.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.035439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.460413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.766816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34367     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24275     29.86%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9897     12.17%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4593      5.65%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2339      2.88%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1446      1.78%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          966      1.19%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.75%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2800      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.054956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.427897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.919567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1297     17.73%     17.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5539     75.72%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.11%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            77      1.05%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6509     88.98%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.41%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.41%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.26%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9389440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7607232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11823977500                       # Total gap between requests
system.mem_ctrls.avgGap                      42513.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7607232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418160294.131017208099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375941016.489156663418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643373076.710829019547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2507081750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250841250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290203764250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28806.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32176.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395685.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315038220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167416425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561225420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309373740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5157783510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197012640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640873475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.218267                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    460839500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10968463000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265500900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141098100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486283980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311091120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5110215870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7484283090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.974811                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564675000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10864627500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11816782500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1631147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1631147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1631147                       # number of overall hits
system.cpu.icache.overall_hits::total         1631147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87097                       # number of overall misses
system.cpu.icache.overall_misses::total         87097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5357311000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5357311000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5357311000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5357311000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1718244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1718244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050690                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050690                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61509.707567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61509.707567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61509.707567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61509.707567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86507                       # number of writebacks
system.cpu.icache.writebacks::total             86507                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5270215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5270215000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5270215000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5270215000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050690                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050690                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050690                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050690                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60509.719049                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60509.719049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60509.719049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60509.719049                       # average overall mshr miss latency
system.cpu.icache.replacements                  86507                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1631147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1631147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5357311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5357311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1718244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61509.707567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61509.707567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5270215000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5270215000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60509.719049                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60509.719049                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1654170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.104800                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3523584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3523584                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313428                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105760                       # number of overall misses
system.cpu.dcache.overall_misses::total        105760                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783177500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783177500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783177500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783177500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419188                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419188                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64137.457451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64137.457451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64137.457451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64137.457451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4401336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4401336500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4401336500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4401336500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048671                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63720.071519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63720.071519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63720.071519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63720.071519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3302960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3302960500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059253                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67046.129019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67046.129019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66845.792759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66845.792759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480217000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480217000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61601.122203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61601.122203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59406.763601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59406.763601                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63722000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63722000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71197.765363                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71197.765363                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62827000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62827000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70197.765363                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70197.765363                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541833827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.484117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.951224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.484117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952936                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552351529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 634768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   634761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.66                       # Real time elapsed on the host
host_tick_rate                              708620402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399372                       # Number of instructions simulated
sim_ops                                       7399372                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008260                       # Number of seconds simulated
sim_ticks                                  8260355000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.915984                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195722                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               544944                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             44723                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            501293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37309                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197058                       # Number of indirect misses.
system.cpu.branchPred.lookups                  627694                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19303                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460130                       # Number of instructions committed
system.cpu.committedOps                       2460130                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.669638                       # CPI: cycles per instruction
system.cpu.discardedOps                        115008                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165648                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825260                       # DTB hits
system.cpu.dtb.data_misses                       3141                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108309                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483696                       # DTB read hits
system.cpu.dtb.read_misses                       2680                       # DTB read misses
system.cpu.dtb.write_accesses                   57339                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341564                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4638                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1953822                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            570627                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12334952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149933                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  352435                       # ITB accesses
system.cpu.itb.fetch_acv                          238                       # ITB acv
system.cpu.itb.fetch_hits                      349450                       # ITB hits
system.cpu.itb.fetch_misses                      2985                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.81%      4.81% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5079     80.02%     85.06% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6347                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9928                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2306     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3234     57.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5587                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2303     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2303     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4653                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5922755500     71.70%     71.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65927500      0.80%     72.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9985000      0.12%     72.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2261408000     27.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8260076000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998699                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832826                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6914416000     83.71%     83.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1345660000     16.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16408177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521976     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485350     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339069     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58788      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460130                       # Class of committed instruction
system.cpu.quiesceCycles                       112533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4073225                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2660766516                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2660766516                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2660766516                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2660766516                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118161.760192                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118161.760192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118161.760192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118161.760192                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           409                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.083333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1533601025                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1533601025                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1533601025                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1533601025                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68105.561107                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68105.561107                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68105.561107                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68105.561107                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6224475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6224475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115268.055556                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115268.055556                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3524475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3524475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65268.055556                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65268.055556                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2654542041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2654542041                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118168.716213                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118168.716213                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1530076550                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1530076550                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68112.382033                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68112.382033                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91478                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41713                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72084                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15388                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18238                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 365913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9227008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9227008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3380480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3383399                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14048103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130139                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001714                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041360                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  129916     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     223      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130139                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           724572782                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184091500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383020000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4613632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2148544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6762176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4613632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4613632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2669632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2669632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41713                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41713                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558527085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260103107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             818630192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558527085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558527085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323186110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323186110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323186110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558527085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260103107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1141816302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113703                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113703                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1070                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5167                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1520949250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3404761750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15138.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33888.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        88                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113703                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    287                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.624509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.491909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.823871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25774     41.13%     41.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18695     29.83%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7834     12.50%     83.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3578      5.71%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1903      3.04%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1083      1.73%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          590      0.94%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          471      0.75%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2742      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62670                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.506642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.753274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.219468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1461     21.09%     21.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            902     13.02%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4171     60.22%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           214      3.09%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            85      1.23%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      0.58%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20      0.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.14%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.14%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6055     87.42%     87.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              312      4.50%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              337      4.87%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      2.05%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.69%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.14%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6926                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6430080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7208768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6762240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7276992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       872.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    818.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    880.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8260358000                       # Total gap between requests
system.mem_ctrls.avgGap                      37656.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4289984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2140096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7208768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519346202.433188378811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259080390.612752109766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 872694696.535439372063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113703                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2259849750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1144912000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206882934250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31348.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34104.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1819502.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255890460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135982440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           400903860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311733180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3523702950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5486291370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.171379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    502099000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7485776500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191787540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101926110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           316794660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276492960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3470572110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250739520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5260445940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.830492                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    617900750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7370110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               169000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117315516                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1168500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1628500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10457702000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       904870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           904870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       904870                       # number of overall hits
system.cpu.icache.overall_hits::total          904870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72094                       # number of overall misses
system.cpu.icache.overall_misses::total         72094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4665725500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4665725500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4665725500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4665725500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       976964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       976964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       976964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       976964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073794                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073794                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073794                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073794                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64717.251089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64717.251089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64717.251089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64717.251089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72084                       # number of writebacks
system.cpu.icache.writebacks::total             72084                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4593631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4593631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4593631500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4593631500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63717.251089                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63717.251089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63717.251089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63717.251089                       # average overall mshr miss latency
system.cpu.icache.replacements                  72084                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       904870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          904870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4665725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4665725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       976964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       976964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64717.251089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64717.251089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4593631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4593631500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63717.251089                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63717.251089                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985435                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1006218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.858798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2026022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2026022                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749252                       # number of overall hits
system.cpu.dcache.overall_hits::total          749252                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51229                       # number of overall misses
system.cpu.dcache.overall_misses::total         51229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3360274000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3360274000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3360274000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3360274000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063998                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063998                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65593.199165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65593.199165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65593.199165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65593.199165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19249                       # number of writebacks
system.cpu.dcache.writebacks::total             19249                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2168931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2168931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2168931000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2168931000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233765500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233765500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041246                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041246                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041246                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65691.340824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65691.340824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65691.340824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65691.340824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120435.600206                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120435.600206                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1513207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1513207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70727.155878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70727.155878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233765500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70793.989102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70793.989102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203806.015693                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203806.015693                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1847066500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1847066500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61911.460079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61911.460079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921682500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921682500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59853.399571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59853.399571                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          568                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          568                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     42753000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     42753000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062342                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75269.366197                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75269.366197                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          568                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          568                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062342                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062342                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74269.366197                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74269.366197                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10517702000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              829838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.987224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          845                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670347                       # Number of data accesses

---------- End Simulation Statistics   ----------
