<stg><name>feedforward_Pipeline_VITIS_LOOP_48_12</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %a_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_2_reload

]]></Node>
<StgValue><ssdm name="a_2_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln48 = store i7 0, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body.i22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body.i22:0 %x_1 = load i7 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i22:1 %icmp_ln48 = icmp_eq  i7 %x_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i22:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.i22:3 %add_ln48 = add i7 %x_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i22:4 %br_ln48 = br i1 %icmp_ln48, void %for.body.split.i28, void %for.body71.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="7">
<![CDATA[
for.body.split.i28:1 %trunc_ln48 = trunc i7 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="8" op_3_bw="6" op_4_bw="8" op_5_bw="6" op_6_bw="8" op_7_bw="6" op_8_bw="8" op_9_bw="6" op_10_bw="8" op_11_bw="6" op_12_bw="8" op_13_bw="6" op_14_bw="8" op_15_bw="6" op_16_bw="8" op_17_bw="6" op_18_bw="8" op_19_bw="6" op_20_bw="8" op_21_bw="6" op_22_bw="8" op_23_bw="6" op_24_bw="8" op_25_bw="6" op_26_bw="8" op_27_bw="6" op_28_bw="8" op_29_bw="6" op_30_bw="8" op_31_bw="6" op_32_bw="8" op_33_bw="6" op_34_bw="8" op_35_bw="6" op_36_bw="8" op_37_bw="6" op_38_bw="8" op_39_bw="6" op_40_bw="8" op_41_bw="6" op_42_bw="8" op_43_bw="6" op_44_bw="8" op_45_bw="6" op_46_bw="8" op_47_bw="6" op_48_bw="8" op_49_bw="6" op_50_bw="8" op_51_bw="6" op_52_bw="8" op_53_bw="6" op_54_bw="8" op_55_bw="6" op_56_bw="8" op_57_bw="6" op_58_bw="8" op_59_bw="6" op_60_bw="8" op_61_bw="6" op_62_bw="8" op_63_bw="6" op_64_bw="8" op_65_bw="6" op_66_bw="8" op_67_bw="6" op_68_bw="8" op_69_bw="6" op_70_bw="8" op_71_bw="6" op_72_bw="8" op_73_bw="6" op_74_bw="8" op_75_bw="6" op_76_bw="8" op_77_bw="6" op_78_bw="8" op_79_bw="6" op_80_bw="8" op_81_bw="6" op_82_bw="8" op_83_bw="6" op_84_bw="8" op_85_bw="6" op_86_bw="8" op_87_bw="6" op_88_bw="8" op_89_bw="6" op_90_bw="8" op_91_bw="6" op_92_bw="8" op_93_bw="6" op_94_bw="8" op_95_bw="6" op_96_bw="8" op_97_bw="6" op_98_bw="8" op_99_bw="6" op_100_bw="8" op_101_bw="6" op_102_bw="8" op_103_bw="6" op_104_bw="8" op_105_bw="6" op_106_bw="8" op_107_bw="6" op_108_bw="8" op_109_bw="6" op_110_bw="8" op_111_bw="6" op_112_bw="8" op_113_bw="6" op_114_bw="8" op_115_bw="6" op_116_bw="8" op_117_bw="6" op_118_bw="8" op_119_bw="6" op_120_bw="8" op_121_bw="6" op_122_bw="8" op_123_bw="6" op_124_bw="8" op_125_bw="6" op_126_bw="8" op_127_bw="6" op_128_bw="8" op_129_bw="8" op_130_bw="6">
<![CDATA[
for.body.split.i28:4 %b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.64i8.i8.i6, i6 0, i8 207, i6 1, i8 214, i6 2, i8 210, i6 3, i8 22, i6 4, i8 241, i6 5, i8 59, i6 6, i8 71, i6 7, i8 25, i6 8, i8 21, i6 9, i8 196, i6 10, i8 237, i6 11, i8 59, i6 12, i8 2, i6 13, i8 39, i6 14, i8 211, i6 15, i8 33, i6 16, i8 236, i6 17, i8 232, i6 18, i8 230, i6 19, i8 44, i6 20, i8 41, i6 21, i8 219, i6 22, i8 63, i6 23, i8 235, i6 24, i8 204, i6 25, i8 178, i6 26, i8 15, i6 27, i8 189, i6 28, i8 52, i6 29, i8 206, i6 30, i8 11, i6 31, i8 67, i6 32, i8 203, i6 33, i8 246, i6 34, i8 254, i6 35, i8 37, i6 36, i8 19, i6 37, i8 235, i6 38, i8 48, i6 39, i8 39, i6 40, i8 251, i6 41, i8 253, i6 42, i8 210, i6 43, i8 204, i6 44, i8 252, i6 45, i8 54, i6 46, i8 234, i6 47, i8 30, i6 48, i8 216, i6 49, i8 215, i6 50, i8 243, i6 51, i8 251, i6 52, i8 223, i6 53, i8 235, i6 54, i8 211, i6 55, i8 204, i6 56, i8 11, i6 57, i8 17, i6 58, i8 28, i6 59, i8 251, i6 60, i8 51, i6 61, i8 56, i6 62, i8 18, i6 63, i8 6, i8 0, i6 %trunc_ln48

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
for.body.split.i28:5 %sext_ln18 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i28:6 %icmp_ln20 = icmp_eq  i32 %sext_ln18, i32 %a_2_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i28:11 %store_ln48 = store i7 %add_ln48, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.body71.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="7">
<![CDATA[
for.body.split.i28:0 %zext_ln48 = zext i7 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i28:2 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i28:3 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body.split.i28:7 %cnt = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %icmp_ln20, i8 0

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
for.body.split.i28:8 %zext_ln51 = zext i9 %cnt

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i28:9 %layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="layer3_activations_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.body.split.i28:10 %store_ln57 = store i32 %zext_ln51, i6 %layer3_activations_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.body.split.i28:12 %br_ln48 = br void %for.body.i22

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
