Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Fri Oct  8 13:54:47 2021
| Host             : bopcb-dell running 64-bit Ubuntu 20.04.1 LTS (fossa-beric-tgl X40)
| Command          : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
| Design           : zusys_wrapper
| Device           : xczu2cg-sfvc784-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.670        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.359        |
| Device Static (W)        | 0.310        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 93.7         |
| Junction Temperature (C) | 31.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        4 |       --- |             --- |
| CLB Logic      |    <0.001 |        7 |       --- |             --- |
|   LUT as Logic |    <0.001 |        1 |     47232 |           <0.01 |
|   Others       |     0.000 |        6 |       --- |             --- |
| Signals        |    <0.001 |        5 |       --- |             --- |
| I/O            |     0.001 |        4 |       252 |            1.59 |
| PS8            |     2.357 |        1 |       --- |             --- |
| Static Power   |     0.310 |          |           |                 |
|   PS Static    |     0.094 |          |           |                 |
|   PL Static    |     0.217 |          |           |                 |
| Total          |     2.670 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint          |       0.850 |     0.056 |       0.001 |      0.055 | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 | Unspecified | NA         |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| Vccaux          |       1.800 |     0.047 |       0.000 |      0.047 | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.026 |       0.000 |      0.025 | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.451 |       0.422 |      0.029 | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.302 |       0.294 |      0.008 | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.186 |       0.185 |      0.001 | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.821 |       0.816 |      0.005 | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.056 |       0.054 |      0.002 | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                   |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                          |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                          |
| Device models               | High       | Device models are Production                           |                                                                                                          |
|                             |            |                                                        |                                                                                                          |
| Overall confidence level    | Low        |                                                        |                                                                                                          |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+-----------------------------------------------------+-----------------+
| Clock    | Domain                                              | Constraint (ns) |
+----------+-----------------------------------------------------+-----------------+
| clk_pl_0 | zusys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| zusys_wrapper         |     2.359 |
|   zusys_i             |     2.358 |
|     zynq_ultra_ps_e_0 |     2.358 |
|       inst            |     2.358 |
+-----------------------+-----------+


