
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_sigall_41ddcc93_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	bf004770 	svclt	0x00004770
   4:	bf004770 	svclt	0x00004770
   8:	bf004770 	svclt	0x00004770
   c:	bf004770 	svclt	0x00004770
  10:	bf004770 	svclt	0x00004770
  14:	bf004770 	svclt	0x00004770
  18:	bf004770 	svclt	0x00004770
  1c:	bf004770 	svclt	0x00004770
  20:	bf004770 	svclt	0x00004770
  24:	bf004770 	svclt	0x00004770
  28:	bf004770 	svclt	0x00004770
  2c:	bf004770 	svclt	0x00004770
  30:	bf004770 	svclt	0x00004770
  34:	bf004770 	svclt	0x00004770
  38:	bf004770 	svclt	0x00004770
  3c:	bf004770 	svclt	0x00004770
  40:	bf004770 	svclt	0x00004770
  44:	bf004770 	svclt	0x00004770
  48:	bf004770 	svclt	0x00004770
  4c:	bf004770 	svclt	0x00004770
  50:	bf004770 	svclt	0x00004770
  54:	bf004770 	svclt	0x00004770
  58:	bf004770 	svclt	0x00004770
  5c:	bf004770 	svclt	0x00004770
  60:	bf004770 	svclt	0x00004770
  64:	bf004770 	svclt	0x00004770
  68:	bf004770 	svclt	0x00004770
  6c:	bf004770 	svclt	0x00004770
  70:	bf004770 	svclt	0x00004770
  74:	bf004770 	svclt	0x00004770
  78:	bf004770 	svclt	0x00004770
  7c:	bf004770 	svclt	0x00004770
  80:	bf004770 	svclt	0x00004770
  84:	bf004770 	svclt	0x00004770
  88:	bf004770 	svclt	0x00004770
  8c:	bf004770 	svclt	0x00004770
  90:	bf004770 	svclt	0x00004770
  94:	bf004770 	svclt	0x00004770
  98:	bf004770 	svclt	0x00004770
  9c:	bf004770 	svclt	0x00004770
  a0:	bf004770 	svclt	0x00004770
  a4:	bf004770 	svclt	0x00004770
  a8:	bf004770 	svclt	0x00004770
  ac:	bf004770 	svclt	0x00004770
  b0:	bf004770 	svclt	0x00004770
  b4:	bf004770 	svclt	0x00004770
  b8:	bf004770 	svclt	0x00004770
  bc:	bf004770 	svclt	0x00004770
  c0:	bf004770 	svclt	0x00004770
  c4:	bf004770 	svclt	0x00004770
  c8:	bf004770 	svclt	0x00004770
  cc:	bf004770 	svclt	0x00004770
  d0:	bf004770 	svclt	0x00004770
  d4:	bf004770 	svclt	0x00004770
  d8:	bf004770 	svclt	0x00004770
  dc:	bf004770 	svclt	0x00004770
  e0:	bf004770 	svclt	0x00004770
  e4:	bf004770 	svclt	0x00004770
  e8:	bf004770 	svclt	0x00004770
  ec:	bf004770 	svclt	0x00004770
  f0:	bf004770 	svclt	0x00004770
  f4:	bf004770 	svclt	0x00004770
  f8:	bf004770 	svclt	0x00004770
  fc:	bf004770 	svclt	0x00004770
 100:	bf004770 	svclt	0x00004770
 104:	bf004770 	svclt	0x00004770
 108:	bf004770 	svclt	0x00004770
 10c:	bf004770 	svclt	0x00004770
 110:	bf004770 	svclt	0x00004770
 114:	bf004770 	svclt	0x00004770
 118:	bf004770 	svclt	0x00004770
 11c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 120:	2104fffe 	strdcs	pc, [r4, -lr]
 124:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 128:	bd082000 	stclt	0, cr2, [r8, #-0]
 12c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 130:	2106fffe 	strdcs	pc, [r6, -lr]
 134:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 138:	bd082000 	stclt	0, cr2, [r8, #-0]
 13c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 140:	2108fffe 	strdcs	pc, [r8, -lr]
 144:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 148:	bd082000 	stclt	0, cr2, [r8, #-0]
 14c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 150:	210bfffe 	strdcs	pc, [fp, -lr]
 154:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 158:	bd082000 	stclt	0, cr2, [r8, #-0]
 15c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 160:	210ffffe 	strdcs	pc, [pc, -lr]
 164:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 168:	bd082000 	stclt	0, cr2, [r8, #-0]
 16c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 170:	2101fffe 	strdcs	pc, [r1, -lr]
 174:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 178:	bd082000 	stclt	0, cr2, [r8, #-0]
 17c:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 180:	2103fffe 	strdcs	pc, [r3, -lr]
 184:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 188:	bd082000 	stclt	0, cr2, [r8, #-0]
 18c:	47702000 	ldrbmi	r2, [r0, -r0]!
 190:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 194:	2107fffe 	strdcs	pc, [r7, -lr]
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	bd082000 	stclt	0, cr2, [r8, #-0]
 1a0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1a4:	211ffffe 			; <UNDEFINED> instruction: 0x211ffffe
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	bd082000 	stclt	0, cr2, [r8, #-0]
 1b0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1b4:	210dfffe 	strdcs	pc, [sp, -lr]
 1b8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1bc:	bd082000 	stclt	0, cr2, [r8, #-0]
 1c0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1c4:	210efffe 	strdcs	pc, [lr, -lr]
 1c8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1cc:	bd082000 	stclt	0, cr2, [r8, #-0]
 1d0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1d4:	2117fffe 			; <UNDEFINED> instruction: 0x2117fffe
 1d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1dc:	bd082000 	stclt	0, cr2, [r8, #-0]
 1e0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1e4:	2114fffe 			; <UNDEFINED> instruction: 0x2114fffe
 1e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ec:	bd082000 	stclt	0, cr2, [r8, #-0]
 1f0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 1f4:	2112fffe 			; <UNDEFINED> instruction: 0x2112fffe
 1f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1fc:	bd082000 	stclt	0, cr2, [r8, #-0]
 200:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 204:	2111fffe 			; <UNDEFINED> instruction: 0x2111fffe
 208:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 20c:	bd082000 	stclt	0, cr2, [r8, #-0]
 210:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 214:	2115fffe 			; <UNDEFINED> instruction: 0x2115fffe
 218:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 21c:	bd082000 	stclt	0, cr2, [r8, #-0]
 220:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 224:	2116fffe 			; <UNDEFINED> instruction: 0x2116fffe
 228:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 22c:	bd082000 	stclt	0, cr2, [r8, #-0]
 230:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 234:	211dfffe 			; <UNDEFINED> instruction: 0x211dfffe
 238:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 23c:	bd082000 	stclt	0, cr2, [r8, #-0]
 240:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 244:	2118fffe 			; <UNDEFINED> instruction: 0x2118fffe
 248:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 24c:	bd082000 	stclt	0, cr2, [r8, #-0]
 250:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 254:	2119fffe 			; <UNDEFINED> instruction: 0x2119fffe
 258:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 25c:	bd082000 	stclt	0, cr2, [r8, #-0]
 260:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 264:	211afffe 			; <UNDEFINED> instruction: 0x211afffe
 268:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 26c:	bd082000 	stclt	0, cr2, [r8, #-0]
 270:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 274:	211bfffe 			; <UNDEFINED> instruction: 0x211bfffe
 278:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 27c:	bd082000 	stclt	0, cr2, [r8, #-0]
 280:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 284:	211cfffe 			; <UNDEFINED> instruction: 0x211cfffe
 288:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 28c:	bd082000 	stclt	0, cr2, [r8, #-0]
 290:	47702000 	ldrbmi	r2, [r0, -r0]!
 294:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 298:	210afffe 	strdcs	pc, [sl, -lr]
 29c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2a0:	bd082000 	stclt	0, cr2, [r8, #-0]
 2a4:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 2a8:	210cfffe 	strdcs	pc, [ip, -lr]
 2ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2b0:	bd082000 	stclt	0, cr2, [r8, #-0]
 2b4:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
 2b8:	211efffe 			; <UNDEFINED> instruction: 0x211efffe
 2bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2c0:	bd082000 	stclt	0, cr2, [r8, #-0]
 2c4:	47702000 	ldrbmi	r2, [r0, -r0]!
 2c8:	47702000 	ldrbmi	r2, [r0, -r0]!
 2cc:	47702000 	ldrbmi	r2, [r0, -r0]!
 2d0:	47702000 	ldrbmi	r2, [r0, -r0]!
 2d4:	47702000 	ldrbmi	r2, [r0, -r0]!
 2d8:	47702000 	ldrbmi	r2, [r0, -r0]!
 2dc:	47702000 	ldrbmi	r2, [r0, -r0]!
 2e0:	47702000 	ldrbmi	r2, [r0, -r0]!
 2e4:	47702000 	ldrbmi	r2, [r0, -r0]!
 2e8:	47702000 	ldrbmi	r2, [r0, -r0]!
 2ec:	47702000 	ldrbmi	r2, [r0, -r0]!
 2f0:	47702000 	ldrbmi	r2, [r0, -r0]!
 2f4:	47702000 	ldrbmi	r2, [r0, -r0]!
 2f8:	47702000 	ldrbmi	r2, [r0, -r0]!
 2fc:	47702000 	ldrbmi	r2, [r0, -r0]!
 300:	47702000 	ldrbmi	r2, [r0, -r0]!
 304:	47702000 	ldrbmi	r2, [r0, -r0]!
 308:	47702000 	ldrbmi	r2, [r0, -r0]!
 30c:	47702000 	ldrbmi	r2, [r0, -r0]!
 310:	47702000 	ldrbmi	r2, [r0, -r0]!
 314:	47702000 	ldrbmi	r2, [r0, -r0]!
 318:	47702000 	ldrbmi	r2, [r0, -r0]!
 31c:	47702000 	ldrbmi	r2, [r0, -r0]!
 320:	47702000 	ldrbmi	r2, [r0, -r0]!
 324:	47702000 	ldrbmi	r2, [r0, -r0]!
 328:	47702000 	ldrbmi	r2, [r0, -r0]!
 32c:	47702000 	ldrbmi	r2, [r0, -r0]!
 330:	47702000 	ldrbmi	r2, [r0, -r0]!
 334:	47702000 	ldrbmi	r2, [r0, -r0]!
 338:	47702000 	ldrbmi	r2, [r0, -r0]!
 33c:	47702000 	ldrbmi	r2, [r0, -r0]!
 340:	47702000 	ldrbmi	r2, [r0, -r0]!
 344:	47702000 	ldrbmi	r2, [r0, -r0]!
 348:	47702000 	ldrbmi	r2, [r0, -r0]!
 34c:	47702000 	ldrbmi	r2, [r0, -r0]!
 350:	47702000 	ldrbmi	r2, [r0, -r0]!
 354:	47702000 	ldrbmi	r2, [r0, -r0]!
 358:	47702000 	ldrbmi	r2, [r0, -r0]!
 35c:	47702000 	ldrbmi	r2, [r0, -r0]!
 360:	47702000 	ldrbmi	r2, [r0, -r0]!
 364:	47702000 	ldrbmi	r2, [r0, -r0]!
 368:	47702000 	ldrbmi	r2, [r0, -r0]!
 36c:	47702000 	ldrbmi	r2, [r0, -r0]!

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4b964a95 	blmi	0xfe592a5c
   4:	447ab510 	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   8:	b0a42400 	adclt	r2, r4, r0, lsl #8
   c:	a90358d3 	stmdbge	r3, {r0, r1, r4, r6, r7, fp, ip, lr}
  10:	681b4608 	ldmdavs	fp, {r3, r9, sl, lr}
  14:	f04f9323 			; <UNDEFINED> instruction: 0xf04f9323
  18:	91010300 	mrsls	r0, SP_irq
  1c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  20:	99014622 	stmdbls	r1, {r1, r5, r9, sl, lr}
  24:	f7ff2002 			; <UNDEFINED> instruction: 0xf7ff2002
  28:	498dfffe 	stmibmi	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  2c:	44792004 	ldrbtmi	r2, [r9], #-4
  30:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  34:	2006498b 	andcs	r4, r6, fp, lsl #19
  38:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  3c:	498afffe 	stmibmi	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  40:	44792008 	ldrbtmi	r2, [r9], #-8
  44:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  48:	200b4988 	andcs	r4, fp, r8, lsl #19
  4c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  50:	4987fffe 	stmibmi	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  54:	4479200f 	ldrbtmi	r2, [r9], #-15
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	20014985 	andcs	r4, r1, r5, lsl #19
  60:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  64:	4984fffe 	stmibmi	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  68:	44792003 	ldrbtmi	r2, [r9], #-3
  6c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  70:	20074982 	andcs	r4, r7, r2, lsl #19
  74:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  78:	4981fffe 	stmibmi	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  7c:	4479201f 	ldrbtmi	r2, [r9], #-31	; 0xffffffe1
  80:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  84:	200d497f 	andcs	r4, sp, pc, ror r9
  88:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  8c:	497efffe 	ldmdbmi	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  90:	4479200e 	ldrbtmi	r2, [r9], #-14
  94:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  98:	2017497c 	andscs	r4, r7, ip, ror r9
  9c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  a0:	497bfffe 	ldmdbmi	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  a4:	44792014 	ldrbtmi	r2, [r9], #-20	; 0xffffffec
  a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ac:	20124979 	andscs	r4, r2, r9, ror r9
  b0:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  b4:	4978fffe 	ldmdbmi	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  b8:	44792011 	ldrbtmi	r2, [r9], #-17	; 0xffffffef
  bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  c0:	20154976 	andscs	r4, r5, r6, ror r9
  c4:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  c8:	4975fffe 	ldmdbmi	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  cc:	44792016 	ldrbtmi	r2, [r9], #-22	; 0xffffffea
  d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d4:	201d4973 	andscs	r4, sp, r3, ror r9
  d8:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  dc:	4972fffe 	ldmdbmi	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  e0:	44792018 	ldrbtmi	r2, [r9], #-24	; 0xffffffe8
  e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e8:	20194970 	andscs	r4, r9, r0, ror r9
  ec:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  f0:	496ffffe 	stmdbmi	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
  f4:	4479201a 	ldrbtmi	r2, [r9], #-26	; 0xffffffe6
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	201b496d 	andscs	r4, fp, sp, ror #18
 100:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 104:	496cfffe 	stmdbmi	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 108:	4479201c 	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	200a496a 	andcs	r4, sl, sl, ror #18
 114:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 118:	4969fffe 	stmdbmi	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 11c:	4479200c 	ldrbtmi	r2, [r9], #-12
 120:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 124:	201e4967 	andscs	r4, lr, r7, ror #18
 128:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 12c:	4b66fffe 	blmi	0x19c012c
 130:	601c447b 	andsvs	r4, ip, fp, ror r4
 134:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 138:	f7ff2106 			; <UNDEFINED> instruction: 0xf7ff2106
 13c:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 140:	2101fffe 	strdcs	pc, [r1, -lr]
 144:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 148:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 14c:	f7ff2103 			; <UNDEFINED> instruction: 0xf7ff2103
 150:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 154:	2104fffe 	strdcs	pc, [r4, -lr]
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 160:	f7ff2108 			; <UNDEFINED> instruction: 0xf7ff2108
 164:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 168:	2107fffe 	strdcs	pc, [r7, -lr]
 16c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 170:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 174:	f7ff210b 			; <UNDEFINED> instruction: 0xf7ff210b
 178:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 17c:	211ffffe 			; <UNDEFINED> instruction: 0x211ffffe
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 188:	f7ff210d 			; <UNDEFINED> instruction: 0xf7ff210d
 18c:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 190:	210efffe 	strdcs	pc, [lr, -lr]
 194:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	f7ff2117 			; <UNDEFINED> instruction: 0xf7ff2117
 1a0:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1a4:	2114fffe 			; <UNDEFINED> instruction: 0x2114fffe
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1b0:	f7ff2112 			; <UNDEFINED> instruction: 0xf7ff2112
 1b4:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1b8:	2111fffe 			; <UNDEFINED> instruction: 0x2111fffe
 1bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c4:	f7ff2115 			; <UNDEFINED> instruction: 0xf7ff2115
 1c8:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1cc:	2116fffe 			; <UNDEFINED> instruction: 0x2116fffe
 1d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d8:	f7ff211d 			; <UNDEFINED> instruction: 0xf7ff211d
 1dc:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1e0:	2118fffe 			; <UNDEFINED> instruction: 0x2118fffe
 1e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ec:	f7ff2119 			; <UNDEFINED> instruction: 0xf7ff2119
 1f0:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1f4:	211afffe 			; <UNDEFINED> instruction: 0x211afffe
 1f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1fc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 200:	f7ff211b 			; <UNDEFINED> instruction: 0xf7ff211b
 204:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 208:	211cfffe 			; <UNDEFINED> instruction: 0x211cfffe
 20c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 210:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 214:	f7ff210a 			; <UNDEFINED> instruction: 0xf7ff210a
 218:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 21c:	210cfffe 	strdcs	pc, [ip, -lr]
 220:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 224:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 228:	f7ff211e 			; <UNDEFINED> instruction: 0xf7ff211e
 22c:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 230:	210ffffe 	strdcs	pc, [pc, -lr]
 234:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 238:	4b084a24 	blmi	0x212ad0
 23c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 240:	9b23681a 	blls	0x8da2b0
 244:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 248:	d1020300 	mrsle	r0, LR_svc
 24c:	b0244620 	eorlt	r4, r4, r0, lsr #12
 250:	f7ffbd10 			; <UNDEFINED> instruction: 0xf7ffbd10
 254:	bf00fffe 	svclt	0x0000fffe
 258:	0000024e 	andeq	r0, r0, lr, asr #4
 25c:	00000000 	andeq	r0, r0, r0
 260:	0000022e 	andeq	r0, r0, lr, lsr #4
 264:	00000228 	andeq	r0, r0, r8, lsr #4
 268:	00000222 	andeq	r0, r0, r2, lsr #4
 26c:	0000021c 	andeq	r0, r0, ip, lsl r2
 270:	00000216 	andeq	r0, r0, r6, lsl r2
 274:	00000210 	andeq	r0, r0, r0, lsl r2
 278:	0000020a 	andeq	r0, r0, sl, lsl #4
 27c:	00000204 	andeq	r0, r0, r4, lsl #4
 280:	000001fe 	strdeq	r0, [r0], -lr
 284:	000001f8 	strdeq	r0, [r0], -r8
 288:	000001f2 	strdeq	r0, [r0], -r2
 28c:	000001ec 	andeq	r0, r0, ip, ror #3
 290:	000001e6 	andeq	r0, r0, r6, ror #3
 294:	000001e0 	andeq	r0, r0, r0, ror #3
 298:	000001da 	ldrdeq	r0, [r0], -sl
 29c:	000001d4 	ldrdeq	r0, [r0], -r4
 2a0:	000001ce 	andeq	r0, r0, lr, asr #3
 2a4:	000001c8 	andeq	r0, r0, r8, asr #3
 2a8:	000001c2 	andeq	r0, r0, r2, asr #3
 2ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 2b0:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 2b4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 2b8:	000001aa 	andeq	r0, r0, sl, lsr #3
 2bc:	000001a4 	andeq	r0, r0, r4, lsr #3
 2c0:	0000019e 	muleq	r0, lr, r1
 2c4:	00000198 	muleq	r0, r8, r1
 2c8:	00000194 	muleq	r0, r4, r1
 2cc:	0000008c 	andeq	r0, r0, ip, lsl #1
