0.7
2020.2
May  7 2023
15:24:31
C:/Users/vivek/uart_design_verification/uart_design_verification.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sim_1/new/tb.sv,1699228783,systemVerilog,,,C:/Xilinx/Vivado/2023.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,tb,,uvm,,,,,,
C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/clk_gen.sv,1699228980,systemVerilog,C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sim_1/new/tb.sv;C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_rx.sv;C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_top.sv;C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_tx.sv,C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_rx.sv,,$unit_clk_gen_sv_23551931;clk_gen,,uvm,,,,,,
C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_rx.sv,1699229056,systemVerilog,,C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_top.sv,,uart_rx,,uvm,,,,,,
C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_top.sv,1699228998,systemVerilog,,C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_tx.sv,,uart_if;uart_top,,uvm,,,,,,
C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sources_1/new/uart_tx.sv,1699229037,systemVerilog,,C:/Users/vivek/uart_design_verification/uart_design_verification.srcs/sim_1/new/tb.sv,,uart_tx,,uvm,,,,,,
C:/Xilinx/Vivado/2023.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1683266557,verilog,,,,,,,,,,,,
