Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 29 21:50:29 2025
| Host         : Dragos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tested_mips_timing_summary_routed.rpt -pb tested_mips_timing_summary_routed.pb -rpx tested_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : tested_mips
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     167         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (930)
5. checking no_input_delay (1)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (930)
--------------------------------------------------
 There are 930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  961          inf        0.000                      0                  961           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           961 Endpoints
Min Delay           961 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.386ns  (logic 6.502ns (25.613%)  route 18.884ns (74.387%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.479     9.770    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  ID/mem_matrix_reg_0_63_0_0_i_36/O
                         net (fo=1, routed)           0.920    10.814    i_fetch/mem_matrix_reg_0_63_0_0_i_12_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.938 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.857    11.795    i_fetch/data4__0[3]
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.919 r  i_fetch/mem_matrix_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.000    11.919    i_fetch/mem_matrix_reg_0_63_0_0_i_12_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    12.136 r  i_fetch/mem_matrix_reg_0_63_0_0_i_3/O
                         net (fo=35, routed)          1.817    13.953    MEM_Elem/mem_matrix_reg_0_63_2_2/A1
    SLICE_X6Y62          RAMS64E (Prop_rams64e_ADR1_O)
                                                     -0.107    13.846 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.960    14.806    i_fetch/MemData[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.930 r  i_fetch/cat_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.000    14.930    ID/cat_OBUF[6]_inst_i_17_0
    SLICE_X6Y60          MUXF7 (Prop_muxf7_I1_O)      0.247    15.177 r  ID/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.177    ID/to_ssd[2]
    SLICE_X6Y60          MUXF8 (Prop_muxf8_I0_O)      0.098    15.275 r  ID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.301    16.576    ID/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.319    16.895 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.275    18.170    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.152    18.322 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.312    21.633    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    25.386 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.386    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.294ns  (logic 6.598ns (27.159%)  route 17.696ns (72.841%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.637     9.928    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  ID/mem_matrix_reg_0_63_0_0_i_34/O
                         net (fo=1, routed)           1.001    11.053    i_fetch/mem_matrix_reg_0_63_0_0_i_10_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    11.177 r  i_fetch/mem_matrix_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.165    11.341    i_fetch/data4__0[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    11.465 r  i_fetch/mem_matrix_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.000    11.465    i_fetch/mem_matrix_reg_0_63_0_0_i_10_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    11.679 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          2.387    14.066    MEM_Elem/mem_matrix_reg_0_63_16_16/A0
    SLICE_X2Y59          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.278    14.344 f  MEM_Elem/mem_matrix_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.170    15.514    i_fetch/MemData[16]
    SLICE_X1Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.638 f  i_fetch/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.000    15.638    ID/cat_OBUF[6]_inst_i_11_1
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    15.883 f  ID/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.883    ID/to_ssd[16]
    SLICE_X1Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    15.987 f  ID/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    16.799    ID/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I1_O)        0.316    17.115 f  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    17.946    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.124    18.070 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.730    20.801    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    24.294 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.294    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.281ns  (logic 7.192ns (29.621%)  route 17.089ns (70.379%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.637     9.928    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  ID/mem_matrix_reg_0_63_0_0_i_34/O
                         net (fo=1, routed)           1.001    11.053    i_fetch/mem_matrix_reg_0_63_0_0_i_10_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    11.177 r  i_fetch/mem_matrix_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.165    11.341    i_fetch/data4__0[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    11.465 r  i_fetch/mem_matrix_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.000    11.465    i_fetch/mem_matrix_reg_0_63_0_0_i_10_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    11.679 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          1.962    13.642    MEM_Elem/mem_matrix_reg_0_63_25_25/A0
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.558    14.200 r  MEM_Elem/mem_matrix_reg_0_63_25_25/SP/O
                         net (fo=2, routed)           0.981    15.181    i_fetch/MemData[25]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124    15.305 r  i_fetch/cat_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    15.305    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    15.550 r  ID/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    15.550    ID/to_ssd[25]
    SLICE_X5Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    15.654 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.110    16.764    ID/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.316    17.080 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.995    18.075    ID/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.152    18.227 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275    20.502    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    24.281 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.281    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.231ns  (logic 6.878ns (28.387%)  route 17.352ns (71.613%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.637     9.928    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  ID/mem_matrix_reg_0_63_0_0_i_34/O
                         net (fo=1, routed)           1.001    11.053    i_fetch/mem_matrix_reg_0_63_0_0_i_10_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    11.177 r  i_fetch/mem_matrix_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.165    11.341    i_fetch/data4__0[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    11.465 r  i_fetch/mem_matrix_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.000    11.465    i_fetch/mem_matrix_reg_0_63_0_0_i_10_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    11.679 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          2.387    14.066    MEM_Elem/mem_matrix_reg_0_63_16_16/A0
    SLICE_X2Y59          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.278    14.344 r  MEM_Elem/mem_matrix_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.170    15.514    i_fetch/MemData[16]
    SLICE_X1Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.638 r  i_fetch/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.000    15.638    ID/cat_OBUF[6]_inst_i_11_1
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    15.883 r  ID/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.000    15.883    ID/to_ssd[16]
    SLICE_X1Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    15.987 r  ID/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    16.799    ID/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I1_O)        0.316    17.115 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    17.946    ID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.152    18.098 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.387    20.485    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    24.231 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.231    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.148ns  (logic 6.277ns (25.995%)  route 17.871ns (74.005%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.479     9.770    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  ID/mem_matrix_reg_0_63_0_0_i_36/O
                         net (fo=1, routed)           0.920    10.814    i_fetch/mem_matrix_reg_0_63_0_0_i_12_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.938 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.857    11.795    i_fetch/data4__0[3]
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.919 r  i_fetch/mem_matrix_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.000    11.919    i_fetch/mem_matrix_reg_0_63_0_0_i_12_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    12.136 r  i_fetch/mem_matrix_reg_0_63_0_0_i_3/O
                         net (fo=35, routed)          1.817    13.953    MEM_Elem/mem_matrix_reg_0_63_2_2/A1
    SLICE_X6Y62          RAMS64E (Prop_rams64e_ADR1_O)
                                                     -0.107    13.846 r  MEM_Elem/mem_matrix_reg_0_63_2_2/SP/O
                         net (fo=2, routed)           0.960    14.806    i_fetch/MemData[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.930 r  i_fetch/cat_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.000    14.930    ID/cat_OBUF[6]_inst_i_17_0
    SLICE_X6Y60          MUXF7 (Prop_muxf7_I1_O)      0.247    15.177 r  ID/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.177    ID/to_ssd[2]
    SLICE_X6Y60          MUXF8 (Prop_muxf8_I0_O)      0.098    15.275 r  ID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.301    16.576    ID/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.319    16.895 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.275    18.170    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.124    18.294 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299    20.593    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    24.148 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.148    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.625ns  (logic 6.946ns (29.400%)  route 16.680ns (70.600%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.637     9.928    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  ID/mem_matrix_reg_0_63_0_0_i_34/O
                         net (fo=1, routed)           1.001    11.053    i_fetch/mem_matrix_reg_0_63_0_0_i_10_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    11.177 r  i_fetch/mem_matrix_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.165    11.341    i_fetch/data4__0[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    11.465 r  i_fetch/mem_matrix_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.000    11.465    i_fetch/mem_matrix_reg_0_63_0_0_i_10_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    11.679 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          1.962    13.642    MEM_Elem/mem_matrix_reg_0_63_25_25/A0
    SLICE_X6Y63          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.558    14.200 r  MEM_Elem/mem_matrix_reg_0_63_25_25/SP/O
                         net (fo=2, routed)           0.981    15.181    i_fetch/MemData[25]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124    15.305 r  i_fetch/cat_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    15.305    ID/cat_OBUF[6]_inst_i_18_1
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    15.550 r  ID/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    15.550    ID/to_ssd[25]
    SLICE_X5Y67          MUXF8 (Prop_muxf8_I0_O)      0.104    15.654 r  ID/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.110    16.764    ID/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.316    17.080 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.995    18.075    ID/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124    18.199 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    20.065    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.625 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.625    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.509ns  (logic 6.809ns (28.966%)  route 16.699ns (71.034%))
  Logic Levels:           17  (FDCE=1 LUT4=2 LUT5=5 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.479     9.770    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  ID/mem_matrix_reg_0_63_0_0_i_36/O
                         net (fo=1, routed)           0.920    10.814    i_fetch/mem_matrix_reg_0_63_0_0_i_12_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.938 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.857    11.795    i_fetch/data4__0[3]
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.919 r  i_fetch/mem_matrix_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.000    11.919    i_fetch/mem_matrix_reg_0_63_0_0_i_12_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    12.136 r  i_fetch/mem_matrix_reg_0_63_0_0_i_3/O
                         net (fo=35, routed)          1.391    13.527    MEM_Elem/mem_matrix_reg_0_63_15_15/A1
    SLICE_X2Y59          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.484    14.011 f  MEM_Elem/mem_matrix_reg_0_63_15_15/SP/O
                         net (fo=2, routed)           1.243    15.254    i_fetch/MemData[15]
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.124    15.378 f  i_fetch/cat_OBUF[6]_inst_i_65/O
                         net (fo=1, routed)           0.000    15.378    ID/cat_OBUF[6]_inst_i_8_0
    SLICE_X1Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    15.595 f  ID/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.595    ID/to_ssd[15]
    SLICE_X1Y62          MUXF8 (Prop_muxf8_I1_O)      0.094    15.689 f  ID/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.109    16.798    ID/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I3_O)        0.316    17.114 f  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.840    17.954    ID/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124    18.078 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.898    19.975    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    23.509 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.509    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.429ns  (logic 5.885ns (26.239%)  route 16.544ns (73.761%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.479     9.770    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  ID/mem_matrix_reg_0_63_0_0_i_36/O
                         net (fo=1, routed)           0.920    10.814    i_fetch/mem_matrix_reg_0_63_0_0_i_12_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.938 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.857    11.795    i_fetch/data4__0[3]
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.919 r  i_fetch/mem_matrix_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.000    11.919    i_fetch/mem_matrix_reg_0_63_0_0_i_12_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    12.136 r  i_fetch/mem_matrix_reg_0_63_0_0_i_3/O
                         net (fo=35, routed)          1.807    13.943    MEM_Elem/mem_matrix_reg_0_63_18_18/A1
    SLICE_X2Y62          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.291    14.234 r  MEM_Elem/mem_matrix_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           1.373    15.607    i_fetch/MemData[18]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124    15.731 r  i_fetch/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.145    18.876    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    22.429 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.429    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.178ns  (logic 5.836ns (26.316%)  route 16.341ns (73.684%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.637     9.928    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  ID/mem_matrix_reg_0_63_0_0_i_34/O
                         net (fo=1, routed)           1.001    11.053    i_fetch/mem_matrix_reg_0_63_0_0_i_10_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    11.177 r  i_fetch/mem_matrix_reg_0_63_0_0_i_23/O
                         net (fo=1, routed)           0.165    11.341    i_fetch/data4__0[2]
    SLICE_X8Y55          LUT5 (Prop_lut5_I1_O)        0.124    11.465 r  i_fetch/mem_matrix_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.000    11.465    i_fetch/mem_matrix_reg_0_63_0_0_i_10_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.214    11.679 r  i_fetch/mem_matrix_reg_0_63_0_0_i_2/O
                         net (fo=35, routed)          2.387    14.066    MEM_Elem/mem_matrix_reg_0_63_16_16/A0
    SLICE_X2Y59          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.278    14.344 r  MEM_Elem/mem_matrix_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.532    15.876    i_fetch/MemData[16]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.124    16.000 r  i_fetch/led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.657    18.657    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    22.178 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.178    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.406ns  (logic 5.875ns (27.446%)  route 15.531ns (72.554%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  i_fetch/PC_reg[3]/Q
                         net (fo=40, routed)          1.324     1.780    i_fetch/p_0_in[1]
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  i_fetch/mem_rom_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          1.982     3.887    ID/mem_rom_reg_r1_0_31_6_11/ADDRB0
    SLICE_X6Y58          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.039 f  ID/mem_rom_reg_r1_0_31_6_11/RAMB/O
                         net (fo=10, routed)          1.072     5.111    ID/RD1[8]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.348     5.459 f  ID/led_OBUF[1]_inst_i_36/O
                         net (fo=1, routed)           0.641     6.100    ID/led_OBUF[1]_inst_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124     6.224 f  ID/led_OBUF[1]_inst_i_23/O
                         net (fo=1, routed)           0.943     7.167    ID/led_OBUF[1]_inst_i_23_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.291 r  ID/led_OBUF[1]_inst_i_18/O
                         net (fo=32, routed)          2.479     9.770    ID/led_OBUF[1]_inst_i_24_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  ID/mem_matrix_reg_0_63_0_0_i_36/O
                         net (fo=1, routed)           0.920    10.814    i_fetch/mem_matrix_reg_0_63_0_0_i_12_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.938 r  i_fetch/mem_matrix_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.857    11.795    i_fetch/data4__0[3]
    SLICE_X7Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.919 r  i_fetch/mem_matrix_reg_0_63_0_0_i_12/O
                         net (fo=1, routed)           0.000    11.919    i_fetch/mem_matrix_reg_0_63_0_0_i_12_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.217    12.136 r  i_fetch/mem_matrix_reg_0_63_0_0_i_3/O
                         net (fo=35, routed)          1.807    13.943    MEM_Elem/mem_matrix_reg_0_63_19_19/A1
    SLICE_X2Y62          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.283    14.226 r  MEM_Elem/mem_matrix_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           1.356    15.582    i_fetch/MemData[19]
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124    15.706 r  i_fetch/led_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.149    17.855    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    21.406 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.406    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[8]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  sd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[0]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[4]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  sd/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[8]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  sd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[0]_i_1_n_4
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[4]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  sd/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.252ns (61.248%)  route 0.159ns (38.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  sd/cnt_reg[14]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[14]/Q
                         net (fo=25, routed)          0.159     0.300    sd/sel0[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.411 r  sd/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.411    sd/cnt_reg[12]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  sd/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sd/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    sd/cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  sd/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sd/cnt[0]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  sd/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    sd/cnt_reg[0]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  sd/cnt_reg[13]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[13]/Q
                         net (fo=1, routed)           0.180     0.321    sd/cnt_reg_n_0_[13]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  sd/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    sd/cnt_reg[12]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  sd/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[1]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[1]/Q
                         net (fo=1, routed)           0.180     0.321    sd/cnt_reg_n_0_[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  sd/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    sd/cnt_reg[0]_i_1_n_6
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





