

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       clk_ibuf_gb_io      SB_GB_IO               8          NCO1.stevec[7] 
=======================================================================================
=========================================================== Gated/Generated Clocks ============================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance     Explanation              
-----------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       NCO1.un13_clk_internal_inferred_clock_RNO     SB_LUT4                5          NCO1.clk_frac       No clocks found on inputs
===============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

