
---------- Begin Simulation Statistics ----------
final_tick                               312344110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 282735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669244                       # Number of bytes of host memory used
host_op_rate                                   283290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   353.69                       # Real time elapsed on the host
host_tick_rate                              883106034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.312344                       # Number of seconds simulated
sim_ticks                                312344110000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.561721                       # CPI: cycles per instruction
system.cpu.discardedOps                        191076                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        23710335                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640319                       # IPC: instructions per cycle
system.cpu.numCycles                        156172055                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132461720                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        78602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1353301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            424                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486241                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735924                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104230                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102135                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900439                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65259                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51344464                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51344464                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51345068                       # number of overall hits
system.cpu.dcache.overall_hits::total        51345068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       704254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         704254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       712069                       # number of overall misses
system.cpu.dcache.overall_misses::total        712069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  50321728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50321728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  50321728000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50321728000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057137                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057137                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71453.947013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71453.947013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70669.735658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70669.735658                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643451                       # number of writebacks
system.cpu.dcache.writebacks::total            643451                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31537                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31537                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       672717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       672717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       676669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       676669                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43740356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43740356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44371786000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44371786000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65020.440988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65020.440988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65573.841864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65573.841864                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23015714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23015714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59733.908810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59733.908810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       382868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21344900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21344900000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55750.023507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55750.023507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10630124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10630124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27306014000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27306014000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029130                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85612.208810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85612.208810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22395456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22395456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77265.941921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77265.941921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    631430000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    631430000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 159774.797571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 159774.797571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.023177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            676669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.879262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            330000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.023177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104791095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104791095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688228                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477297                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026114                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8530181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8530181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8530181                       # number of overall hits
system.cpu.icache.overall_hits::total         8530181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65506000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65506000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65506000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65506000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 149899.313501                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 149899.313501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 149899.313501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 149899.313501                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63758000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63758000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63758000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63758000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 145899.313501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 145899.313501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 145899.313501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 145899.313501                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8530181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8530181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 149899.313501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 149899.313501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63758000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63758000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 145899.313501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 145899.313501                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.230816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19520.864989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            158000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.230816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.331280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.331280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061673                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 312344110000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               565359                       # number of demand (read+write) hits
system.l2.demand_hits::total                   565385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data              565359                       # number of overall hits
system.l2.overall_hits::total                  565385                       # number of overall hits
system.l2.demand_misses::.cpu.inst                411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             111310                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111721                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               411                       # number of overall misses
system.l2.overall_misses::.cpu.data            111310                       # number of overall misses
system.l2.overall_misses::total                111721                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16426680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16486628000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16426680000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16486628000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           676669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               677106                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          676669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              677106                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 145858.880779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 147575.959033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 147569.642234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 145858.880779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 147575.959033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 147569.642234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47200                       # number of writebacks
system.l2.writebacks::total                     47200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        111307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       111307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43499000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11969398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12012897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43499000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11969398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12012897000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 105836.982968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107534.997799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107528.750962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 105836.982968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107534.997799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107528.750962                       # average overall mshr miss latency
system.l2.replacements                          79011                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643451                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            210598                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                210598                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79251                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11807932000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11807932000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 148994.107330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148994.107330                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8634206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8634206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 108947.596876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108947.596876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 145858.880779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 145858.880779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43499000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43499000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 105836.982968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 105836.982968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        354761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            354761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4618748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4618748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        386820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 144070.245485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 144070.245485                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3335192000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3335192000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104042.675318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104042.675318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27593.055305                       # Cycle average of tags in use
system.l2.tags.total_refs                     1353184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111737                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.110438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    116000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.511524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.517885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27471.025896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.838349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.842073                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32704                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1464929                       # Number of tag accesses
system.l2.tags.data_accesses                  1464929                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     94396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    222595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011390810250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458314                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      111718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223436                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94400                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223436                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94400                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  108845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.172566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.321068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.912308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5411     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           10      0.18%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.400258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.339251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.476726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2508     46.24%     46.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.47%     47.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1898     34.99%     82.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      0.72%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              893     16.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14299904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6041600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     45.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  312023192000                       # Total gap between requests
system.mem_ctrls.avgGap                    1963422.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14246080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6040256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 168429.620779466582                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45610208.561320394278                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19338466.155164569616                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222614                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        94400                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25471000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7275652500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6440728128750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30986.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32682.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68228052.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14247296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14299904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6041600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       111307                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         111718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       168430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45614102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         45782531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       168430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       168430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     19342769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        19342769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     19342769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       168430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45614102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        65125300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               223417                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               94379                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5808                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3112054750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1117085000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7301123500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13929.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32679.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184466                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              78929                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        54401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   373.870774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   237.005401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   374.871026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1947      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        32013     58.85%     62.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3706      6.81%     69.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1889      3.47%     72.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          545      1.00%     73.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          757      1.39%     75.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          956      1.76%     76.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          574      1.06%     77.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12014     22.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        54401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14298688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6040256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               45.778638                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               19.338466                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       196599900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       104495325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      802300380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     249479460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 24655668960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30315058980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94411667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  150735270525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.593607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 245110517000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10429640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56803953000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       191823240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       101956470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      792897000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     243178920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 24655668960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30131197500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94566498240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  150683220330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   482.426963                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 245517218000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10429640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56397252000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47200                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31392                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79251                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       302028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 302028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            111718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  111718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              111718                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           567910000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1043054250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            387257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       386820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2029495                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2030407                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    168975360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              169036160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           79011                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6041600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           756117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 755582     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    523      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             756117                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 312344110000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7854514000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4370000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6766695997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
