Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Tue Oct 31 16:28:41 2023
| Host             : danielA running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.557        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.396        |
| Device Static (W)        | 0.161        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |       12 |       --- |             --- |
| Slice Logic              |     0.009 |     7107 |       --- |             --- |
|   LUT as Logic           |     0.008 |     2216 |    133800 |            1.66 |
|   CARRY4                 |    <0.001 |      257 |     33450 |            0.77 |
|   Register               |    <0.001 |     3778 |    269200 |            1.40 |
|   LUT as Distributed RAM |    <0.001 |      104 |     46200 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |       16 |    133800 |            0.01 |
|   Others                 |     0.000 |      149 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |       11 |     46200 |            0.02 |
| Signals                  |     0.010 |     5812 |       --- |             --- |
| Block RAM                |     0.014 |       10 |       365 |            2.74 |
| MMCM                     |     0.212 |        2 |        10 |           20.00 |
| I/O                      |     0.005 |       12 |       400 |            3.00 |
| GTP                      |     0.116 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     0.557 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.101 |       0.069 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.149 |       0.118 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.062 |       0.059 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.048 |       0.042 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                       | Domain                                                                                              | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+
| ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK | ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
| daq_refclk                                                                                                  | daq_refclk_p                                                                                        |             8.3 |
| mmcm0_clkfbout                                                                                              | SYS_TIMING/mmcm0_clkfbout                                                                           |            10.0 |
| oei_clkfbout                                                                                                | ETH_PHY_COM/U0/core_clocking_i/clkfbout                                                             |            16.0 |
| oeiclk                                                                                                      | ETH_PHY_COM/U0/core_clocking_i/clkout0                                                              |             8.0 |
| oeihclk                                                                                                     | ETH_PHY_COM/U0/core_clocking_i/clkout1                                                              |            16.0 |
| sclk125                                                                                                     | SYS_TIMING/mmcm0_clkout3                                                                            |             8.0 |
| sclk200                                                                                                     | SYS_TIMING/mmcm0_clkout1                                                                            |             5.0 |
| sys_clk                                                                                                     | sysclk_p                                                                                            |            10.0 |
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| fpga                       |     0.396 |
|   ETH_FRAME                |     0.044 |
|     eth_axis_rx_inst       |     0.001 |
|     eth_mac_inst           |     0.014 |
|       eth_mac_1g_gmii_inst |     0.005 |
|       rx_fifo              |     0.008 |
|       tx_fifo              |     0.002 |
|     udp_complete_inst      |     0.027 |
|       ip_complete_inst     |     0.019 |
|       udp_inst             |     0.008 |
|   ETH_PHY_COM              |     0.239 |
|     U0                     |     0.239 |
|       core_clocking_i      |     0.106 |
|       pcs_pma_block_i      |     0.132 |
|   SYS_TIMING               |     0.113 |
+----------------------------+-----------+


