<stg><name>main_Pipeline_VITIS_LOOP_50_3</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %nrm_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %nrm_7

]]></Node>
<StgValue><ssdm name="nrm_7_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln52_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln52_4_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln50 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc32.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc32.i:0 %i_2 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc32.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32.i:2 %br_ln50 = br i1 %tmp, void %for.inc32.i.split, void %VITIS_LOOP_52_4.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="11">
<![CDATA[
for.inc32.i.split:3 %trunc_ln51 = trunc i11 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc32.i.split:4 %or_ln51 = or i5 %trunc_ln51, i5 %zext_ln52_4_read

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc32.i.split:5 %tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_2, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc32.i.split:13 %add_ln50 = add i11 %i_2, i11 32

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.i.split:14 %store_ln50 = store i11 %add_ln50, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc32.i.split:6 %add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_9, i5 %or_ln51

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
for.inc32.i.split:7 %zext_ln51 = zext i10 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.i.split:8 %a_addr_2 = getelementptr i32 %a_s, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
for.inc32.i.split:9 %a_load_1 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
for.inc32.i.split:9 %a_load_1 = load i10 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="55" st_id="4" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="58" st_id="7" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="59" st_id="8" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="60" st_id="9" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="61" st_id="10" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="62" st_id="11" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="64" st_id="13" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="65" st_id="14" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="66" st_id="15" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="67" st_id="16" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="68" st_id="17" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="69" st_id="18" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="70" st_id="19" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="71" st_id="20" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="72" st_id="21" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="73" st_id="22" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="74" st_id="23" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="75" st_id="24" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="76" st_id="25" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="77" st_id="26" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="78" st_id="27" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="79" st_id="28" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="80" st_id="29" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="81" st_id="30" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="82" st_id="31" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="83" st_id="32" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="84" st_id="33" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc32.i.split:10 %div_i = fdiv i32 %a_load_1, i32 %nrm_7_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="91" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
VITIS_LOOP_52_4.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="85" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32.i.split:0 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="86" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32.i.split:1 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="87" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.i.split:2 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="88" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.i.split:11 %q_addr_1 = getelementptr i32 %q_s, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="q_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="34" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc32.i.split:12 %store_ln51 = store i32 %div_i, i10 %q_addr_1

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="90" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.i.split:15 %br_ln50 = br void %for.inc32.i

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
