
map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 4 -oc Commercial   "Uniboard_verilog_impl1.ngd" -o "Uniboard_verilog_impl1_map.ncd" -pr "Uniboard_verilog_impl1.prf" -mp "Uniboard_verilog_impl1.mrp" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1/Uniboard_verilog_impl1.lpf" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/Uniboard_verilog.lpf" -c 0            
map:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Uniboard_verilog_impl1.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Y_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_Z_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="Stepper_A_nFault"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="limit[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ra"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_rb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_ri"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_la"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_lb"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="encoder_li"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Y_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Z_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_A_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ra"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_rb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ri"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_la"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_lb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_li"  />



Design Summary:
   Number of registers:    815 out of  7209 (11%)
      PFU registers:          807 out of  6864 (12%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:       922 out of  3432 (27%)
      SLICEs as Logic/ROM:    922 out of  3432 (27%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        383 out of  3432 (11%)
   Number of LUT4s:        1840 out of  6864 (27%)
      Number of logic LUTs:      1074
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:    383 (766 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 56 + 4(JTAG) out of 115 (52%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net debug_c_c: 453 loads, 453 rising, 0 falling (Driver: PIO clk_12MHz )
     Net select[7]: 9 loads, 9 rising, 0 falling (Driver: protocol_interface/select__i7 )
     Net \protocol_interface/uart_output/bclk: 10 loads, 10 rising, 0 falling (Driver: protocol_interface/uart_output/baud_gen/clk_o_14 )
   Number of Clock Enables:  45
     Net motor_pwm/n17126: 1 loads, 1 LSLICEs
     Net motor_pwm/n24435: 4 loads, 4 LSLICEs
     Net motor_pwm/n2456: 6 loads, 6 LSLICEs
     Net motor_pwm/n7592: 4 loads, 4 LSLICEs
     Net n7518: 4 loads, 4 LSLICEs
     Net n24425: 82 loads, 75 LSLICEs
     Net n9655: 4 loads, 4 LSLICEs
     Net n25812: 16 loads, 16 LSLICEs
     Net n30: 8 loads, 8 LSLICEs
     Net n9624: 23 loads, 23 LSLICEs
     Net n24436: 20 loads, 20 LSLICEs
     Net n268: 1 loads, 1 LSLICEs
     Net n9838: 16 loads, 16 LSLICEs
     Net n5779: 14 loads, 14 LSLICEs
     Net n9916: 4 loads, 4 LSLICEs
     Net n7534: 4 loads, 4 LSLICEs
     Net n24483: 8 loads, 8 LSLICEs
     Net n2440: 16 loads, 16 LSLICEs
     Net n9669: 6 loads, 6 LSLICEs
     Net n10224: 1 loads, 1 LSLICEs
     Net n9684: 3 loads, 3 LSLICEs
     Net n9680: 3 loads, 3 LSLICEs
     Net n24426: 4 loads, 4 LSLICEs
     Net arm_x/n17118: 1 loads, 1 LSLICEs
     Net n10199: 4 loads, 4 LSLICEs
     Net n9662: 4 loads, 4 LSLICEs
     Net n9692: 4 loads, 4 LSLICEs
     Net n21314: 1 loads, 1 LSLICEs
     Net n21155: 1 loads, 1 LSLICEs
     Net n21327: 1 loads, 1 LSLICEs
     Net n21317: 1 loads, 1 LSLICEs
     Net n21315: 1 loads, 1 LSLICEs
     Net n9663: 4 loads, 4 LSLICEs
     Net n10186: 4 loads, 4 LSLICEs
     Net n21040: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch7/n21116: 1 loads, 1 LSLICEs
     Net protocol_interface/n2438: 5 loads, 5 LSLICEs
     Net protocol_interface/n24466: 4 loads, 4 LSLICEs
     Net protocol_interface/n5896: 25 loads, 25 LSLICEs
     Net protocol_interface/n24457: 3 loads, 3 LSLICEs
     Net protocol_interface/n10144: 1 loads, 1 LSLICEs
     Net protocol_interface/n1991: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/n5893: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/n9874: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/n17_adj_3: 1 loads, 1 LSLICEs
   Number of LSRs:  32
     Net n24470: 64 loads, 64 LSLICEs
     Net n5949: 4 loads, 4 LSLICEs
     Net n10942: 4 loads, 4 LSLICEs
     Net motor_pwm/right/n5928: 7 loads, 7 LSLICEs
     Net n5945: 2 loads, 2 LSLICEs
     Net n25812: 10 loads, 10 LSLICEs
     Net n24424: 7 loads, 7 LSLICEs
     Net n2451: 17 loads, 17 LSLICEs
     Net n2467: 17 loads, 17 LSLICEs
     Net motor_pwm/left/n5924: 7 loads, 7 LSLICEs
     Net n11149: 4 loads, 4 LSLICEs
     Net n21268: 1 loads, 1 LSLICEs
     Net arm_x/n7576: 1 loads, 1 LSLICEs
     Net n24478: 8 loads, 8 LSLICEs
     Net n24434: 10 loads, 10 LSLICEs
     Net arm_x/step_clk_gen/n11004: 16 loads, 16 LSLICEs
     Net global_control/n22854: 1 loads, 1 LSLICEs
     Net n10979: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch8/n10956: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch7/n10930: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch4/n10965: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch3/n10997: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch2/n11222: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch1/n11227: 4 loads, 4 LSLICEs
     Net protocol_interface/n25814: 31 loads, 31 LSLICEs
     Net protocol_interface/n24471: 18 loads, 18 LSLICEs
     Net protocol_interface/n24440: 2 loads, 2 LSLICEs
     Net protocol_interface/n11172: 2 loads, 2 LSLICEs
     Net protocol_interface/n11166: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/baud_gen/n11215: 17 loads, 17 LSLICEs
     Net protocol_interface/uart_input/baud_reset: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/baud_gen/n2547: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net register_addr_0: 100 loads
     Net n24425: 93 loads
     Net n24470: 87 loads
     Net register_addr_1: 74 loads
     Net rw: 66 loads
     Net protocol_interface/n1268: 63 loads
     Net register_addr_2: 50 loads
     Net protocol_interface/n1269: 45 loads
     Net protocol_interface/n1259: 40 loads
     Net protocol_interface/n24564: 38 loads
 

   Number of warnings:  24
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 194 MB

Dumping design to file Uniboard_verilog_impl1_map.ncd.

ncd2vdb "Uniboard_verilog_impl1_map.ncd" ".vdbs/Uniboard_verilog_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.

mpartrce -p "Uniboard_verilog_impl1.p2t" -f "Uniboard_verilog_impl1.p3t" -tf "Uniboard_verilog_impl1.pt" "Uniboard_verilog_impl1_map.ncd" "Uniboard_verilog_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Uniboard_verilog_impl1_map.ncd"
Sun Jan 10 18:28:58 2016

PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Uniboard_verilog_impl1_map.ncd Uniboard_verilog_impl1.dir/5_1.ncd Uniboard_verilog_impl1.prf
Preference file: Uniboard_verilog_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Uniboard_verilog_impl1_map.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   56+4(JTAG)/336     18% used
                  56+4(JTAG)/115     52% bonded
   IOLOGIC            8/336           2% used

   SLICE            922/3432         26% used



Number of Signals: 2678
Number of Connections: 6900

Pin Constraint Summary:
   56 out of 56 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    debug_c_c (driver: clk_12MHz, clk load #: 453)
    \protocol_interface/uart_output/bclk (driver: protocol_interface/uart_output/baud_gen/SLICE_332, clk load #: 10)


The following 8 signals are selected to use the secondary clock routing resources:
    n24425 (driver: SLICE_714, clk load #: 0, sr load #: 0, ce load #: 82)
    n24470 (driver: SLICE_722, clk load #: 0, sr load #: 64, ce load #: 0)
    protocol_interface/n25814 (driver: SLICE_927, clk load #: 0, sr load #: 31, ce load #: 0)
    n25812 (driver: SLICE_712, clk load #: 0, sr load #: 10, ce load #: 16)
    protocol_interface/n5896 (driver: SLICE_861, clk load #: 0, sr load #: 0, ce load #: 25)
    n9624 (driver: SLICE_723, clk load #: 0, sr load #: 0, ce load #: 23)
    n24436 (driver: SLICE_724, clk load #: 0, sr load #: 0, ce load #: 20)
    select[7] (driver: protocol_interface/SLICE_669, clk load #: 9, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
.....................
Placer score = 370555.
Finished Placer Phase 1.  REAL time: 17 secs 

Starting Placer Phase 2.
.
Placer score =  363172
Finished Placer Phase 2.  REAL time: 17 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "debug_c_c" from comp "clk_12MHz" on CLK_PIN site "128 (PT18A)", clk load = 453
  PRIMARY "\protocol_interface/uart_output/bclk" from Q0 on comp "protocol_interface/uart_output/baud_gen/SLICE_332" on site "R2C19A", clk load = 10
  SECONDARY "n24425" from F1 on comp "SLICE_714" on site "R14C18D", clk load = 0, ce load = 82, sr load = 0
  SECONDARY "n24470" from F0 on comp "SLICE_722" on site "R21C18D", clk load = 0, ce load = 0, sr load = 64
  SECONDARY "protocol_interface/n25814" from F1 on comp "SLICE_927" on site "R14C20C", clk load = 0, ce load = 0, sr load = 31
  SECONDARY "n25812" from F0 on comp "SLICE_712" on site "R14C20A", clk load = 0, ce load = 16, sr load = 10
  SECONDARY "protocol_interface/n5896" from F1 on comp "SLICE_861" on site "R14C18A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "n9624" from F0 on comp "SLICE_723" on site "R21C18A", clk load = 0, ce load = 23, sr load = 0
  SECONDARY "n24436" from F0 on comp "SLICE_724" on site "R21C18C", clk load = 0, ce load = 20, sr load = 0
  SECONDARY "select[7]" from Q0 on comp "protocol_interface/SLICE_669" on site "R14C18B", clk load = 9, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   56 + 4(JTAG) out of 336 (17.9%) PIO sites used.
   56 + 4(JTAG) out of 115 (52.2%) bonded PIO sites used.
   Number of PIO comps: 56; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 23 / 29 ( 79%) | 2.5V       | -         |
| 2        | 16 / 29 ( 55%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 17 secs 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.

0 connections routed; 6900 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 20 secs 

Start NBR router at Sun Jan 10 18:29:18 PST 2016

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Sun Jan 10 18:29:18 PST 2016

Start NBR section for initial routing at Sun Jan 10 18:29:18 PST 2016
Level 4, iteration 1
224(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.171ns/0.000ns; real time: 22 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Sun Jan 10 18:29:20 PST 2016
Level 4, iteration 1
95(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 63.844ns/0.000ns; real time: 22 secs 
Level 4, iteration 2
47(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 3
18(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 4
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 22 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 23 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.156ns/0.000ns; real time: 23 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Sun Jan 10 18:29:21 PST 2016
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.472" arg1="0" arg2="1" arg3="1" arg4="SLICE_607" arg5="F0" arg6="SLICE_607" arg7="DI0" arg8="n19223"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.635" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18723/SLICE_677" arg5="OFX0" arg6="rc_receiver/SLICE_609" arg7="FXA" arg8="rc_receiver/n23228"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.634" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_609" arg5="OFX0" arg6="rc_receiver/SLICE_609" arg7="FXB" arg8="rc_receiver/n23229"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.635" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_609" arg5="OFX1" arg6="rc_receiver/SLICE_609" arg7="DI1" arg8="rc_receiver/n23230"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.625" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18726/SLICE_684" arg5="OFX0" arg6="rc_receiver/SLICE_610" arg7="FXA" arg8="rc_receiver/n23231"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.539" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_610" arg5="OFX0" arg6="rc_receiver/SLICE_610" arg7="FXB" arg8="rc_receiver/n23232"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.625" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_610" arg5="OFX1" arg6="rc_receiver/SLICE_610" arg7="DI1" arg8="rc_receiver/n23233"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.571" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18729/SLICE_683" arg5="OFX0" arg6="rc_receiver/SLICE_611" arg7="FXA" arg8="rc_receiver/n23234"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.501" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_611" arg5="OFX0" arg6="rc_receiver/SLICE_611" arg7="FXB" arg8="rc_receiver/n23235"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.571" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_611" arg5="OFX1" arg6="rc_receiver/SLICE_611" arg7="DI1" arg8="rc_receiver/n23236"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.606" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18732/SLICE_682" arg5="OFX0" arg6="rc_receiver/SLICE_612" arg7="FXA" arg8="rc_receiver/n23237"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.552" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_612" arg5="OFX0" arg6="rc_receiver/SLICE_612" arg7="FXB" arg8="rc_receiver/n23238"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.606" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_612" arg5="OFX1" arg6="rc_receiver/SLICE_612" arg7="DI1" arg8="rc_receiver/n23239"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.711" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18735/SLICE_681" arg5="OFX0" arg6="rc_receiver/SLICE_613" arg7="FXA" arg8="rc_receiver/n23240"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.711" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_613" arg5="OFX0" arg6="rc_receiver/SLICE_613" arg7="FXB" arg8="rc_receiver/n23241"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.711" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_613" arg5="OFX1" arg6="rc_receiver/SLICE_613" arg7="DI1" arg8="rc_receiver/n23242"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.635" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18738/SLICE_680" arg5="OFX0" arg6="rc_receiver/SLICE_614" arg7="FXA" arg8="rc_receiver/n23243"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.517" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_614" arg5="OFX0" arg6="rc_receiver/SLICE_614" arg7="FXB" arg8="rc_receiver/n23244"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.635" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_614" arg5="OFX1" arg6="rc_receiver/SLICE_614" arg7="DI1" arg8="rc_receiver/n23245"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.589" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18741/SLICE_678" arg5="OFX0" arg6="rc_receiver/SLICE_608" arg7="FXA" arg8="rc_receiver/n23246"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.606" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_608" arg5="OFX0" arg6="rc_receiver/SLICE_608" arg7="FXB" arg8="rc_receiver/n23247"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.606" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/SLICE_608" arg5="OFX1" arg6="rc_receiver/SLICE_608" arg7="DI1" arg8="rc_receiver/n23248"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-0.523" arg1="0" arg2="1" arg3="1" arg4="rc_receiver/i18780/SLICE_676" arg5="OFX0" arg6="rc_receiver/SLICE_615" arg7="FXA" arg8="rc_receiver/n23285"  />
    <postMsg mid="62001131" type="Warning" dynamic="9" navigation="0" arg0="-1.060" arg1="0" arg2="1" arg3="1" arg4="protocol_interface/uart_output/SLICE_593" arg5="OFX0" arg6="protocol_interface/uart_output/SLICE_593" arg7="DI0" arg8="protocol_interface/uart_output/n23802"  />
. . .
----------------------------------
Info: Total 31 connections where the hold timing errors associated cannot be fixed.

Level 4, iteration 0
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.000ns/0.000ns; real time: 29 secs 
Level 4, iteration 2
0(0.00%) conflict; 9(0.13%) untouched conns; 6455 (nbr) score; 
Estimated worst slack/total negative slack<hold >: -0.451ns/-6.456ns; real time: 29 secs 
Level 4, iteration 0
0(0.00%) conflict; 9(0.13%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.149ns/0.000ns; real time: 29 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.149ns/0.000ns; real time: 29 secs 

Start NBR section for re-routing at Sun Jan 10 18:29:28 PST 2016
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 64.169ns/0.000ns; real time: 30 secs 

Start NBR section for post-routing at Sun Jan 10 18:29:28 PST 2016

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 64.169ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 31 secs 
Total REAL time: 32 secs 
Completely routed.
End of route.  6900 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 64.169
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.005
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 32 secs 
Total REAL time to completion: 32 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Uniboard_verilog_impl1.t2b" -w "Uniboard_verilog_impl1.ncd" -jedec "Uniboard_verilog_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.4.1.213
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Uniboard_verilog_impl1.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Uniboard_verilog_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.86.
 
Saving bit stream in "Uniboard_verilog_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
