# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mo6-digitaal-ontvangen-controllers-jochem.srcs/sources_1/new/frequency_to_number.vhd" \
"../../../../mo6-digitaal-ontvangen-controllers-jochem.ip_user_files/bd/design_1/ip/design_1_frequency_to_number_0_0/sim/design_1_frequency_to_number_0_0.vhd" \
"../../../../mo6-digitaal-ontvangen-controllers-jochem.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../mo6-digitaal-ontvangen-controllers-jochem.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
