<stg><name>AES_encryption_aes_key_expansion</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="3" to="4">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="6" to="7">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="9">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="9" to="10">
<condition id="75">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="10" to="11">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="11" to="12">
<condition id="78">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="19">
<condition id="79">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="12" to="12">
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="12" to="13">
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="13" to="14">
<condition id="83">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="15">
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="13" to="17">
<condition id="97">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="13">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="89">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="15" to="17">
<condition id="95">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="15">
<condition id="91">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="16" to="16">
<condition id="93">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="19" to="20">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="20" to="21">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="21" to="22">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="22" to="9">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %w_addr = getelementptr [176 x i8]* %w, i64 0, i64 0

]]></node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  store i8 99, i8* %w_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %w_addr_1 = getelementptr [176 x i8]* %w, i64 0, i64 1

]]></node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 -45, i8* %w_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %w_addr_2 = getelementptr [176 x i8]* %w, i64 0, i64 2

]]></node>
<StgValue><ssdm name="w_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5  store i8 113, i8* %w_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %w_addr_3 = getelementptr [176 x i8]* %w, i64 0, i64 3

]]></node>
<StgValue><ssdm name="w_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 -29, i8* %w_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %w_addr_4 = getelementptr [176 x i8]* %w, i64 0, i64 4

]]></node>
<StgValue><ssdm name="w_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:9  store i8 107, i8* %w_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %w_addr_5 = getelementptr [176 x i8]* %w, i64 0, i64 5

]]></node>
<StgValue><ssdm name="w_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 -78, i8* %w_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %w_addr_6 = getelementptr [176 x i8]* %w, i64 0, i64 6

]]></node>
<StgValue><ssdm name="w_addr_6"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:13  store i8 18, i8* %w_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %w_addr_7 = getelementptr [176 x i8]* %w, i64 0, i64 7

]]></node>
<StgValue><ssdm name="w_addr_7"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 -123, i8* %w_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %w_addr_8 = getelementptr [176 x i8]* %w, i64 0, i64 8

]]></node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:17  store i8 -25, i8* %w_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %w_addr_9 = getelementptr [176 x i8]* %w, i64 0, i64 9

]]></node>
<StgValue><ssdm name="w_addr_9"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 103, i8* %w_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %w_addr_10 = getelementptr [176 x i8]* %w, i64 0, i64 10

]]></node>
<StgValue><ssdm name="w_addr_10"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:21  store i8 -46, i8* %w_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %w_addr_11 = getelementptr [176 x i8]* %w, i64 0, i64 11

]]></node>
<StgValue><ssdm name="w_addr_11"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 -1, i8* %w_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %w_addr_12 = getelementptr [176 x i8]* %w, i64 0, i64 12

]]></node>
<StgValue><ssdm name="w_addr_12"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:25  store i8 17, i8* %w_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %w_addr_13 = getelementptr [176 x i8]* %w, i64 0, i64 13

]]></node>
<StgValue><ssdm name="w_addr_13"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:27  store i8 21, i8* %w_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %w_addr_14 = getelementptr [176 x i8]* %w, i64 0, i64 14

]]></node>
<StgValue><ssdm name="w_addr_14"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:29  store i8 -29, i8* %w_addr_14, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %w_addr_15 = getelementptr [176 x i8]* %w, i64 0, i64 15

]]></node>
<StgValue><ssdm name="w_addr_15"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:31  store i8 -85, i8* %w_addr_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:32  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i, %._crit_edge ], [ 4, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_1, -20

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %5, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:0  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_4 = add i8 -4, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_5 = zext i8 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w_addr_16 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="w_addr_16"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_44 = load i8* %w_addr_16, align 1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_6 = add i8 -3, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_7 = zext i8 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %w_addr_17 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="w_addr_17"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_1 = load i8* %w_addr_17, align 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_44 = load i8* %w_addr_16, align 1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_1 = load i8* %w_addr_17, align 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_8 = add i8 -2, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_9 = zext i8 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %w_addr_18 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="w_addr_18"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_2 = load i8* %w_addr_18, align 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_2_15 = add i8 -1, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="8">
<![CDATA[
:14  %tmp_3 = zext i8 %tmp_2_15 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %w_addr_19 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="w_addr_19"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_3_1 = load i8* %w_addr_19, align 1

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_2 = load i8* %w_addr_18, align 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_3_1 = load i8* %w_addr_19, align 1

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="2" op_0_bw="6">
<![CDATA[
:17  %tmp_36 = trunc i6 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %tmp_10 = icmp eq i2 %tmp_36, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %tmp_10, label %.preheader49, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader49:0  %write_flag_i = phi i1 [ %write_flag_1_i, %_ifconv.i ], [ false, %0 ]

]]></node>
<StgValue><ssdm name="write_flag_i"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader49:1  %w_3_read_assign_2 = phi i8 [ %w_3_read_assign_3, %_ifconv.i ], [ undef, %0 ]

]]></node>
<StgValue><ssdm name="w_3_read_assign_2"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader49:2  %tmp_2_1 = phi i8 [ %w_3_read_assign_5, %_ifconv.i ], [ %tmp_2, %0 ]

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader49:3  %tmp_1_1 = phi i8 [ %w_3_read_assign_7, %_ifconv.i ], [ %tmp_1, %0 ]

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader49:4  %i_i2 = phi i2 [ %i_5, %_ifconv.i ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader49:5  %exitcond_i2 = icmp eq i2 %i_i2, -1

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:6  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader49:7  %i_5 = add i2 %i_i2, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:8  br i1 %exitcond_i2, label %rot_word.exit, label %_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv.i:0  %sel_tmp_i = icmp eq i2 %i_i2, 1

]]></node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:1  %w_3_read_assign = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %tmp_3_1

]]></node>
<StgValue><ssdm name="w_3_read_assign"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv.i:2  %sel_tmp2_i = icmp eq i2 %i_i2, 0

]]></node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:3  %w_3_read_assign_1 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign

]]></node>
<StgValue><ssdm name="w_3_read_assign_1"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:4  %write_flag_1_i = or i1 %sel_tmp2_i, %write_flag_i

]]></node>
<StgValue><ssdm name="write_flag_1_i"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:5  %w_3_read_assign_3 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_2

]]></node>
<StgValue><ssdm name="w_3_read_assign_3"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:6  %w_3_read_assign_4 = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %w_3_read_assign_1

]]></node>
<StgValue><ssdm name="w_3_read_assign_4"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:7  %w_3_read_assign_5 = select i1 %sel_tmp2_i, i8 %tmp_2_1, i8 %w_3_read_assign_4

]]></node>
<StgValue><ssdm name="w_3_read_assign_5"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:8  %w_3_read_assign_6 = select i1 %sel_tmp_i, i8 %w_3_read_assign_1, i8 %tmp_1_1

]]></node>
<StgValue><ssdm name="w_3_read_assign_6"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:9  %w_3_read_assign_7 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_6

]]></node>
<StgValue><ssdm name="w_3_read_assign_7"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:10  br label %.preheader49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rot_word.exit:0  %tmp_0_1 = select i1 %write_flag_i, i8 %w_3_read_assign_2, i8 %tmp_44

]]></node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
rot_word.exit:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %a_3_read_assign = phi i8 [ %tmp_44, %rot_word.exit ], [ %tmp_3_18, %_ifconv ]

]]></node>
<StgValue><ssdm name="a_3_read_assign"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %a_2_read_assign = phi i8 [ %tmp_2_1, %rot_word.exit ], [ %tmp_3_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="a_2_read_assign"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %tmp_3_3 = phi i8 [ %tmp_1_1, %rot_word.exit ], [ %tmp_3_7, %_ifconv ]

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %tmp_3_6 = phi i8 [ %tmp_0_1, %rot_word.exit ], [ %tmp_3_8, %_ifconv ]

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:4  %i_i = phi i3 [ 0, %rot_word.exit ], [ %i_6, %_ifconv ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %exitcond_i = icmp eq i3 %i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %i_6 = add i3 %i_i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i, label %sub_word.exit, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:0  %tmp_37 = trunc i3 %i_i to i2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
_ifconv:1  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_3_6, i8 %tmp_3_3, i8 %a_2_read_assign, i8 %a_3_read_assign, i2 %tmp_37)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:2  %tmp_1_i = zext i8 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %s_box_addr = getelementptr inbounds [256 x i8]* @s_box, i64 0, i64 %tmp_1_i

]]></node>
<StgValue><ssdm name="s_box_addr"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
sub_word.exit:0  %i_assign = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_1, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="4">
<![CDATA[
sub_word.exit:1  %i_assign_cast1 = zext i4 %i_assign to i8

]]></node>
<StgValue><ssdm name="i_assign_cast1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
sub_word.exit:2  %tmp_11 = icmp eq i4 %i_assign, 1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sub_word.exit:3  br i1 %tmp_11, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_38 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_1, i32 3, i32 5)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp = icmp eq i3 %tmp_38, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp, label %.loopexit.i, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 1, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Rcon.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:5  %sel_tmp = icmp eq i2 %tmp_37, -2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6  %sel_tmp8 = icmp eq i2 %tmp_37, 1

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7  %sel_tmp2 = icmp eq i2 %tmp_37, 0

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %or_cond = or i1 %sel_tmp2, %sel_tmp8

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:9  %newSel = select i1 %sel_tmp, i8 %a_3_read_assign, i8 %tmp_3_11

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:10  %tmp_3_18 = select i1 %or_cond, i8 %a_3_read_assign, i8 %newSel

]]></node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:11  %newSel5 = select i1 %sel_tmp, i8 %tmp_3_11, i8 %a_2_read_assign

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:12  %tmp_3_4 = select i1 %or_cond, i8 %a_2_read_assign, i8 %newSel5

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:13  %tmp_3_5 = select i1 %sel_tmp8, i8 %tmp_3_11, i8 %tmp_3_3

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14  %tmp_3_7 = select i1 %sel_tmp2, i8 %tmp_3_3, i8 %tmp_3_5

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:15  %tmp_3_8 = select i1 %sel_tmp2, i8 %tmp_3_11, i8 %tmp_3_6

]]></node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:0  %a_assign = phi i8 [ 2, %3 ], [ %p_i, %.preheader76 ]

]]></node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p_0_in_i = phi i8 [ %i_assign_cast1, %3 ], [ %i_assign_1, %.preheader76 ]

]]></node>
<StgValue><ssdm name="p_0_in_i"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:2  %i_assign_1 = add i8 %p_0_in_i, -1

]]></node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i:3  %tmp_39 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %i_assign_1, i32 1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:4  %icmp1 = icmp eq i7 %tmp_39, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp1, label %.loopexit.i.loopexit, label %.preheader76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.loopexit:0  store i8 %a_assign, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit:1  br label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %Rcon.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader76:0  %i_i1 = phi i4 [ %i_7, %4 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader76:1  %p_i = phi i8 [ %p_0_i_21, %4 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader76:2  %p_i_19 = phi i5 [ %b_assign, %4 ], [ 2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_i_19"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader76:3  %p_0_i = phi i8 [ %a_assign_5, %4 ], [ %a_assign, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:4  %exitcond_i1 = icmp eq i4 %i_i1, -8

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:5  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:6  %i_7 = add i4 %i_i1, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:7  br i1 %exitcond_i1, label %.preheader.i, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="5">
<![CDATA[
:0  %tmp_40 = trunc i5 %p_i_19 to i1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %tmp_18_i = select i1 %tmp_40, i8 %p_0_i, i8 0

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %p_0_i_21 = xor i8 %tmp_18_i, %p_i

]]></node>
<StgValue><ssdm name="p_0_i_21"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_41 = shl i8 %p_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0_i, i32 7)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %a_assign_4 = xor i8 %tmp_41, 27

]]></node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6  %a_assign_5 = select i1 %tmp_42, i8 %a_assign_4, i8 %tmp_41

]]></node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_43 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %p_i_19, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="5" op_0_bw="4">
<![CDATA[
:8  %b_assign = zext i4 %tmp_43 to i5

]]></node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

]]></node>
<StgValue><ssdm name="R_load_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1

]]></node>
<StgValue><ssdm name="R_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

]]></node>
<StgValue><ssdm name="R_load_1"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:3  %tmp_1_3 = xor i8 %R_load_1, %tmp_3_3

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1

]]></node>
<StgValue><ssdm name="R_load_2"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:5  %tmp_2_3 = xor i8 %R_load_2, %a_2_read_assign

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1

]]></node>
<StgValue><ssdm name="R_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="178" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:1  %tmp_0 = xor i8 %R_load, %tmp_3_6

]]></node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1

]]></node>
<StgValue><ssdm name="R_load_3"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:7  %tmp_3_9 = xor i8 %R_load_3, %a_3_read_assign

]]></node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
Rcon.exit:8  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:4  %tmp_12 = add i8 %tmp_s, -16

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:5  %tmp_13 = zext i8 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %w_addr_20 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="w_addr_20"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:7  %w_load = load i8* %w_addr_20, align 1

]]></node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:12  %tmp_16 = add i8 %tmp_s, -15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:13  %tmp_17 = zext i8 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %w_addr_22 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="w_addr_22"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %w_load_1 = load i8* %w_addr_22, align 1

]]></node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:39  %i = add i6 %i_1, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:2  %tmp_1_s = phi i8 [ %tmp_1_3, %Rcon.exit ], [ %tmp_1, %0 ]

]]></node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:3  %tmp_0_s = phi i8 [ %tmp_0, %Rcon.exit ], [ %tmp_44, %0 ]

]]></node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:7  %w_load = load i8* %w_addr_20, align 1

]]></node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:8  %tmp_14 = xor i8 %w_load, %tmp_0_s

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %w_load_1 = load i8* %w_addr_22, align 1

]]></node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:16  %tmp_18 = xor i8 %w_load_1, %tmp_1_s

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:21  %tmp_21 = add i8 %tmp_s, -14

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:22  %tmp_22 = zext i8 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:23  %w_addr_24 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="w_addr_24"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:24  %w_load_2 = load i8* %w_addr_24, align 1

]]></node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:30  %tmp_26 = add i8 %tmp_s, -13

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:31  %tmp_27 = zext i8 %tmp_26 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %w_addr_26 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="w_addr_26"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %w_load_3 = load i8* %w_addr_26, align 1

]]></node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0  %tmp_3_s = phi i8 [ %tmp_3_9, %Rcon.exit ], [ %tmp_3_1, %0 ]

]]></node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_2_3_2 = phi i8 [ %tmp_2_3, %Rcon.exit ], [ %tmp_2, %0 ]

]]></node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:9  %tmp_15 = zext i8 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %w_addr_21 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="w_addr_21"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:11  store i8 %tmp_14, i8* %w_addr_21, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:17  %tmp_19 = or i8 %tmp_s, 1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:18  %tmp_20 = zext i8 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:19  %w_addr_23 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="w_addr_23"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:20  store i8 %tmp_18, i8* %w_addr_23, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:24  %w_load_2 = load i8* %w_addr_24, align 1

]]></node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:25  %tmp_23 = xor i8 %w_load_2, %tmp_2_3_2

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %w_load_3 = load i8* %w_addr_26, align 1

]]></node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:34  %tmp_28 = xor i8 %w_load_3, %tmp_3_s

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:26  %tmp_24 = or i8 %tmp_s, 2

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:27  %tmp_25 = zext i8 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:28  %w_addr_25 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="w_addr_25"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:29  store i8 %tmp_23, i8* %w_addr_25, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:35  %tmp_29 = or i8 %tmp_s, 3

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:36  %tmp_30 = zext i8 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:37  %w_addr_27 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="w_addr_27"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:38  store i8 %tmp_28, i8* %w_addr_27, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:40  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="259" name="w" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="s_box" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="s_box"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="261" name="R" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="R"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="262" from="w" to="w_addr" fromId="259" toId="23">
</dataflow>
<dataflow id="264" from="stg_263" to="w_addr" fromId="263" toId="23">
</dataflow>
<dataflow id="265" from="stg_263" to="w_addr" fromId="263" toId="23">
</dataflow>
<dataflow id="267" from="stg_266" to="stg_24" fromId="266" toId="24">
</dataflow>
<dataflow id="268" from="w_addr" to="stg_24" fromId="23" toId="24">
</dataflow>
<dataflow id="269" from="w" to="w_addr_1" fromId="259" toId="25">
</dataflow>
<dataflow id="270" from="stg_263" to="w_addr_1" fromId="263" toId="25">
</dataflow>
<dataflow id="272" from="stg_271" to="w_addr_1" fromId="271" toId="25">
</dataflow>
<dataflow id="274" from="stg_273" to="stg_26" fromId="273" toId="26">
</dataflow>
<dataflow id="275" from="w_addr_1" to="stg_26" fromId="25" toId="26">
</dataflow>
<dataflow id="276" from="w" to="w_addr_2" fromId="259" toId="27">
</dataflow>
<dataflow id="277" from="stg_263" to="w_addr_2" fromId="263" toId="27">
</dataflow>
<dataflow id="279" from="stg_278" to="w_addr_2" fromId="278" toId="27">
</dataflow>
<dataflow id="281" from="stg_280" to="stg_28" fromId="280" toId="28">
</dataflow>
<dataflow id="282" from="w_addr_2" to="stg_28" fromId="27" toId="28">
</dataflow>
<dataflow id="283" from="w" to="w_addr_3" fromId="259" toId="29">
</dataflow>
<dataflow id="284" from="stg_263" to="w_addr_3" fromId="263" toId="29">
</dataflow>
<dataflow id="286" from="stg_285" to="w_addr_3" fromId="285" toId="29">
</dataflow>
<dataflow id="288" from="stg_287" to="stg_30" fromId="287" toId="30">
</dataflow>
<dataflow id="289" from="w_addr_3" to="stg_30" fromId="29" toId="30">
</dataflow>
<dataflow id="290" from="w" to="w_addr_4" fromId="259" toId="31">
</dataflow>
<dataflow id="291" from="stg_263" to="w_addr_4" fromId="263" toId="31">
</dataflow>
<dataflow id="293" from="stg_292" to="w_addr_4" fromId="292" toId="31">
</dataflow>
<dataflow id="295" from="stg_294" to="stg_32" fromId="294" toId="32">
</dataflow>
<dataflow id="296" from="w_addr_4" to="stg_32" fromId="31" toId="32">
</dataflow>
<dataflow id="297" from="w" to="w_addr_5" fromId="259" toId="33">
</dataflow>
<dataflow id="298" from="stg_263" to="w_addr_5" fromId="263" toId="33">
</dataflow>
<dataflow id="300" from="stg_299" to="w_addr_5" fromId="299" toId="33">
</dataflow>
<dataflow id="302" from="stg_301" to="stg_34" fromId="301" toId="34">
</dataflow>
<dataflow id="303" from="w_addr_5" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="304" from="w" to="w_addr_6" fromId="259" toId="35">
</dataflow>
<dataflow id="305" from="stg_263" to="w_addr_6" fromId="263" toId="35">
</dataflow>
<dataflow id="307" from="stg_306" to="w_addr_6" fromId="306" toId="35">
</dataflow>
<dataflow id="309" from="stg_308" to="stg_36" fromId="308" toId="36">
</dataflow>
<dataflow id="310" from="w_addr_6" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="311" from="w" to="w_addr_7" fromId="259" toId="37">
</dataflow>
<dataflow id="312" from="stg_263" to="w_addr_7" fromId="263" toId="37">
</dataflow>
<dataflow id="314" from="stg_313" to="w_addr_7" fromId="313" toId="37">
</dataflow>
<dataflow id="316" from="stg_315" to="stg_38" fromId="315" toId="38">
</dataflow>
<dataflow id="317" from="w_addr_7" to="stg_38" fromId="37" toId="38">
</dataflow>
<dataflow id="318" from="w" to="w_addr_8" fromId="259" toId="39">
</dataflow>
<dataflow id="319" from="stg_263" to="w_addr_8" fromId="263" toId="39">
</dataflow>
<dataflow id="321" from="stg_320" to="w_addr_8" fromId="320" toId="39">
</dataflow>
<dataflow id="323" from="stg_322" to="stg_40" fromId="322" toId="40">
</dataflow>
<dataflow id="324" from="w_addr_8" to="stg_40" fromId="39" toId="40">
</dataflow>
<dataflow id="325" from="w" to="w_addr_9" fromId="259" toId="41">
</dataflow>
<dataflow id="326" from="stg_263" to="w_addr_9" fromId="263" toId="41">
</dataflow>
<dataflow id="328" from="stg_327" to="w_addr_9" fromId="327" toId="41">
</dataflow>
<dataflow id="330" from="stg_329" to="stg_42" fromId="329" toId="42">
</dataflow>
<dataflow id="331" from="w_addr_9" to="stg_42" fromId="41" toId="42">
</dataflow>
<dataflow id="332" from="w" to="w_addr_10" fromId="259" toId="43">
</dataflow>
<dataflow id="333" from="stg_263" to="w_addr_10" fromId="263" toId="43">
</dataflow>
<dataflow id="335" from="stg_334" to="w_addr_10" fromId="334" toId="43">
</dataflow>
<dataflow id="337" from="stg_336" to="stg_44" fromId="336" toId="44">
</dataflow>
<dataflow id="338" from="w_addr_10" to="stg_44" fromId="43" toId="44">
</dataflow>
<dataflow id="339" from="w" to="w_addr_11" fromId="259" toId="45">
</dataflow>
<dataflow id="340" from="stg_263" to="w_addr_11" fromId="263" toId="45">
</dataflow>
<dataflow id="342" from="stg_341" to="w_addr_11" fromId="341" toId="45">
</dataflow>
<dataflow id="344" from="stg_343" to="stg_46" fromId="343" toId="46">
</dataflow>
<dataflow id="345" from="w_addr_11" to="stg_46" fromId="45" toId="46">
</dataflow>
<dataflow id="346" from="w" to="w_addr_12" fromId="259" toId="47">
</dataflow>
<dataflow id="347" from="stg_263" to="w_addr_12" fromId="263" toId="47">
</dataflow>
<dataflow id="349" from="stg_348" to="w_addr_12" fromId="348" toId="47">
</dataflow>
<dataflow id="351" from="stg_350" to="stg_48" fromId="350" toId="48">
</dataflow>
<dataflow id="352" from="w_addr_12" to="stg_48" fromId="47" toId="48">
</dataflow>
<dataflow id="353" from="w" to="w_addr_13" fromId="259" toId="49">
</dataflow>
<dataflow id="354" from="stg_263" to="w_addr_13" fromId="263" toId="49">
</dataflow>
<dataflow id="356" from="stg_355" to="w_addr_13" fromId="355" toId="49">
</dataflow>
<dataflow id="358" from="stg_357" to="stg_50" fromId="357" toId="50">
</dataflow>
<dataflow id="359" from="w_addr_13" to="stg_50" fromId="49" toId="50">
</dataflow>
<dataflow id="360" from="w" to="w_addr_14" fromId="259" toId="51">
</dataflow>
<dataflow id="361" from="stg_263" to="w_addr_14" fromId="263" toId="51">
</dataflow>
<dataflow id="363" from="stg_362" to="w_addr_14" fromId="362" toId="51">
</dataflow>
<dataflow id="364" from="stg_287" to="stg_52" fromId="287" toId="52">
</dataflow>
<dataflow id="365" from="w_addr_14" to="stg_52" fromId="51" toId="52">
</dataflow>
<dataflow id="366" from="w" to="w_addr_15" fromId="259" toId="53">
</dataflow>
<dataflow id="367" from="stg_263" to="w_addr_15" fromId="263" toId="53">
</dataflow>
<dataflow id="369" from="stg_368" to="w_addr_15" fromId="368" toId="53">
</dataflow>
<dataflow id="371" from="stg_370" to="stg_54" fromId="370" toId="54">
</dataflow>
<dataflow id="372" from="w_addr_15" to="stg_54" fromId="53" toId="54">
</dataflow>
<dataflow id="373" from="i" to="i_1" fromId="191" toId="56">
<BackEdge/>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="stg_227" to="i_1" fromId="227" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="376" from="stg_375" to="i_1" fromId="375" toId="56">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="377" from="stg_55" to="i_1" fromId="55" toId="56">
</dataflow>
<dataflow id="378" from="i_1" to="exitcond" fromId="56" toId="57">
</dataflow>
<dataflow id="380" from="stg_379" to="exitcond" fromId="379" toId="57">
</dataflow>
<dataflow id="382" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="381" toId="58">
</dataflow>
<dataflow id="384" from="stg_383" to="empty" fromId="383" toId="58">
</dataflow>
<dataflow id="385" from="stg_383" to="empty" fromId="383" toId="58">
</dataflow>
<dataflow id="386" from="stg_383" to="empty" fromId="383" toId="58">
</dataflow>
<dataflow id="387" from="exitcond" to="stg_59" fromId="57" toId="59">
</dataflow>
<dataflow id="389" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp_s" fromId="388" toId="60">
</dataflow>
<dataflow id="390" from="i_1" to="tmp_s" fromId="56" toId="60">
</dataflow>
<dataflow id="392" from="stg_391" to="tmp_s" fromId="391" toId="60">
</dataflow>
<dataflow id="394" from="stg_393" to="tmp_4" fromId="393" toId="61">
</dataflow>
<dataflow id="395" from="tmp_s" to="tmp_4" fromId="60" toId="61">
</dataflow>
<dataflow id="396" from="tmp_4" to="tmp_5" fromId="61" toId="62">
</dataflow>
<dataflow id="397" from="w" to="w_addr_16" fromId="259" toId="63">
</dataflow>
<dataflow id="398" from="stg_263" to="w_addr_16" fromId="263" toId="63">
</dataflow>
<dataflow id="399" from="tmp_5" to="w_addr_16" fromId="62" toId="63">
</dataflow>
<dataflow id="400" from="w_addr_16" to="tmp_44" fromId="63" toId="64">
</dataflow>
<dataflow id="402" from="stg_401" to="tmp_6" fromId="401" toId="65">
</dataflow>
<dataflow id="403" from="tmp_s" to="tmp_6" fromId="60" toId="65">
</dataflow>
<dataflow id="404" from="tmp_6" to="tmp_7" fromId="65" toId="66">
</dataflow>
<dataflow id="405" from="w" to="w_addr_17" fromId="259" toId="67">
</dataflow>
<dataflow id="406" from="stg_263" to="w_addr_17" fromId="263" toId="67">
</dataflow>
<dataflow id="407" from="tmp_7" to="w_addr_17" fromId="66" toId="67">
</dataflow>
<dataflow id="408" from="w_addr_17" to="tmp_1" fromId="67" toId="68">
</dataflow>
<dataflow id="409" from="w_addr_16" to="tmp_44" fromId="63" toId="70">
</dataflow>
<dataflow id="410" from="w_addr_17" to="tmp_1" fromId="67" toId="71">
</dataflow>
<dataflow id="412" from="stg_411" to="tmp_8" fromId="411" toId="72">
</dataflow>
<dataflow id="413" from="tmp_s" to="tmp_8" fromId="60" toId="72">
</dataflow>
<dataflow id="414" from="tmp_8" to="tmp_9" fromId="72" toId="73">
</dataflow>
<dataflow id="415" from="w" to="w_addr_18" fromId="259" toId="74">
</dataflow>
<dataflow id="416" from="stg_263" to="w_addr_18" fromId="263" toId="74">
</dataflow>
<dataflow id="417" from="tmp_9" to="w_addr_18" fromId="73" toId="74">
</dataflow>
<dataflow id="418" from="w_addr_18" to="tmp_2" fromId="74" toId="75">
</dataflow>
<dataflow id="419" from="stg_343" to="tmp_2_15" fromId="343" toId="76">
</dataflow>
<dataflow id="420" from="tmp_s" to="tmp_2_15" fromId="60" toId="76">
</dataflow>
<dataflow id="421" from="tmp_2_15" to="tmp_3" fromId="76" toId="77">
</dataflow>
<dataflow id="422" from="w" to="w_addr_19" fromId="259" toId="78">
</dataflow>
<dataflow id="423" from="stg_263" to="w_addr_19" fromId="263" toId="78">
</dataflow>
<dataflow id="424" from="tmp_3" to="w_addr_19" fromId="77" toId="78">
</dataflow>
<dataflow id="425" from="w_addr_19" to="tmp_3_1" fromId="78" toId="79">
</dataflow>
<dataflow id="426" from="w_addr_18" to="tmp_2" fromId="74" toId="80">
</dataflow>
<dataflow id="427" from="w_addr_19" to="tmp_3_1" fromId="78" toId="81">
</dataflow>
<dataflow id="428" from="i_1" to="tmp_36" fromId="56" toId="82">
</dataflow>
<dataflow id="429" from="tmp_36" to="tmp_10" fromId="82" toId="83">
</dataflow>
<dataflow id="430" from="stg_391" to="tmp_10" fromId="391" toId="83">
</dataflow>
<dataflow id="431" from="tmp_10" to="stg_84" fromId="83" toId="84">
</dataflow>
<dataflow id="432" from="write_flag_1_i" to="write_flag_i" fromId="98" toId="85">
<BackEdge/>
<condition id="130">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="stg_104" to="write_flag_i" fromId="104" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="435" from="stg_434" to="write_flag_i" fromId="434" toId="85">
<condition id="131">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="stg_84" to="write_flag_i" fromId="84" toId="85">
</dataflow>
<dataflow id="437" from="w_3_read_assign_3" to="w_3_read_assign_2" fromId="99" toId="86">
<BackEdge/>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="438" from="stg_104" to="w_3_read_assign_2" fromId="104" toId="86">
<BackEdge/>
</dataflow>
<dataflow id="440" from="stg_439" to="w_3_read_assign_2" fromId="439" toId="86">
<condition id="133">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="441" from="stg_84" to="w_3_read_assign_2" fromId="84" toId="86">
</dataflow>
<dataflow id="442" from="w_3_read_assign_5" to="tmp_2_1" fromId="101" toId="87">
<BackEdge/>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="443" from="stg_104" to="tmp_2_1" fromId="104" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="444" from="tmp_2" to="tmp_2_1" fromId="80" toId="87">
<condition id="135">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="445" from="stg_84" to="tmp_2_1" fromId="84" toId="87">
</dataflow>
<dataflow id="446" from="w_3_read_assign_7" to="tmp_1_1" fromId="103" toId="88">
<BackEdge/>
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="447" from="stg_104" to="tmp_1_1" fromId="104" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="448" from="tmp_1" to="tmp_1_1" fromId="71" toId="88">
<condition id="137">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="449" from="stg_84" to="tmp_1_1" fromId="84" toId="88">
</dataflow>
<dataflow id="450" from="i_5" to="i_i2" fromId="92" toId="89">
<BackEdge/>
<condition id="138">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="451" from="stg_104" to="i_i2" fromId="104" toId="89">
<BackEdge/>
</dataflow>
<dataflow id="452" from="stg_391" to="i_i2" fromId="391" toId="89">
<condition id="139">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="stg_84" to="i_i2" fromId="84" toId="89">
</dataflow>
<dataflow id="454" from="i_i2" to="exitcond_i2" fromId="89" toId="90">
</dataflow>
<dataflow id="456" from="stg_455" to="exitcond_i2" fromId="455" toId="90">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="381" toId="91">
</dataflow>
<dataflow id="458" from="stg_285" to="empty_16" fromId="285" toId="91">
</dataflow>
<dataflow id="459" from="stg_285" to="empty_16" fromId="285" toId="91">
</dataflow>
<dataflow id="460" from="stg_285" to="empty_16" fromId="285" toId="91">
</dataflow>
<dataflow id="461" from="i_i2" to="i_5" fromId="89" toId="92">
</dataflow>
<dataflow id="463" from="stg_462" to="i_5" fromId="462" toId="92">
</dataflow>
<dataflow id="464" from="exitcond_i2" to="stg_93" fromId="90" toId="93">
</dataflow>
<dataflow id="465" from="i_i2" to="sel_tmp_i" fromId="89" toId="94">
</dataflow>
<dataflow id="466" from="stg_462" to="sel_tmp_i" fromId="462" toId="94">
</dataflow>
<dataflow id="467" from="sel_tmp_i" to="w_3_read_assign" fromId="94" toId="95">
</dataflow>
<dataflow id="468" from="tmp_2_1" to="w_3_read_assign" fromId="87" toId="95">
</dataflow>
<dataflow id="469" from="tmp_3_1" to="w_3_read_assign" fromId="81" toId="95">
</dataflow>
<dataflow id="470" from="i_i2" to="sel_tmp2_i" fromId="89" toId="96">
</dataflow>
<dataflow id="471" from="stg_391" to="sel_tmp2_i" fromId="391" toId="96">
</dataflow>
<dataflow id="472" from="sel_tmp2_i" to="w_3_read_assign_1" fromId="96" toId="97">
</dataflow>
<dataflow id="473" from="tmp_1_1" to="w_3_read_assign_1" fromId="88" toId="97">
</dataflow>
<dataflow id="474" from="w_3_read_assign" to="w_3_read_assign_1" fromId="95" toId="97">
</dataflow>
<dataflow id="475" from="sel_tmp2_i" to="write_flag_1_i" fromId="96" toId="98">
</dataflow>
<dataflow id="476" from="write_flag_i" to="write_flag_1_i" fromId="85" toId="98">
</dataflow>
<dataflow id="477" from="sel_tmp2_i" to="w_3_read_assign_3" fromId="96" toId="99">
</dataflow>
<dataflow id="478" from="tmp_1_1" to="w_3_read_assign_3" fromId="88" toId="99">
</dataflow>
<dataflow id="479" from="w_3_read_assign_2" to="w_3_read_assign_3" fromId="86" toId="99">
</dataflow>
<dataflow id="480" from="sel_tmp_i" to="w_3_read_assign_4" fromId="94" toId="100">
</dataflow>
<dataflow id="481" from="tmp_2_1" to="w_3_read_assign_4" fromId="87" toId="100">
</dataflow>
<dataflow id="482" from="w_3_read_assign_1" to="w_3_read_assign_4" fromId="97" toId="100">
</dataflow>
<dataflow id="483" from="sel_tmp2_i" to="w_3_read_assign_5" fromId="96" toId="101">
</dataflow>
<dataflow id="484" from="tmp_2_1" to="w_3_read_assign_5" fromId="87" toId="101">
</dataflow>
<dataflow id="485" from="w_3_read_assign_4" to="w_3_read_assign_5" fromId="100" toId="101">
</dataflow>
<dataflow id="486" from="sel_tmp_i" to="w_3_read_assign_6" fromId="94" toId="102">
</dataflow>
<dataflow id="487" from="w_3_read_assign_1" to="w_3_read_assign_6" fromId="97" toId="102">
</dataflow>
<dataflow id="488" from="tmp_1_1" to="w_3_read_assign_6" fromId="88" toId="102">
</dataflow>
<dataflow id="489" from="sel_tmp2_i" to="w_3_read_assign_7" fromId="96" toId="103">
</dataflow>
<dataflow id="490" from="tmp_1_1" to="w_3_read_assign_7" fromId="88" toId="103">
</dataflow>
<dataflow id="491" from="w_3_read_assign_6" to="w_3_read_assign_7" fromId="102" toId="103">
</dataflow>
<dataflow id="492" from="write_flag_i" to="tmp_0_1" fromId="85" toId="105">
</dataflow>
<dataflow id="493" from="w_3_read_assign_2" to="tmp_0_1" fromId="86" toId="105">
</dataflow>
<dataflow id="494" from="tmp_44" to="tmp_0_1" fromId="70" toId="105">
</dataflow>
<dataflow id="495" from="tmp_44" to="a_3_read_assign" fromId="70" toId="107">
<condition id="140">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="496" from="stg_106" to="a_3_read_assign" fromId="106" toId="107">
</dataflow>
<dataflow id="497" from="tmp_3_18" to="a_3_read_assign" fromId="136" toId="107">
<BackEdge/>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="498" from="stg_142" to="a_3_read_assign" fromId="142" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="499" from="tmp_2_1" to="a_2_read_assign" fromId="87" toId="108">
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="500" from="stg_106" to="a_2_read_assign" fromId="106" toId="108">
</dataflow>
<dataflow id="501" from="tmp_3_4" to="a_2_read_assign" fromId="138" toId="108">
<BackEdge/>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="502" from="stg_142" to="a_2_read_assign" fromId="142" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="503" from="tmp_1_1" to="tmp_3_3" fromId="88" toId="109">
<condition id="144">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="504" from="stg_106" to="tmp_3_3" fromId="106" toId="109">
</dataflow>
<dataflow id="505" from="tmp_3_7" to="tmp_3_3" fromId="140" toId="109">
<BackEdge/>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="506" from="stg_142" to="tmp_3_3" fromId="142" toId="109">
<BackEdge/>
</dataflow>
<dataflow id="507" from="tmp_0_1" to="tmp_3_6" fromId="105" toId="110">
<condition id="146">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="508" from="stg_106" to="tmp_3_6" fromId="106" toId="110">
</dataflow>
<dataflow id="509" from="tmp_3_8" to="tmp_3_6" fromId="141" toId="110">
<BackEdge/>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="510" from="stg_142" to="tmp_3_6" fromId="142" toId="110">
<BackEdge/>
</dataflow>
<dataflow id="512" from="stg_511" to="i_i" fromId="511" toId="111">
<condition id="148">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="513" from="stg_106" to="i_i" fromId="106" toId="111">
</dataflow>
<dataflow id="514" from="i_6" to="i_i" fromId="114" toId="111">
<BackEdge/>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="515" from="stg_142" to="i_i" fromId="142" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="516" from="i_i" to="exitcond_i" fromId="111" toId="112">
</dataflow>
<dataflow id="518" from="stg_517" to="exitcond_i" fromId="517" toId="112">
</dataflow>
<dataflow id="519" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="381" toId="113">
</dataflow>
<dataflow id="520" from="stg_292" to="empty_17" fromId="292" toId="113">
</dataflow>
<dataflow id="521" from="stg_292" to="empty_17" fromId="292" toId="113">
</dataflow>
<dataflow id="522" from="stg_292" to="empty_17" fromId="292" toId="113">
</dataflow>
<dataflow id="523" from="i_i" to="i_6" fromId="111" toId="114">
</dataflow>
<dataflow id="525" from="stg_524" to="i_6" fromId="524" toId="114">
</dataflow>
<dataflow id="526" from="exitcond_i" to="stg_115" fromId="112" toId="115">
</dataflow>
<dataflow id="527" from="i_i" to="tmp_37" fromId="111" toId="116">
</dataflow>
<dataflow id="529" from="_ssdm_op_Mux.ap_auto.4i8.i2" to="tmp" fromId="528" toId="117">
</dataflow>
<dataflow id="530" from="tmp_3_6" to="tmp" fromId="110" toId="117">
</dataflow>
<dataflow id="531" from="tmp_3_3" to="tmp" fromId="109" toId="117">
</dataflow>
<dataflow id="532" from="a_2_read_assign" to="tmp" fromId="108" toId="117">
</dataflow>
<dataflow id="533" from="a_3_read_assign" to="tmp" fromId="107" toId="117">
</dataflow>
<dataflow id="534" from="tmp_37" to="tmp" fromId="116" toId="117">
</dataflow>
<dataflow id="535" from="tmp" to="tmp_1_i" fromId="117" toId="118">
</dataflow>
<dataflow id="536" from="s_box" to="s_box_addr" fromId="260" toId="119">
</dataflow>
<dataflow id="537" from="stg_263" to="s_box_addr" fromId="263" toId="119">
</dataflow>
<dataflow id="538" from="tmp_1_i" to="s_box_addr" fromId="118" toId="119">
</dataflow>
<dataflow id="539" from="s_box_addr" to="tmp_3_11" fromId="119" toId="120">
</dataflow>
<dataflow id="541" from="_ssdm_op_PartSelect.i4.i6.i32.i32" to="i_assign" fromId="540" toId="121">
</dataflow>
<dataflow id="542" from="i_1" to="i_assign" fromId="56" toId="121">
</dataflow>
<dataflow id="544" from="stg_543" to="i_assign" fromId="543" toId="121">
</dataflow>
<dataflow id="546" from="stg_545" to="i_assign" fromId="545" toId="121">
</dataflow>
<dataflow id="547" from="i_assign" to="i_assign_cast1" fromId="121" toId="122">
</dataflow>
<dataflow id="548" from="i_assign" to="tmp_11" fromId="121" toId="123">
</dataflow>
<dataflow id="550" from="stg_549" to="tmp_11" fromId="549" toId="123">
</dataflow>
<dataflow id="551" from="tmp_11" to="stg_124" fromId="123" toId="124">
</dataflow>
<dataflow id="553" from="_ssdm_op_PartSelect.i3.i6.i32.i32" to="tmp_38" fromId="552" toId="125">
</dataflow>
<dataflow id="554" from="i_1" to="tmp_38" fromId="56" toId="125">
</dataflow>
<dataflow id="556" from="stg_555" to="tmp_38" fromId="555" toId="125">
</dataflow>
<dataflow id="557" from="stg_545" to="tmp_38" fromId="545" toId="125">
</dataflow>
<dataflow id="558" from="tmp_38" to="icmp" fromId="125" toId="126">
</dataflow>
<dataflow id="559" from="stg_511" to="icmp" fromId="511" toId="126">
</dataflow>
<dataflow id="560" from="icmp" to="stg_127" fromId="126" toId="127">
</dataflow>
<dataflow id="562" from="stg_561" to="stg_128" fromId="561" toId="128">
</dataflow>
<dataflow id="564" from="stg_563" to="stg_128" fromId="563" toId="128">
</dataflow>
<dataflow id="565" from="s_box_addr" to="tmp_3_11" fromId="119" toId="130">
</dataflow>
<dataflow id="566" from="tmp_37" to="sel_tmp" fromId="116" toId="131">
</dataflow>
<dataflow id="568" from="stg_567" to="sel_tmp" fromId="567" toId="131">
</dataflow>
<dataflow id="569" from="tmp_37" to="sel_tmp8" fromId="116" toId="132">
</dataflow>
<dataflow id="570" from="stg_462" to="sel_tmp8" fromId="462" toId="132">
</dataflow>
<dataflow id="571" from="tmp_37" to="sel_tmp2" fromId="116" toId="133">
</dataflow>
<dataflow id="572" from="stg_391" to="sel_tmp2" fromId="391" toId="133">
</dataflow>
<dataflow id="573" from="sel_tmp2" to="or_cond" fromId="133" toId="134">
</dataflow>
<dataflow id="574" from="sel_tmp8" to="or_cond" fromId="132" toId="134">
</dataflow>
<dataflow id="575" from="sel_tmp" to="newSel" fromId="131" toId="135">
</dataflow>
<dataflow id="576" from="a_3_read_assign" to="newSel" fromId="107" toId="135">
</dataflow>
<dataflow id="577" from="tmp_3_11" to="newSel" fromId="130" toId="135">
</dataflow>
<dataflow id="578" from="or_cond" to="tmp_3_18" fromId="134" toId="136">
</dataflow>
<dataflow id="579" from="a_3_read_assign" to="tmp_3_18" fromId="107" toId="136">
</dataflow>
<dataflow id="580" from="newSel" to="tmp_3_18" fromId="135" toId="136">
</dataflow>
<dataflow id="581" from="sel_tmp" to="newSel5" fromId="131" toId="137">
</dataflow>
<dataflow id="582" from="tmp_3_11" to="newSel5" fromId="130" toId="137">
</dataflow>
<dataflow id="583" from="a_2_read_assign" to="newSel5" fromId="108" toId="137">
</dataflow>
<dataflow id="584" from="or_cond" to="tmp_3_4" fromId="134" toId="138">
</dataflow>
<dataflow id="585" from="a_2_read_assign" to="tmp_3_4" fromId="108" toId="138">
</dataflow>
<dataflow id="586" from="newSel5" to="tmp_3_4" fromId="137" toId="138">
</dataflow>
<dataflow id="587" from="sel_tmp8" to="tmp_3_5" fromId="132" toId="139">
</dataflow>
<dataflow id="588" from="tmp_3_11" to="tmp_3_5" fromId="130" toId="139">
</dataflow>
<dataflow id="589" from="tmp_3_3" to="tmp_3_5" fromId="109" toId="139">
</dataflow>
<dataflow id="590" from="sel_tmp2" to="tmp_3_7" fromId="133" toId="140">
</dataflow>
<dataflow id="591" from="tmp_3_3" to="tmp_3_7" fromId="109" toId="140">
</dataflow>
<dataflow id="592" from="tmp_3_5" to="tmp_3_7" fromId="139" toId="140">
</dataflow>
<dataflow id="593" from="sel_tmp2" to="tmp_3_8" fromId="133" toId="141">
</dataflow>
<dataflow id="594" from="tmp_3_11" to="tmp_3_8" fromId="130" toId="141">
</dataflow>
<dataflow id="595" from="tmp_3_6" to="tmp_3_8" fromId="110" toId="141">
</dataflow>
<dataflow id="597" from="stg_596" to="a_assign" fromId="596" toId="143">
<condition id="150">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="598" from="stg_127" to="a_assign" fromId="127" toId="143">
</dataflow>
<dataflow id="599" from="p_i" to="a_assign" fromId="153" toId="143">
<BackEdge/>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="600" from="stg_159" to="a_assign" fromId="159" toId="143">
<BackEdge/>
</dataflow>
<dataflow id="601" from="i_assign_cast1" to="p_0_in_i" fromId="122" toId="144">
<condition id="152">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="exitcond_i" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="602" from="stg_127" to="p_0_in_i" fromId="127" toId="144">
</dataflow>
<dataflow id="603" from="i_assign_1" to="p_0_in_i" fromId="145" toId="144">
<BackEdge/>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="604" from="stg_159" to="p_0_in_i" fromId="159" toId="144">
<BackEdge/>
</dataflow>
<dataflow id="605" from="p_0_in_i" to="i_assign_1" fromId="144" toId="145">
</dataflow>
<dataflow id="606" from="stg_343" to="i_assign_1" fromId="343" toId="145">
</dataflow>
<dataflow id="608" from="_ssdm_op_PartSelect.i7.i8.i32.i32" to="tmp_39" fromId="607" toId="146">
</dataflow>
<dataflow id="609" from="i_assign_1" to="tmp_39" fromId="145" toId="146">
</dataflow>
<dataflow id="611" from="stg_610" to="tmp_39" fromId="610" toId="146">
</dataflow>
<dataflow id="613" from="stg_612" to="tmp_39" fromId="612" toId="146">
</dataflow>
<dataflow id="614" from="tmp_39" to="icmp1" fromId="146" toId="147">
</dataflow>
<dataflow id="616" from="stg_615" to="icmp1" fromId="615" toId="147">
</dataflow>
<dataflow id="617" from="icmp1" to="stg_148" fromId="147" toId="148">
</dataflow>
<dataflow id="618" from="a_assign" to="stg_149" fromId="143" toId="149">
</dataflow>
<dataflow id="619" from="stg_563" to="stg_149" fromId="563" toId="149">
</dataflow>
<dataflow id="620" from="i_7" to="i_i1" fromId="158" toId="152">
<BackEdge/>
<condition id="154">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="621" from="stg_169" to="i_i1" fromId="169" toId="152">
<BackEdge/>
</dataflow>
<dataflow id="623" from="stg_622" to="i_i1" fromId="622" toId="152">
<condition id="155">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="624" from="stg_148" to="i_i1" fromId="148" toId="152">
</dataflow>
<dataflow id="625" from="p_0_i_21" to="p_i" fromId="162" toId="153">
<BackEdge/>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="626" from="stg_169" to="p_i" fromId="169" toId="153">
<BackEdge/>
</dataflow>
<dataflow id="628" from="stg_627" to="p_i" fromId="627" toId="153">
<condition id="157">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="629" from="stg_148" to="p_i" fromId="148" toId="153">
</dataflow>
<dataflow id="630" from="b_assign" to="p_i_19" fromId="168" toId="154">
<BackEdge/>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="631" from="stg_169" to="p_i_19" fromId="169" toId="154">
<BackEdge/>
</dataflow>
<dataflow id="633" from="stg_632" to="p_i_19" fromId="632" toId="154">
<condition id="159">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="634" from="stg_148" to="p_i_19" fromId="148" toId="154">
</dataflow>
<dataflow id="635" from="a_assign_5" to="p_0_i" fromId="166" toId="155">
<BackEdge/>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="636" from="stg_169" to="p_0_i" fromId="169" toId="155">
<BackEdge/>
</dataflow>
<dataflow id="637" from="a_assign" to="p_0_i" fromId="143" toId="155">
<condition id="161">
<or_exp><and_exp><literal name="icmp1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="638" from="stg_148" to="p_0_i" fromId="148" toId="155">
</dataflow>
<dataflow id="639" from="i_i1" to="exitcond_i1" fromId="152" toId="156">
</dataflow>
<dataflow id="641" from="stg_640" to="exitcond_i1" fromId="640" toId="156">
</dataflow>
<dataflow id="642" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="381" toId="157">
</dataflow>
<dataflow id="643" from="stg_320" to="empty_20" fromId="320" toId="157">
</dataflow>
<dataflow id="644" from="stg_320" to="empty_20" fromId="320" toId="157">
</dataflow>
<dataflow id="645" from="stg_320" to="empty_20" fromId="320" toId="157">
</dataflow>
<dataflow id="646" from="i_i1" to="i_7" fromId="152" toId="158">
</dataflow>
<dataflow id="647" from="stg_549" to="i_7" fromId="549" toId="158">
</dataflow>
<dataflow id="648" from="exitcond_i1" to="stg_159" fromId="156" toId="159">
</dataflow>
<dataflow id="649" from="p_i_19" to="tmp_40" fromId="154" toId="160">
</dataflow>
<dataflow id="650" from="tmp_40" to="tmp_18_i" fromId="160" toId="161">
</dataflow>
<dataflow id="651" from="p_0_i" to="tmp_18_i" fromId="155" toId="161">
</dataflow>
<dataflow id="652" from="stg_627" to="tmp_18_i" fromId="627" toId="161">
</dataflow>
<dataflow id="653" from="tmp_18_i" to="p_0_i_21" fromId="161" toId="162">
</dataflow>
<dataflow id="654" from="p_i" to="p_0_i_21" fromId="153" toId="162">
</dataflow>
<dataflow id="655" from="p_0_i" to="tmp_41" fromId="155" toId="163">
</dataflow>
<dataflow id="656" from="stg_561" to="tmp_41" fromId="561" toId="163">
</dataflow>
<dataflow id="658" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_42" fromId="657" toId="164">
</dataflow>
<dataflow id="659" from="p_0_i" to="tmp_42" fromId="155" toId="164">
</dataflow>
<dataflow id="660" from="stg_612" to="tmp_42" fromId="612" toId="164">
</dataflow>
<dataflow id="661" from="tmp_41" to="a_assign_4" fromId="163" toId="165">
</dataflow>
<dataflow id="663" from="stg_662" to="a_assign_4" fromId="662" toId="165">
</dataflow>
<dataflow id="664" from="tmp_42" to="a_assign_5" fromId="164" toId="166">
</dataflow>
<dataflow id="665" from="a_assign_4" to="a_assign_5" fromId="165" toId="166">
</dataflow>
<dataflow id="666" from="tmp_41" to="a_assign_5" fromId="163" toId="166">
</dataflow>
<dataflow id="668" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp_43" fromId="667" toId="167">
</dataflow>
<dataflow id="669" from="p_i_19" to="tmp_43" fromId="154" toId="167">
</dataflow>
<dataflow id="670" from="stg_610" to="tmp_43" fromId="610" toId="167">
</dataflow>
<dataflow id="672" from="stg_671" to="tmp_43" fromId="671" toId="167">
</dataflow>
<dataflow id="673" from="tmp_43" to="b_assign" fromId="167" toId="168">
</dataflow>
<dataflow id="675" from="stg_674" to="R_load_1" fromId="674" toId="170">
</dataflow>
<dataflow id="677" from="stg_676" to="R_load_2" fromId="676" toId="171">
</dataflow>
<dataflow id="678" from="stg_563" to="R_load" fromId="563" toId="172">
</dataflow>
<dataflow id="679" from="stg_674" to="R_load_1" fromId="674" toId="173">
</dataflow>
<dataflow id="680" from="R_load_1" to="tmp_1_3" fromId="173" toId="174">
</dataflow>
<dataflow id="681" from="tmp_3_3" to="tmp_1_3" fromId="109" toId="174">
</dataflow>
<dataflow id="682" from="stg_676" to="R_load_2" fromId="676" toId="175">
</dataflow>
<dataflow id="683" from="R_load_2" to="tmp_2_3" fromId="175" toId="176">
</dataflow>
<dataflow id="684" from="a_2_read_assign" to="tmp_2_3" fromId="108" toId="176">
</dataflow>
<dataflow id="686" from="stg_685" to="R_load_3" fromId="685" toId="177">
</dataflow>
<dataflow id="687" from="stg_563" to="R_load" fromId="563" toId="178">
</dataflow>
<dataflow id="688" from="R_load" to="tmp_0" fromId="178" toId="179">
</dataflow>
<dataflow id="689" from="tmp_3_6" to="tmp_0" fromId="110" toId="179">
</dataflow>
<dataflow id="690" from="stg_685" to="R_load_3" fromId="685" toId="180">
</dataflow>
<dataflow id="691" from="R_load_3" to="tmp_3_9" fromId="180" toId="181">
</dataflow>
<dataflow id="692" from="a_3_read_assign" to="tmp_3_9" fromId="107" toId="181">
</dataflow>
<dataflow id="693" from="tmp_s" to="tmp_12" fromId="60" toId="183">
</dataflow>
<dataflow id="695" from="stg_694" to="tmp_12" fromId="694" toId="183">
</dataflow>
<dataflow id="696" from="tmp_12" to="tmp_13" fromId="183" toId="184">
</dataflow>
<dataflow id="697" from="w" to="w_addr_20" fromId="259" toId="185">
</dataflow>
<dataflow id="698" from="stg_263" to="w_addr_20" fromId="263" toId="185">
</dataflow>
<dataflow id="699" from="tmp_13" to="w_addr_20" fromId="184" toId="185">
</dataflow>
<dataflow id="700" from="w_addr_20" to="w_load" fromId="185" toId="186">
</dataflow>
<dataflow id="701" from="tmp_s" to="tmp_16" fromId="60" toId="187">
</dataflow>
<dataflow id="703" from="stg_702" to="tmp_16" fromId="702" toId="187">
</dataflow>
<dataflow id="704" from="tmp_16" to="tmp_17" fromId="187" toId="188">
</dataflow>
<dataflow id="705" from="w" to="w_addr_22" fromId="259" toId="189">
</dataflow>
<dataflow id="706" from="stg_263" to="w_addr_22" fromId="263" toId="189">
</dataflow>
<dataflow id="707" from="tmp_17" to="w_addr_22" fromId="188" toId="189">
</dataflow>
<dataflow id="708" from="w_addr_22" to="w_load_1" fromId="189" toId="190">
</dataflow>
<dataflow id="709" from="i_1" to="i" fromId="56" toId="191">
</dataflow>
<dataflow id="711" from="stg_710" to="i" fromId="710" toId="191">
</dataflow>
<dataflow id="712" from="tmp_1_3" to="tmp_1_s" fromId="174" toId="192">
<condition id="162">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="713" from="stg_182" to="tmp_1_s" fromId="182" toId="192">
</dataflow>
<dataflow id="714" from="tmp_1" to="tmp_1_s" fromId="71" toId="192">
<condition id="163">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="715" from="stg_84" to="tmp_1_s" fromId="84" toId="192">
</dataflow>
<dataflow id="716" from="tmp_0" to="tmp_0_s" fromId="179" toId="193">
<condition id="164">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="717" from="stg_182" to="tmp_0_s" fromId="182" toId="193">
</dataflow>
<dataflow id="718" from="tmp_44" to="tmp_0_s" fromId="70" toId="193">
<condition id="165">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="719" from="stg_84" to="tmp_0_s" fromId="84" toId="193">
</dataflow>
<dataflow id="720" from="w_addr_20" to="w_load" fromId="185" toId="194">
</dataflow>
<dataflow id="721" from="w_load" to="tmp_14" fromId="194" toId="195">
</dataflow>
<dataflow id="722" from="tmp_0_s" to="tmp_14" fromId="193" toId="195">
</dataflow>
<dataflow id="723" from="w_addr_22" to="w_load_1" fromId="189" toId="196">
</dataflow>
<dataflow id="724" from="w_load_1" to="tmp_18" fromId="196" toId="197">
</dataflow>
<dataflow id="725" from="tmp_1_s" to="tmp_18" fromId="192" toId="197">
</dataflow>
<dataflow id="726" from="tmp_s" to="tmp_21" fromId="60" toId="198">
</dataflow>
<dataflow id="728" from="stg_727" to="tmp_21" fromId="727" toId="198">
</dataflow>
<dataflow id="729" from="tmp_21" to="tmp_22" fromId="198" toId="199">
</dataflow>
<dataflow id="730" from="w" to="w_addr_24" fromId="259" toId="200">
</dataflow>
<dataflow id="731" from="stg_263" to="w_addr_24" fromId="263" toId="200">
</dataflow>
<dataflow id="732" from="tmp_22" to="w_addr_24" fromId="199" toId="200">
</dataflow>
<dataflow id="733" from="w_addr_24" to="w_load_2" fromId="200" toId="201">
</dataflow>
<dataflow id="734" from="tmp_s" to="tmp_26" fromId="60" toId="202">
</dataflow>
<dataflow id="736" from="stg_735" to="tmp_26" fromId="735" toId="202">
</dataflow>
<dataflow id="737" from="tmp_26" to="tmp_27" fromId="202" toId="203">
</dataflow>
<dataflow id="738" from="w" to="w_addr_26" fromId="259" toId="204">
</dataflow>
<dataflow id="739" from="stg_263" to="w_addr_26" fromId="263" toId="204">
</dataflow>
<dataflow id="740" from="tmp_27" to="w_addr_26" fromId="203" toId="204">
</dataflow>
<dataflow id="741" from="w_addr_26" to="w_load_3" fromId="204" toId="205">
</dataflow>
<dataflow id="742" from="tmp_3_9" to="tmp_3_s" fromId="181" toId="206">
<condition id="166">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="743" from="stg_182" to="tmp_3_s" fromId="182" toId="206">
</dataflow>
<dataflow id="744" from="tmp_3_1" to="tmp_3_s" fromId="81" toId="206">
<condition id="167">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="745" from="stg_84" to="tmp_3_s" fromId="84" toId="206">
</dataflow>
<dataflow id="746" from="tmp_2_3" to="tmp_2_3_2" fromId="176" toId="207">
<condition id="168">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="747" from="stg_182" to="tmp_2_3_2" fromId="182" toId="207">
</dataflow>
<dataflow id="748" from="tmp_2" to="tmp_2_3_2" fromId="80" toId="207">
<condition id="169">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="749" from="stg_84" to="tmp_2_3_2" fromId="84" toId="207">
</dataflow>
<dataflow id="750" from="tmp_s" to="tmp_15" fromId="60" toId="208">
</dataflow>
<dataflow id="751" from="w" to="w_addr_21" fromId="259" toId="209">
</dataflow>
<dataflow id="752" from="stg_263" to="w_addr_21" fromId="263" toId="209">
</dataflow>
<dataflow id="753" from="tmp_15" to="w_addr_21" fromId="208" toId="209">
</dataflow>
<dataflow id="754" from="tmp_14" to="stg_210" fromId="195" toId="210">
</dataflow>
<dataflow id="755" from="w_addr_21" to="stg_210" fromId="209" toId="210">
</dataflow>
<dataflow id="756" from="tmp_s" to="tmp_19" fromId="60" toId="211">
</dataflow>
<dataflow id="757" from="stg_561" to="tmp_19" fromId="561" toId="211">
</dataflow>
<dataflow id="758" from="tmp_19" to="tmp_20" fromId="211" toId="212">
</dataflow>
<dataflow id="759" from="w" to="w_addr_23" fromId="259" toId="213">
</dataflow>
<dataflow id="760" from="stg_263" to="w_addr_23" fromId="263" toId="213">
</dataflow>
<dataflow id="761" from="tmp_20" to="w_addr_23" fromId="212" toId="213">
</dataflow>
<dataflow id="762" from="tmp_18" to="stg_214" fromId="197" toId="214">
</dataflow>
<dataflow id="763" from="w_addr_23" to="stg_214" fromId="213" toId="214">
</dataflow>
<dataflow id="764" from="w_addr_24" to="w_load_2" fromId="200" toId="215">
</dataflow>
<dataflow id="765" from="w_load_2" to="tmp_23" fromId="215" toId="216">
</dataflow>
<dataflow id="766" from="tmp_2_3_2" to="tmp_23" fromId="207" toId="216">
</dataflow>
<dataflow id="767" from="w_addr_26" to="w_load_3" fromId="204" toId="217">
</dataflow>
<dataflow id="768" from="w_load_3" to="tmp_28" fromId="217" toId="218">
</dataflow>
<dataflow id="769" from="tmp_3_s" to="tmp_28" fromId="206" toId="218">
</dataflow>
<dataflow id="770" from="tmp_s" to="tmp_24" fromId="60" toId="219">
</dataflow>
<dataflow id="771" from="stg_596" to="tmp_24" fromId="596" toId="219">
</dataflow>
<dataflow id="772" from="tmp_24" to="tmp_25" fromId="219" toId="220">
</dataflow>
<dataflow id="773" from="w" to="w_addr_25" fromId="259" toId="221">
</dataflow>
<dataflow id="774" from="stg_263" to="w_addr_25" fromId="263" toId="221">
</dataflow>
<dataflow id="775" from="tmp_25" to="w_addr_25" fromId="220" toId="221">
</dataflow>
<dataflow id="776" from="tmp_23" to="stg_222" fromId="216" toId="222">
</dataflow>
<dataflow id="777" from="w_addr_25" to="stg_222" fromId="221" toId="222">
</dataflow>
<dataflow id="778" from="tmp_s" to="tmp_29" fromId="60" toId="223">
</dataflow>
<dataflow id="780" from="stg_779" to="tmp_29" fromId="779" toId="223">
</dataflow>
<dataflow id="781" from="tmp_29" to="tmp_30" fromId="223" toId="224">
</dataflow>
<dataflow id="782" from="w" to="w_addr_27" fromId="259" toId="225">
</dataflow>
<dataflow id="783" from="stg_263" to="w_addr_27" fromId="263" toId="225">
</dataflow>
<dataflow id="784" from="tmp_30" to="w_addr_27" fromId="224" toId="225">
</dataflow>
<dataflow id="785" from="tmp_28" to="stg_226" fromId="218" toId="226">
</dataflow>
<dataflow id="786" from="w_addr_27" to="stg_226" fromId="225" toId="226">
</dataflow>
<dataflow id="787" from="exitcond" to="stg_9" fromId="57" toId="9">
</dataflow>
<dataflow id="788" from="exitcond_i2" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="789" from="exitcond_i" to="stg_13" fromId="112" toId="13">
</dataflow>
<dataflow id="790" from="tmp_11" to="stg_13" fromId="123" toId="13">
</dataflow>
<dataflow id="791" from="icmp" to="stg_15" fromId="126" toId="15">
</dataflow>
<dataflow id="792" from="icmp1" to="stg_15" fromId="147" toId="15">
</dataflow>
<dataflow id="793" from="exitcond_i1" to="stg_16" fromId="156" toId="16">
</dataflow>
<dataflow id="794" from="tmp_10" to="stg_19" fromId="83" toId="19">
</dataflow>
<dataflow id="795" from="tmp_10" to="stg_11" fromId="83" toId="11">
</dataflow>
</dataflows>


</stg>
