\hypertarget{struct_s_r_a_m___handle_type_def}{}\doxysection{SRAM\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_s_r_a_m___handle_type_def}\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}


SRAM handle Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+sram.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}}
\item 
\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}{Extended}}
\item 
\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\+\_\+\+SRAM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}
\item 
\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SRAM handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00063}{63}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}\label{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!Extended@{Extended}}
\index{Extended@{Extended}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Extended}{Extended}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}}$\ast$ Extended}

Extended mode register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00068}{68}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}\label{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!hmdma@{hmdma}}
\index{hmdma@{hmdma}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hmdma}{hmdma}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hmdma}

Pointer DMA handler ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00076}{76}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}\label{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}} Init}

SRAM device control configuration parameters 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}\label{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}}$\ast$ Instance}

Register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

SRAM locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.

\mbox{\Hypertarget{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}\label{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}} 
\index{SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}!State@{State}}
\index{State@{State}!SRAM\_HandleTypeDef@{SRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\+\_\+\+SRAM\+\_\+\+State\+Type\+Def}} State}

SRAM device access state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32h7xx__hal__sram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__sram_8h}{stm32h7xx\+\_\+hal\+\_\+sram.\+h}}\end{DoxyCompactItemize}
