WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14402058 heartbeat IPC: 1.064 cumulative IPC: 0.6134 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 30532973 heartbeat IPC: 0.6199 cumulative IPC: 0.6177 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46671638 heartbeat IPC: 0.6196 cumulative IPC: 0.6185 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 62827850 heartbeat IPC: 0.619 cumulative IPC: 0.6186 (Simulation time: 00 hr 04 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 78942049 heartbeat IPC: 0.6206 cumulative IPC: 0.6191 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 95070938 heartbeat IPC: 0.62 cumulative IPC: 0.6192 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 111222283 heartbeat IPC: 0.6191 cumulative IPC: 0.6192 (Simulation time: 00 hr 07 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 127346935 heartbeat IPC: 0.6202 cumulative IPC: 0.6193 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 143490815 heartbeat IPC: 0.6194 cumulative IPC: 0.6193 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 159632461 heartbeat IPC: 0.6195 cumulative IPC: 0.6194 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 161468729 cumulative IPC: 0.6193 (Simulation time: 00 hr 11 min 43 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 161468729 cumulative IPC: 0.6193 (Simulation time: 00 hr 11 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_17.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6193 instructions: 100000000 cycles: 161468729
CPU 0 Branch Prediction Accuracy: 70.82% MPKI: 51.8 Average ROB Occupancy at Mispredict: 3.476
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.535
BRANCH_INDIRECT: 35.9
BRANCH_CONDITIONAL: 9.97
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.36
BRANCH_RETURN: 1.35

L1D TOTAL        ACCESS:   34769162 HIT:   31090543 MISS:    3678619
L1D LOAD         ACCESS:   20802842 HIT:   18746259 MISS:    2056583
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13965548 HIT:   12344284 MISS:    1621264
L1D TRANSLATION  ACCESS:        772 HIT:          0 MISS:        772
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.325 cycles
L1I TOTAL        ACCESS:   13528990 HIT:    5284201 MISS:    8244789
L1I LOAD         ACCESS:   13528990 HIT:    5284201 MISS:    8244789
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.281 cycles
L2C TOTAL        ACCESS:    9920818 HIT:    9598035 MISS:     322783
L2C LOAD         ACCESS:    8229847 HIT:    7919294 MISS:     310553
L2C RFO          ACCESS:     585246 HIT:     580818 MISS:       4428
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1104953 HIT:    1097651 MISS:       7302
L2C TRANSLATION  ACCESS:        772 HIT:        272 MISS:        500
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.5 cycles
LLC TOTAL        ACCESS:     325376 HIT:     323811 MISS:       1565
LLC LOAD         ACCESS:     310553 HIT:     309007 MISS:       1546
LLC RFO          ACCESS:       4428 HIT:       4428 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       9895 HIT:       9895 MISS:          0
LLC TRANSLATION  ACCESS:        500 HIT:        481 MISS:         19
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.1 cycles
cpu0_DTLB TOTAL        ACCESS:   27742160 HIT:   26620531 MISS:    1121629
cpu0_DTLB LOAD         ACCESS:   27742160 HIT:   26620531 MISS:    1121629
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.73 cycles
cpu0_ITLB TOTAL        ACCESS:   12002689 HIT:    9651438 MISS:    2351251
cpu0_ITLB LOAD         ACCESS:   12002689 HIT:    9651438 MISS:    2351251
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.959 cycles
cpu0_STLB TOTAL        ACCESS:    2104136 HIT:    2103367 MISS:        769
cpu0_STLB LOAD         ACCESS:    2104136 HIT:    2103367 MISS:        769
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 40.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        680
  ROW_BUFFER_MISS:        885
 AVG DBUS CONGESTED CYCLE: 3.948
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
