
##############################################################################
# Makefile generated by bdw_makegen version 20.26-s100
#      Cadence Design Systems
#      Fri Aug 08 14:53:33 IST 2025
#          Project file was <project.tcl>
##############################################################################

GENERATING_STRATUS_VERSION = 20.26-s100

# Check that we have Stratus on our path
ifneq ($(shell if `which bdw_shell >&/dev/null` ; then echo 1; fi),1)
    $(error Stratus executable was not found. Please add Stratus installation to your search path, and run 'bdw_makegen' command.)
endif

CURRENT_STRATUS_VERSION := $(shell bdw_shell -version)
CURRENT_STRATUS_VERSION := $(shell echo $(CURRENT_STRATUS_VERSION) | cut -d ' ' -f 3)

# Check that this Makefile.prj was generated by the current stratus version
ifneq ($(CURRENT_STRATUS_VERSION),$(GENERATING_STRATUS_VERSION))
    $(error The Makefile.prj was created with a different version of Stratus. Please run 'bdw_makegen' command to re-generate Makefile.prj.)                                                                          
endif

# Dependencies on tcl files source by the project file.
Makefile.prj: project.tcl

######################################################################
## Exported variables.  
## Each of these variables will be accessible to all child processes.
######################################################################

export BDW_TECH_LIBS	=	/home/vlsilab/saed90nm_typ.lib
export BDW_WORKLIB
ifeq ($(BDW_WORKLIB),)
	BDW_WORKLIB = bdw_work
endif

ifeq ($(shell if `which bdw_shell >&/dev/null` ; then echo 1; fi),1)
export STRATUS_HOME := $(shell echo "puts [get_install_path]" | bdw_shell)
else
export STRATUS_HOME := /home/install/STRATUS202
endif
export STRATUS_PLATFORM := lnx86

export BDW_TCL_DIR = $(STRATUS_HOME)/share/stratus/tcl


export BDW_SYSTEMC_VERSION = 2.3.3


# Use internal SystemC 2.3.3 for simulation
export SYSTEMC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/systemc/2.3.3


# Use builtin gcc 6.3 for simulations.
export BDW_CC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/gcc/6.3/bin/g++
export BDW_AR := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/gcc/6.3/bin/ar rc
export BDW_CCDEP := $(BDW_CC)
export BDW_LINK := $(BDW_CC)



ifeq ($(BDW_DEBUG),1)
BDW_DEBUG_DIR = /debug
else
BDW_DEBUG_DIR =
endif

export ARITH_HOME = /home/install/STRATUS202/tools.lnx86/cellmath
export BDW_USE_ESCLIB = 1
export BDW_VERILOG_DIALECT = 1995
export BDW_OBJDIR		=	$(BDW_WORKLIB)/objs
export BDW_SIMDIR		=	$(BDW_WORKLIB)/sims
export BDW_MODULEDIR	=	$(BDW_WORKLIB)/modules
export BDW_LIBDIR		=	$(BDW_WORKLIB)/libs
export BDW_WRAPDIR		=	$(BDW_WORKLIB)/wrappers
export BDW_HLSLIB_DIRS
export BDW_HLSLIB_NAMES
export BDW_PROJECT_FILE =   project.tcl
export BDW_SIM_CONFIG
export BDW_SIM_CONFIG_DIR
export BDW_LS_CONFIG
export BDW_LS_CONFIG_DIR
export BDW_LS_CONFIG_LOGS
export BDW_VRTL_FILE
export BDW_MODULE
export BDW_HLS_CONFIG
export BDW_HLS_CONFIG_DIR
export BDW_CYNTH_CONFIG
export BDW_CYNTH_CONFIG_DIR
export BDW_LS_INFO

export BDW_COWARE = 0
export BDW_COWARE_LOAD_FLAGS
export BDW_COWARE_PREPROC_FLAGS
export BDW_VISTA = 0
export BDW_NCSC = 0
export BDW_XMSC = 1
export BDW_VLOGSIM_ARGS
export BDW_VLOGCOMP_ARGS
export BDW_VLOG_LIBS
export BDW_VLOG_DEFINES
export BDW_VLOG_DUT_FILES
export BDW_EXTRA_LDFLAGS
export BDW_EXTRA_LIBS
export BDW_EXTRA_LIB_FLAGS
export BDW_COV_LIB_FLAGS
export BDW_EXTRA_CCFLAGS
export BDW_CCOPTIONS
export BDW_SCSIM_ARGS
export BDW_HUB_ARGV
export BDW_USE_SCV
export BDW_FSDBVCSPLATFORM
BDW_FSDBVCSPLATFORM = LINUX64
export BDW_USE_SCV = 0
ifeq ($(CM_USERLOGDIR),)
	export CM_USERLOGDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif
ifeq ($(CM_USERTMPDIR),)
	export CM_USERTMPDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif

# Provide backwards compatibility with CONF variable used in some applications
# to set the configuration on the command line.
ifneq ($(CONF),)
	BDW_SIM_CONFIG = $(CONF)
endif


######################################################################
## Definitions for remote execution
######################################################################
export BDW_EXEC_CMD
export BDW_PMAKE_FLG
ifeq ($(BDW_EXEC_CMD),)
    BDW_EXEC_CMD=
endif

######################################################################
## Definitions for user defined tool command scripts
######################################################################



ifeq ($(BDW_STRATUS_HLS_COMMAND),)
    BDW_STRATUS_HLS_COMMAND = stratus_hls
endif
ifeq ($(BDW_STRATUS_IDE_COMMAND),)
    BDW_STRATUS_IDE_COMMAND = stratus_ide
endif
ifeq ($(BDW_WRAPGEN_COMMAND),)
    BDW_WRAPGEN_COMMAND = bdw_wrapgen
endif
ifeq ($(BDW_LAUNCH_UPDATE_WRAPPERS_COMMAND),)
    BDW_LAUNCH_UPDATE_WRAPPERS_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_HLS_COMMAND),)
    BDW_LAUNCH_HLS_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_SIM_COMMAND),)
    BDW_LAUNCH_SIM_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND),)
    BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_POWER_COMMAND),)
    BDW_LAUNCH_POWER_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_ANALYSIS_COMMAND),)
    BDW_LAUNCH_ANALYSIS_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_EQUIV_COMMAND),)
    BDW_LAUNCH_EQUIV_COMMAND = $(BDW_LAUNCH_COMMAND)
endif
ifeq ($(BDW_LAUNCH_IDE_COMMAND),)
    BDW_LAUNCH_IDE_COMMAND = $(BDW_LAUNCH_COMMAND)
endif

######################################################################
## Definitions for compilation and synthesis
######################################################################

MAKE			   = make --no-print-directory -f $(firstword $(MAKEFILE_LIST))
PERL			   = perl
CYNTHHL            = $(BDW_STRATUS_HLS_COMMAND)
CYNTHVLG		   = ${STRATUS_HOME}/bin/stratus_vlg --project project.tcl
ifneq ($(BDW_TMPLNK_DIR),)
BDW_TMPLNK_FILE    := $(shell $(STRATUS_HOME)/bin/bdw_tmpfile $(BDW_TMPLNK_DIR)/BDWLNK.$(USER).XXXXXX)
endif

######################################################################
## Set variables for and include BDW common Makefile bdw.mak
######################################################################

export BDW_USEHUB	   = $(BDW_USE_ESCLIB)
export BDW_USECYNTH	   = 1
export BDW_WRITEFSDB   = 0
ifeq ($(BDW_WRITEFSDB),1)
	export BDW_NOVAS_INST_DIR = $(shell $(STRATUS_HOME)/bin/bdw_find_novas_install)
	ifeq ($(wildcard $(BDW_NOVAS_INST_DIR)/share/PLI/VCS*),$(BDW_NOVAS_INST_DIR)/share/PLI/VCS)
		# The PLI/VCS dir is an indication that this is a 2010 or later Novas release, and we can use automatic VCS platform selection.
		BDW_FSDB_VCS_ARGS = -debug_pp -LDFLAGS -Wl,-rpath,$(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM) -P $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/pli.a
	else
		# For older versions of Novas, use vcs_latest, which works with all supported VCS versions.
		BDW_FSDB_VCS_ARGS = -P $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/pli.a
	endif
else
	BDW_FSDB_VCS_ARGS =
endif
BDW_INCLUDE_DIRS = 
BDW_CCFLAGS        = -I./ -I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(addprefix -I,$(BDW_INCLUDE_DIRS))
ifneq ($(BDW_SIM_CONFIG),)
    BDW_SOURCES		   += main.cpp system.cpp tb.cpp
endif
BDW_CCOPTIONS	   =  -DCLOCK_PERIOD=100 -D_GLIBCXX_USE_CXX11_ABI=0 
BDW_COV_LIB_FLAGS = 
BDW_DEP_FILTER	   = | bdw_depfilter project.tcl

VPATH += $(BDW_INCLUDE_DIRS)

vpath %.bdt $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/lib

BDW_LOGOPTIONS_FILE = $(BDW_WRAPDIR)/.logOptions

# rule to create .logOptions if it gets accidentally removed
$(BDW_LOGOPTIONS_FILE): project.tcl
	@bdw_makegen project.tcl -q 

######################################################################
# Preparation for concurrent builds target
######################################################################


ifeq ($(CWBExec_prep),1)
prep_all: 
	$(BDW_LAUNCH_UPDATE_WRAPPERS_COMMAND) $(MAKE) update_hierarchy prep_vlog_all
else
prep_all:
	bdw_exec -jobproject project.tcl -job prep_all $(MAKE) CWBExec_prep=1 prep_all
endif


######################################################################
## Start of Configurations
######################################################################
BDW_SHAREDLIB		=	0
BDW_VLOG_DUT_FILES	=	
VLOG_COSIM_TOP	=
BDW_ALL_WRAPPERS    =


HL_FLAGS           = --logfile=stratus_hls.log -I. -I$(BDW_WRAPDIR) -I$(STRATUS_HOME)/share/stratus/include --c++14 $(BDW_EXTRA_HLFLAGS) $(addprefix --tl=,$(BDW_TECH_LIBS)) -DCLOCK_PERIOD=100 --clock_period=100.000 --cycle_slack=10.000 --dpopt_auto=op --flatten_arrays=none --inline_partial_constants=on --lsb_trimming=on --message_detail=2 --path_delay_limit=110.000 --relax_timing=on --rtl_annotation=op,stack --unroll_loops=off
VLG_FLAGS          = -DBDW_RTL=1 -I$(BDW_WRAPDIR) --c++14 $(BDW_EXTRA_VLGFLAGS)

HL_FLAGS_KeyGen_BASIC	= -DBASIC=1 -DBDW_RTL_KeyGen_BASIC=1 $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_BASIC)))
HL_FLAGS_KeyGen_GATING	= -DGATING=1 -DBDW_RTL_KeyGen_GATING=1 --power_clock_gating=on $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_GATING)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h
HL_FLAGS_ntt_BASIC	= -DBASIC=1 -DBDW_RTL_ntt_BASIC=1 $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_ntt_BASIC)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/ntt_wrap.h
HL_FLAGS_mul_BASIC	= -DBASIC=1 -DBDW_RTL_mul_BASIC=1 $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_mul_BASIC)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/mul_wrap.h
HL_FLAGS_combined_GATING	= -DGATING=1 -DBDW_RTL_combined_GATING=1 --power_clock_gating=off $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_combined_GATING)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/combined_wrap.h
ifeq ($(BDW_SIM_CONFIG),KeyGen_BASIC_B)



BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += 
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),KeyGen_GATING_B)



BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += 
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),ntt_BASIC_B)



BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += 
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),mul_BASIC_B)



BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/modules/mul/BASIC/mul_beh.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += 
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul/BASIC/mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),combined_GATING_B)



BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined_beh.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/modules/combined/GATING/combined_beh.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += 
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined/GATING/combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),KeyGen_BASIC_V)

BDW_SHAREDLIB		= 1

BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += -DBDW_RTL_KeyGen_BASIC
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_KeyGen_BASIC_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/KeyGen_cosim.v $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/KeyGen/BASIC/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_KeyGen_BASIC
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_KeyGen_BASIC
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	xcelium
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),KeyGen_GATING_V)

BDW_SHAREDLIB		= 1

BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += -DBDW_RTL_KeyGen_GATING
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	ntt.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_KeyGen_GATING_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/KeyGen_cosim.v $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/KeyGen/GATING/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_KeyGen_GATING
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_KeyGen_GATING
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	xcelium
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),ntt_BASIC_V)

BDW_SHAREDLIB		= 1

BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += -DBDW_RTL_ntt_BASIC
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp mul.cpp combined.cpp
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_ntt_BASIC_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/ntt_cosim.v $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/ntt/BASIC/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_ntt_BASIC
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_ntt_BASIC
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	xcelium
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),mul_BASIC_V)

BDW_SHAREDLIB		= 1

BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/modules/mul/BASIC/mul.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += -DBDW_RTL_mul_BASIC
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp combined.cpp
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_mul_BASIC_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/mul_cosim.v $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/mul/BASIC/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_mul_BASIC
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_mul_BASIC
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul/BASIC/mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined//combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	xcelium
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),combined_GATING_V)

BDW_SHAREDLIB		= 1

BDW_SIM_CONFIG_DIR  =   $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
ifeq ($(BDW_DEBUG),1)
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined.o $(BDW_OBJS) 
else
SIM_OBJS			=	$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o $(BDW_WORKLIB)/modules/combined/GATING/combined.o $(BDW_OBJS) 
endif
BDW_OBJDIR          =   $(BDW_SIM_CONFIG_DIR)$(BDW_DEBUG_DIR)
BDW_CCFLAGS         += -DBDW_RTL_combined_GATING
BDW_OBJS		    = $(addprefix $(BDW_OBJDIR)/, $(addsuffix .o, $(basename $(notdir $(BDW_SOURCES)))))
BDW_DEPS		    = $(BDW_OBJS:.o=.d)
SIM_RTL_SRCS		=	KeyGen.cpp ntt.cpp mul.cpp
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_combined_GATING_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/combined_cosim.v $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/combined/GATING/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_combined_GATING
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_vlog_combined_GATING
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d $(BDW_WORKLIB)/modules/KeyGen//KeyGen.d $(BDW_WORKLIB)/wrappers/ntt_wrap.d $(BDW_WORKLIB)/modules/ntt//ntt.d $(BDW_WORKLIB)/wrappers/mul_wrap.d $(BDW_WORKLIB)/modules/mul//mul.d $(BDW_WORKLIB)/wrappers/combined_wrap.d $(BDW_WORKLIB)/modules/combined/GATING/combined.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/system//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/combined.d $(BDW_OBJDIR)/mul.d $(BDW_OBJDIR)/ntt.d $(BDW_OBJDIR)/KeyGen.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	xcelium
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else

BDW_MISSING_WRAPPERS=	
ifneq ($(BDW_DEP_CYNTH_CONFIG),)
DEP_FILES           =   bdw_work/wrappers/KeyGen_wrap.d bdw_work/wrappers/ntt_wrap.d bdw_work/wrappers/mul_wrap.d bdw_work/wrappers/combined_wrap.d
endif
endif
endif
endif
endif
endif
endif
endif
endif
endif
endif

################################################################
# start of logicSynth Configurations
################################################################

# global logicSynth definitions


        
# logicSynthConfig specific definitions

ifeq ($(BDW_LS_CONFIG),G_BASIC)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/G_BASIC
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/G_BASIC/KeyGen.log} {$(BDW_WORKLIB)/logicsynth/G_BASIC/KeyGen.bdr}
BDW_LS_CMD = bdw_runsgenus
ifeq ($(BDW_MODULE),KeyGen)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/G_BASIC/KeyGen.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v
BDW_CYNTH_CONFIG = BASIC
BDW_HLS_CONFIG = BASIC
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/KeyGen/BASIC
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/KeyGen/BASIC
endif
else
ifeq ($(BDW_LS_CONFIG),G_GATING)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/G_GATING
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/G_GATING/KeyGen.log} {$(BDW_WORKLIB)/logicsynth/G_GATING/KeyGen.bdr}
BDW_LS_CMD = bdw_runsgenus
ifeq ($(BDW_MODULE),KeyGen)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/G_GATING/KeyGen.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v
BDW_CYNTH_CONFIG = GATING
BDW_HLS_CONFIG = GATING
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/KeyGen/GATING
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/KeyGen/GATING
endif
endif
endif

################################################################
# start of analysis Configurations
################################################################

# global analysis definitions


        
# analysisConfig specific definitions


ifeq ($(BDW_SHAREDLIB),0)
	EXECUTABLE			= scsim_$(BDW_SIM_CONFIG)
	
ifeq ($(BDW_DEBUG),1)
SIM_BUILD			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/debug/sim_$(BDW_SIM_CONFIG)
else
SIM_BUILD			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
endif
else
	EXECUTABLE			= $(BDW_VLOG_SIM)

ifeq ($(BDW_DEBUG),1)
    COSIM_FILES			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/debug/sim_$(BDW_SIM_CONFIG).so $(VLOG_COSIM_TOP)
else
    COSIM_FILES			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so $(VLOG_COSIM_TOP)
endif
	SIM_BUILD			= $(COSIM_FILES)
endif


################################################################
# start of place and route configurations
################################################################

# pnrConfig specific definitions 


######################################################################
# Include dependency files for this configuration.
# These will be automatically generted if they do not exist.
# Avoid including (and so generating) these files for 'clean' and
# 'help' commands.
######################################################################
ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
    ifeq ($(findstring clean,$(MAKECMDGOALS)),)
        ifeq ($(findstring help,$(MAKECMDGOALS)),)
            ifneq ($(DEP_FILES),)
                -include $(DEP_FILES)
            endif
        endif
    endif
endif

######################################################################
## Include pre-defined variables and rules provided with BDW
######################################################################
include ${STRATUS_HOME}/share/stratus/source/bdw.mak

######################################################################
## Error checking rules for variable and environment settings.
######################################################################
vista_needs_gcc3:
ifeq ($(BDW_GCC_VERSION),2.95.3)
	@echo "*** You must use GCC 3 to use Vista." ;  exit
endif

#########################################################
## Start of the "ALL" rule set
#########################################################

pnr_all:


kill_pnr_all:


clean_pnr_all:


power_all: power_P_KeyGen_BASIC power_P_KeyGen_GATING power_P_ntt_BASIC power_P_mul_BASIC power_P_combined_GATING


kill_power_all: kill_power_P_KeyGen_BASIC kill_power_P_KeyGen_GATING kill_power_P_ntt_BASIC kill_power_P_mul_BASIC kill_power_P_combined_GATING


clean_power_all: clean_power_P_KeyGen_BASIC clean_power_P_KeyGen_GATING clean_power_P_ntt_BASIC clean_power_P_mul_BASIC clean_power_P_combined_GATING


equiv_all:


kill_equiv_all:


clean_equiv_all:


ls_all: ls_G_BASIC ls_G_GATING


kill_ls_all: kill_ls_G_BASIC kill_ls_G_GATING


clean_ls_all: clean_ls_G_BASIC clean_ls_G_GATING


analysis_all:


kill_analysis_all:


clean_analysis_all:


hls_all: hls_KeyGen_BASIC_B hls_KeyGen_GATING_B hls_ntt_BASIC_B hls_mul_BASIC_B hls_combined_GATING_B hls_KeyGen_BASIC_V hls_KeyGen_GATING_V hls_ntt_BASIC_V hls_mul_BASIC_V hls_combined_GATING_V


hls_KeyGen_all: hls_KeyGen_BASIC hls_KeyGen_GATING


hls_ntt_all: hls_ntt_BASIC


hls_mul_all: hls_mul_BASIC


hls_combined_all: hls_combined_GATING


cynth_all: cynth_KeyGen_BASIC_B cynth_KeyGen_GATING_B cynth_ntt_BASIC_B cynth_mul_BASIC_B cynth_combined_GATING_B cynth_KeyGen_BASIC_V cynth_KeyGen_GATING_V cynth_ntt_BASIC_V cynth_mul_BASIC_V cynth_combined_GATING_V


kill_hls_all kill_cynth_all: kill_hls_KeyGen_BASIC kill_hls_KeyGen_GATING kill_hls_ntt_BASIC kill_hls_mul_BASIC kill_hls_combined_GATING


all_deps: clean_deps
	-@$(MAKE) gen_all_deps >& /dev/null



gen_all_deps: 
	-@$(MAKE) deps BDW_SIM_CONFIG=KeyGen_BASIC_B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=KeyGen_GATING_B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=ntt_BASIC_B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=mul_BASIC_B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=combined_GATING_B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=KeyGen_BASIC_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=KeyGen_GATING_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=ntt_BASIC_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=mul_BASIC_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=combined_GATING_V >& /dev/null


.PHONY: gen_all_deps
.PHONY: all_deps


all_wrappers : bdw_prebuild_wrappers

bdw_prebuild_wrappers:
ifneq ($(BDW_ALL_WRAPPERS),)
	@$(MAKE) -j 1 $(BDW_ALL_WRAPPERS)
endif

bdw_prebuild_rtl:
ifneq ($(SIM_RTL_TARGETS),)
	@$(MAKE) $(SIM_RTL_TARGETS)
endif


clean_hls_all: clean_hls_KeyGen_BASIC_B clean_hls_KeyGen_GATING_B clean_hls_ntt_BASIC_B clean_hls_mul_BASIC_B clean_hls_combined_GATING_B clean_hls_KeyGen_BASIC_V clean_hls_KeyGen_GATING_V clean_hls_ntt_BASIC_V clean_hls_mul_BASIC_V clean_hls_combined_GATING_V

hls_clean_all: clean_hls_all
cynth_clean_all: clean_hls_all
clean_cynth_all: clean_hls_all
prebuild_all: prebuild_KeyGen_BASIC_B prebuild_KeyGen_GATING_B prebuild_ntt_BASIC_B prebuild_mul_BASIC_B prebuild_combined_GATING_B prebuild_KeyGen_BASIC_V prebuild_KeyGen_GATING_V prebuild_ntt_BASIC_V prebuild_mul_BASIC_V prebuild_combined_GATING_V

build_all: build_KeyGen_BASIC_B build_KeyGen_GATING_B build_ntt_BASIC_B build_mul_BASIC_B build_combined_GATING_B build_KeyGen_BASIC_V build_KeyGen_GATING_V build_ntt_BASIC_V build_mul_BASIC_V build_combined_GATING_V

sim_all: sim_KeyGen_BASIC_B sim_KeyGen_GATING_B sim_ntt_BASIC_B sim_mul_BASIC_B sim_combined_GATING_B sim_KeyGen_BASIC_V sim_KeyGen_GATING_V sim_ntt_BASIC_V sim_mul_BASIC_V sim_combined_GATING_V

kill_sim_all: kill_sim_KeyGen_BASIC_B kill_sim_KeyGen_GATING_B kill_sim_ntt_BASIC_B kill_sim_mul_BASIC_B kill_sim_combined_GATING_B kill_sim_KeyGen_BASIC_V kill_sim_KeyGen_GATING_V kill_sim_ntt_BASIC_V kill_sim_mul_BASIC_V kill_sim_combined_GATING_V

clean_wrap_all: clean_wrap_KeyGen_BASIC_B clean_wrap_KeyGen_GATING_B clean_wrap_ntt_BASIC_B clean_wrap_mul_BASIC_B clean_wrap_combined_GATING_B clean_wrap_KeyGen_BASIC_V clean_wrap_KeyGen_GATING_V clean_wrap_ntt_BASIC_V clean_wrap_mul_BASIC_V clean_wrap_combined_GATING_V

kill_all: 
	@bdw_kill -all


clean_cachelib:
	@rm -rf /home/vlsilab/Desktop/KeyGen_works2/cachelib

clean_all:
	@if [ -d $(BDW_WORKLIB) ] ; then \
		td=`mktemp -d $(BDW_WORKLIB).XXXXXXXX` ; \
		mv $(BDW_WORKLIB) $${td} ; \
		for f in *.vcd *.fsdb ; do \
			if [ -f $$f ] ; then \
				mv $$f $${td} ; \
			fi ; \
		done ; \
		rm -rf $${td} & \
	fi

clean_sim_all: clean_KeyGen_BASIC_B clean_KeyGen_GATING_B clean_ntt_BASIC_B clean_mul_BASIC_B clean_combined_GATING_B clean_KeyGen_BASIC_V clean_KeyGen_GATING_V clean_ntt_BASIC_V clean_mul_BASIC_V clean_combined_GATING_V clean_deps
	@rm -rf *.vcd *.fsdb $(BDW_OBJDIR) $(BDW_SIMDIR) $(BDW_MODULEDIR) $(BDW_WRAPDIR)

jobs:
	@bdw_ps

clean_libs:
	@rm -rf $(BDW_LIBDIR)

clean_deps:
	@if [ -d $(BDW_WORKLIB) ]; then find $(BDW_WORKLIB) -name '*.d' -exec rm {} \; ; fi

deps : $(DEP_FILES)

#########################################################
## End of the "ALL" rule set
#########################################################



#########################################################
## Start of the "config groups" rule set
#########################################################
        

#########################################################
## End of the "config groups" rule set
#########################################################
        

help:
	@echo 
	@echo "Makefile generated by bdw_makegen version 20.26-s100 from project.tcl"
	@echo 
	@echo "PROJECT-WIDE RULES:"
	@echo "    workbench   - Stratus Workbench for the project."
	@echo "    help-configs - List all configs defined in the project."
	@echo 
	@echo "GROUP RULES:"
	@echo "    hls_all             - Run stratus_hls for all modules for all configurations."
	@echo "    clean_hls_all       - Clear all RTL files generated for all stratus_hls runs for each configuration."
	@echo "    ls_all             - Run logic synthesis for all logic synthesis configs "
	@echo "    clean_ls_all       - Removes logic synthesis results for all logic synthesis configs "
	@echo "    build_all           - Build all simulation executables or shared libraries (but don't run them)."
	@echo "    sim_all             - Build AND run all simulation configurations."
	@echo "    power_all           - Run all Power configurations."
	@echo "    pnr_all             - Run all place and route configurations."
	@echo "    equiv_all           - Run all whole-design equivalence checking configurations."
	@echo "    clean_all           - Removes the $(BDW_WORKLIB) directory, thus cleaning up everything."
	@echo "    clean_sim_all       - Clean up all modules for all simulation configurations."
	@echo "    clean_power_all     - Clean all files generated for all power estimation configs."
	@echo "    clean_pnr_all       - Clean all files generated for all place and route configs."
	@echo "    clean_equiv_all     - Clean all files generated for all equivalence checking configs."
	@echo "    clean_libs          - Clean up all locally built items for hls_libs."
	@echo "    clean_cachelib      - Clean up the local Cache Library."
	@echo "    clean_deps          - Clean up auto-generated dependencies so they will be re-generated."
	@echo "    clean_wrap_all      - Clean all generated wrapper files."
	@echo "    all_deps            - Re-creates all dependencies."
	@echo "    all_wrappers        - Generates all out of date hls_module wrappers."
	@echo "    jobs                - List all current jobs for this project."
	@echo "    kill_all            - Kills alls current jobs for this project."
	@echo "    kill_hls_all        - Kills alls stratus_hls jobs for this project."
	@echo "    kill_ls_all         - Kill all logic synthesis jobs for this project."
	@echo "    kill_sim_all        - Kill all simulation jobs for this project."
	@echo "    kill_pnr_all        - Kill all place and route jobs for this project."
	@echo "    kill_power_all      - Kill all power estimation jobs for this project."
	@echo "    kill_hls_<config_group>_<hls_config>  - Kill all the stratus_hls jobs for a config group"
	@echo "    kill_equiv_all      - Kill all equivalence checking jobs for this project."
	@echo 
	@echo "PER-hls_config RULES:"
	@echo "    hls_<hls_config>   - Run stratus_hls on all modules that have a hls_config with the given name to Verilog"
	@echo "    hhls_<module>_<hls_config>  - Run stratus_hls on the given module and its submodules and hls_config to Verilog"
	@echo "    hls_<config_group>  - Run stratus_hls on the modules in a config group specified by define_config_group command"
	@echo "    clean_<hls_config> - Clean the given hls_config from all modules that have it"
	@echo "    view_<hls_config>  - View schematics for all modules that have a hls_config with the given name"
	@echo "    view_<sim_config>  - View waveforms for the simulation (waveform viewer tool is choosen from project file)"
	@echo 
	@echo "PER-module-and-hls_config RULES:"
	@echo "    hls_<module>_all            - Run stratus_hls on the given module and all its hls_configs to Verilog"
	@echo "    hls_<module>_<hls_config>   - Run stratus_hls on the given module and hls_config to Verilog"
	@echo "    elab_<module>_<hls_config>  - Run stratus_hls through elaboration on the given module and hls_config"
	@echo "    optim_<module>_<hls_config> - Run stratus_hls through optimization on the given module and hls_config"
	@echo "    sched_<module>_<hls_config> - Run stratus_hls through scheduling on the given module and hls_config"
	@echo "    clean_hls_<module>_<hls_config>  - Clean synthesis results for the given module and hls_config"
	@echo "    view_<module>_<hls_config> - View schematic for the given module and hls_config"
	@echo "    kill_<module>_<hls_config> - Kill stratus_hls job for this module and hls_config"
	@echo 
	@echo "DEFINED module and hls_config NAMES:"
	@echo "	hls_config for module KeyGen:"
	@echo "		BASIC	GATING"
	@echo "	hls_config for module ntt:"
	@echo "		BASIC"
	@echo "	hls_config for module mul:"
	@echo "		BASIC"
	@echo "	hls_config for module combined:"
	@echo "		GATING"
	@echo 
	@echo "PER-sim_config RULES:"
	@echo "    clean_hls_<sim_config> - Clean stratus_hls output files for all modules required by the named sim_config"
	@echo "    build_<sim_config>   - Build the simulation executable for the named sim_config"
	@echo "    sim_<sim_config>     - Builds and executes a simulation for the named sim_config"
	@echo "    kill_sim_<sim_config> - Kills the simulation for the  named sim_config"
	@echo "    debug_<sim_config>   - Builds a simulation for the named sim_config for use with the gdb debugger under stratus_ide"
	@echo "    view_<sim_config>    - View schematics for all modules required by the named sim_config"
	@echo "    clean_<sim_config>   - Clean up files built for the named sim_config"
	@echo 
	@echo "DEFINED sim_config NAMES:"

	@echo "	KeyGen_BASIC_B	KeyGen_GATING_B	ntt_BASIC_B	mul_BASIC_B"
	@echo "	combined_GATING_B	KeyGen_BASIC_V	KeyGen_GATING_V	ntt_BASIC_V"
	@echo "	mul_BASIC_V	combined_GATING_V"

	@echo
	@echo "PER-logicSynthConfig Rules:"
	@echo "    ls_<logicSynthConfig> - Run logic synthesis for the modules in this logicSynthConfig"
	@echo "    view_ls_<logicSynthConfig> - View schematics for the modules in this logicSynthConfig"
	@echo "    clean_ls_<logicSynthConfig> - Removes logic synthesis results for this logicSynthConfig"
	@echo "    kill_ls_<logicSynthConfig> - Kills the logic synthesis job for this logicSynthConfig"
	@echo
	@echo "DEFINED logicSynthConfig NAMES:"

	@echo "	G_BASIC	G_GATING"

	@echo
	@echo "PER-powerConfig Rules:"
	@echo "    power_<powerConfig> - Run power estimation for this powerConfig"
	@echo "    clean_power_<powerConfig> - Removes power estimation results for this powerConfig"
	@echo "    kill_power_<powerConfig> - Kills the power estimation job for this powerConfig"
	@echo
	@echo "DEFINED powerConfig NAMES:"

	@echo "	P_KeyGen_BASIC	P_KeyGen_GATING	P_ntt_BASIC	P_mul_BASIC"
	@echo "	P_combined_GATING"
	@echo 


help-configs:
	@echo 
	@echo "DEFINED module and hls_config NAMES:"
	@echo "	hls_config for module KeyGen:"
	@echo "		BASIC	GATING"
	@echo "	hls_config for module ntt:"
	@echo "		BASIC"
	@echo "	hls_config for module mul:"
	@echo "		BASIC"
	@echo "	hls_config for module combined:"
	@echo "		GATING"
	@echo 
	@echo "DEFINED sim_config NAMES:"

	@echo "	KeyGen_BASIC_B	KeyGen_GATING_B	ntt_BASIC_B	mul_BASIC_B"
	@echo "	combined_GATING_B	KeyGen_BASIC_V	KeyGen_GATING_V	ntt_BASIC_V"
	@echo "	mul_BASIC_V	combined_GATING_V"
	@echo
	@echo "DEFINED logicSynthConfig NAMES:"

	@echo "	G_BASIC	G_GATING"
	@echo
	@echo "DEFINED powerConfig NAMES:"

	@echo "	P_KeyGen_BASIC	P_KeyGen_GATING	P_ntt_BASIC	P_mul_BASIC"
	@echo "	P_combined_GATING"
	@echo 


#########################################################
## Start of the rule set for sim_config KeyGen_BASIC_B
#########################################################


hls_KeyGen_BASIC_B: 



cynth_KeyGen_BASIC_B: 

hls_clean_KeyGen_BASIC_B: clean_hls_KeyGen_BASIC_B

cynth_clean_KeyGen_BASIC_B: hls_clean_KeyGen_BASIC_B

clean_hls_KeyGen_BASIC_B: $(addprefix clean_, ) 

clean_cynth_KeyGen_BASIC_B: clean_hls_KeyGen_BASIC_B

prebuild_KeyGen_BASIC_B: bdw_prebuild_wrappers 

ifeq ($(CWBExec_build),1)

dbg_build_KeyGen_BASIC_B:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_BASIC_B
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_BASIC_B


build_KeyGen_BASIC_B build_KeyGen_BASIC_B_sub: bdw_prebuild_wrappers 
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_BASIC_B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=KeyGen_BASIC_B

else
.PHONY: build_KeyGen_BASIC_B
.PHONY: dbg_build_KeyGen_BASIC_B

dbg_build_KeyGen_BASIC_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.KeyGen_BASIC_B $(MAKE) CWBExec_build=1 dbg_build_KeyGen_BASIC_B

build_KeyGen_BASIC_B:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_BASIC_B $(MAKE) CWBExec_build=1 build_KeyGen_BASIC_B

build_KeyGen_BASIC_B_sub:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_BASIC_B.s $(MAKE) CWBExec_build=1 build_KeyGen_BASIC_B_sub
endif


ifeq ($(CWBExec_sim),1)
sim_KeyGen_BASIC_B sim_sub_KeyGen_BASIC_B: build_KeyGen_BASIC_B_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=KeyGen_BASIC_B

else
.PHONY: sim_KeyGen_BASIC_B

sim_KeyGen_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim.KeyGen_BASIC_B $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_KeyGen_BASIC_B 

sim_sub_KeyGen_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim_sub.KeyGen_BASIC_B.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_KeyGen_BASIC_B 
endif


kill_sim_KeyGen_BASIC_B:
	@bdw_kill -job sim.KeyGen_BASIC_B
	@bdw_kill -job sim.KeyGen_BASIC_B.s


catlog_KeyGen_BASIC_B: 
debug_KeyGen_BASIC_B: 
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_BASIC_B
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=KeyGen_BASIC_B RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_KeyGen_BASIC_B:
	@if [ -e $(BDW_WORKLIB)/sims/KeyGen_BASIC_B/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig KeyGen_BASIC_B ;\
	else   \
	$(MAKE) sim_KeyGen_BASIC_B ;\
	bdw_view_waveform -project project.tcl -simconfig KeyGen_BASIC_B ;\
    fi
else
view_KeyGen_BASIC_B:
	@bdw_exec -jobproject project.tcl -job view.KeyGen_BASIC_B $(MAKE) CWBExec_view=1 view_KeyGen_BASIC_B
endif
    


clean_wrap_KeyGen_BASIC_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/KeyGen_BASIC_B $(BDW_WORKLIB)/sims/KeyGen_BASIC_B/sim_KeyGen_BASIC_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=KeyGen_BASIC_B

clean_KeyGen_BASIC_B: clean_hls_KeyGen_BASIC_B clean_sim_KeyGen_BASIC_B

clean_sim_KeyGen_BASIC_B: clean_wrap_KeyGen_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_BASIC_B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/build.KeyGen_BASIC_B


#########################################################
## Start of the rule set for sim_config KeyGen_GATING_B
#########################################################


hls_KeyGen_GATING_B: 



cynth_KeyGen_GATING_B: 

hls_clean_KeyGen_GATING_B: clean_hls_KeyGen_GATING_B

cynth_clean_KeyGen_GATING_B: hls_clean_KeyGen_GATING_B

clean_hls_KeyGen_GATING_B: $(addprefix clean_, ) 

clean_cynth_KeyGen_GATING_B: clean_hls_KeyGen_GATING_B

prebuild_KeyGen_GATING_B: bdw_prebuild_wrappers 

ifeq ($(CWBExec_build),1)

dbg_build_KeyGen_GATING_B:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_GATING_B
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_GATING_B


build_KeyGen_GATING_B build_KeyGen_GATING_B_sub: bdw_prebuild_wrappers 
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_GATING_B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=KeyGen_GATING_B

else
.PHONY: build_KeyGen_GATING_B
.PHONY: dbg_build_KeyGen_GATING_B

dbg_build_KeyGen_GATING_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.KeyGen_GATING_B $(MAKE) CWBExec_build=1 dbg_build_KeyGen_GATING_B

build_KeyGen_GATING_B:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_GATING_B $(MAKE) CWBExec_build=1 build_KeyGen_GATING_B

build_KeyGen_GATING_B_sub:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_GATING_B.s $(MAKE) CWBExec_build=1 build_KeyGen_GATING_B_sub
endif


ifeq ($(CWBExec_sim),1)
sim_KeyGen_GATING_B sim_sub_KeyGen_GATING_B: build_KeyGen_GATING_B_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=KeyGen_GATING_B

else
.PHONY: sim_KeyGen_GATING_B

sim_KeyGen_GATING_B:
	@bdw_exec -jobproject project.tcl -job sim.KeyGen_GATING_B $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_KeyGen_GATING_B 

sim_sub_KeyGen_GATING_B:
	@bdw_exec -jobproject project.tcl -job sim_sub.KeyGen_GATING_B.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_KeyGen_GATING_B 
endif


kill_sim_KeyGen_GATING_B:
	@bdw_kill -job sim.KeyGen_GATING_B
	@bdw_kill -job sim.KeyGen_GATING_B.s


catlog_KeyGen_GATING_B: 
debug_KeyGen_GATING_B: 
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_GATING_B
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=KeyGen_GATING_B RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_KeyGen_GATING_B:
	@if [ -e $(BDW_WORKLIB)/sims/KeyGen_GATING_B/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig KeyGen_GATING_B ;\
	else   \
	$(MAKE) sim_KeyGen_GATING_B ;\
	bdw_view_waveform -project project.tcl -simconfig KeyGen_GATING_B ;\
    fi
else
view_KeyGen_GATING_B:
	@bdw_exec -jobproject project.tcl -job view.KeyGen_GATING_B $(MAKE) CWBExec_view=1 view_KeyGen_GATING_B
endif
    


clean_wrap_KeyGen_GATING_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/KeyGen_GATING_B $(BDW_WORKLIB)/sims/KeyGen_GATING_B/sim_KeyGen_GATING_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=KeyGen_GATING_B

clean_KeyGen_GATING_B: clean_hls_KeyGen_GATING_B clean_sim_KeyGen_GATING_B

clean_sim_KeyGen_GATING_B: clean_wrap_KeyGen_GATING_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_GATING_B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_GATING_B
	@rm -rf $(BDW_WORKLIB)/jobs/build.KeyGen_GATING_B


#########################################################
## Start of the rule set for sim_config ntt_BASIC_B
#########################################################


hls_ntt_BASIC_B: 



cynth_ntt_BASIC_B: 

hls_clean_ntt_BASIC_B: clean_hls_ntt_BASIC_B

cynth_clean_ntt_BASIC_B: hls_clean_ntt_BASIC_B

clean_hls_ntt_BASIC_B: $(addprefix clean_, ) 

clean_cynth_ntt_BASIC_B: clean_hls_ntt_BASIC_B

prebuild_ntt_BASIC_B: bdw_prebuild_wrappers 

ifeq ($(CWBExec_build),1)

dbg_build_ntt_BASIC_B:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=ntt_BASIC_B
	@$(MAKE) BDW_DEBUG=1 build_ntt_BASIC_B


build_ntt_BASIC_B build_ntt_BASIC_B_sub: bdw_prebuild_wrappers 
	@$(MAKE) siminfo BDW_SIM_CONFIG=ntt_BASIC_B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=ntt_BASIC_B

else
.PHONY: build_ntt_BASIC_B
.PHONY: dbg_build_ntt_BASIC_B

dbg_build_ntt_BASIC_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.ntt_BASIC_B $(MAKE) CWBExec_build=1 dbg_build_ntt_BASIC_B

build_ntt_BASIC_B:
	@bdw_exec -jobproject project.tcl -job build.ntt_BASIC_B $(MAKE) CWBExec_build=1 build_ntt_BASIC_B

build_ntt_BASIC_B_sub:
	@bdw_exec -jobproject project.tcl -job build.ntt_BASIC_B.s $(MAKE) CWBExec_build=1 build_ntt_BASIC_B_sub
endif


ifeq ($(CWBExec_sim),1)
sim_ntt_BASIC_B sim_sub_ntt_BASIC_B: build_ntt_BASIC_B_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=ntt_BASIC_B

else
.PHONY: sim_ntt_BASIC_B

sim_ntt_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim.ntt_BASIC_B $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_ntt_BASIC_B 

sim_sub_ntt_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim_sub.ntt_BASIC_B.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_ntt_BASIC_B 
endif


kill_sim_ntt_BASIC_B:
	@bdw_kill -job sim.ntt_BASIC_B
	@bdw_kill -job sim.ntt_BASIC_B.s


catlog_ntt_BASIC_B: 
debug_ntt_BASIC_B: 
	@$(MAKE) BDW_DEBUG=1 build_ntt_BASIC_B
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=ntt_BASIC_B RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_ntt_BASIC_B:
	@if [ -e $(BDW_WORKLIB)/sims/ntt_BASIC_B/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig ntt_BASIC_B ;\
	else   \
	$(MAKE) sim_ntt_BASIC_B ;\
	bdw_view_waveform -project project.tcl -simconfig ntt_BASIC_B ;\
    fi
else
view_ntt_BASIC_B:
	@bdw_exec -jobproject project.tcl -job view.ntt_BASIC_B $(MAKE) CWBExec_view=1 view_ntt_BASIC_B
endif
    


clean_wrap_ntt_BASIC_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/ntt_BASIC_B $(BDW_WORKLIB)/sims/ntt_BASIC_B/sim_ntt_BASIC_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=ntt_BASIC_B

clean_ntt_BASIC_B: clean_hls_ntt_BASIC_B clean_sim_ntt_BASIC_B

clean_sim_ntt_BASIC_B: clean_wrap_ntt_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ntt_BASIC_B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ntt_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/build.ntt_BASIC_B


#########################################################
## Start of the rule set for sim_config mul_BASIC_B
#########################################################


hls_mul_BASIC_B: 



cynth_mul_BASIC_B: 

hls_clean_mul_BASIC_B: clean_hls_mul_BASIC_B

cynth_clean_mul_BASIC_B: hls_clean_mul_BASIC_B

clean_hls_mul_BASIC_B: $(addprefix clean_, ) 

clean_cynth_mul_BASIC_B: clean_hls_mul_BASIC_B

prebuild_mul_BASIC_B: bdw_prebuild_wrappers 

ifeq ($(CWBExec_build),1)

dbg_build_mul_BASIC_B:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=mul_BASIC_B
	@$(MAKE) BDW_DEBUG=1 build_mul_BASIC_B


build_mul_BASIC_B build_mul_BASIC_B_sub: bdw_prebuild_wrappers 
	@$(MAKE) siminfo BDW_SIM_CONFIG=mul_BASIC_B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=mul_BASIC_B

else
.PHONY: build_mul_BASIC_B
.PHONY: dbg_build_mul_BASIC_B

dbg_build_mul_BASIC_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.mul_BASIC_B $(MAKE) CWBExec_build=1 dbg_build_mul_BASIC_B

build_mul_BASIC_B:
	@bdw_exec -jobproject project.tcl -job build.mul_BASIC_B $(MAKE) CWBExec_build=1 build_mul_BASIC_B

build_mul_BASIC_B_sub:
	@bdw_exec -jobproject project.tcl -job build.mul_BASIC_B.s $(MAKE) CWBExec_build=1 build_mul_BASIC_B_sub
endif


ifeq ($(CWBExec_sim),1)
sim_mul_BASIC_B sim_sub_mul_BASIC_B: build_mul_BASIC_B_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=mul_BASIC_B

else
.PHONY: sim_mul_BASIC_B

sim_mul_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim.mul_BASIC_B $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_mul_BASIC_B 

sim_sub_mul_BASIC_B:
	@bdw_exec -jobproject project.tcl -job sim_sub.mul_BASIC_B.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_mul_BASIC_B 
endif


kill_sim_mul_BASIC_B:
	@bdw_kill -job sim.mul_BASIC_B
	@bdw_kill -job sim.mul_BASIC_B.s


catlog_mul_BASIC_B: 
debug_mul_BASIC_B: 
	@$(MAKE) BDW_DEBUG=1 build_mul_BASIC_B
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=mul_BASIC_B RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_mul_BASIC_B:
	@if [ -e $(BDW_WORKLIB)/sims/mul_BASIC_B/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig mul_BASIC_B ;\
	else   \
	$(MAKE) sim_mul_BASIC_B ;\
	bdw_view_waveform -project project.tcl -simconfig mul_BASIC_B ;\
    fi
else
view_mul_BASIC_B:
	@bdw_exec -jobproject project.tcl -job view.mul_BASIC_B $(MAKE) CWBExec_view=1 view_mul_BASIC_B
endif
    


clean_wrap_mul_BASIC_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/mul_BASIC_B $(BDW_WORKLIB)/sims/mul_BASIC_B/sim_mul_BASIC_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=mul_BASIC_B

clean_mul_BASIC_B: clean_hls_mul_BASIC_B clean_sim_mul_BASIC_B

clean_sim_mul_BASIC_B: clean_wrap_mul_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.mul_BASIC_B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.mul_BASIC_B
	@rm -rf $(BDW_WORKLIB)/jobs/build.mul_BASIC_B


#########################################################
## Start of the rule set for sim_config combined_GATING_B
#########################################################


hls_combined_GATING_B: 



cynth_combined_GATING_B: 

hls_clean_combined_GATING_B: clean_hls_combined_GATING_B

cynth_clean_combined_GATING_B: hls_clean_combined_GATING_B

clean_hls_combined_GATING_B: $(addprefix clean_, ) 

clean_cynth_combined_GATING_B: clean_hls_combined_GATING_B

prebuild_combined_GATING_B: bdw_prebuild_wrappers 

ifeq ($(CWBExec_build),1)

dbg_build_combined_GATING_B:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=combined_GATING_B
	@$(MAKE) BDW_DEBUG=1 build_combined_GATING_B


build_combined_GATING_B build_combined_GATING_B_sub: bdw_prebuild_wrappers 
	@$(MAKE) siminfo BDW_SIM_CONFIG=combined_GATING_B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=combined_GATING_B

else
.PHONY: build_combined_GATING_B
.PHONY: dbg_build_combined_GATING_B

dbg_build_combined_GATING_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.combined_GATING_B $(MAKE) CWBExec_build=1 dbg_build_combined_GATING_B

build_combined_GATING_B:
	@bdw_exec -jobproject project.tcl -job build.combined_GATING_B $(MAKE) CWBExec_build=1 build_combined_GATING_B

build_combined_GATING_B_sub:
	@bdw_exec -jobproject project.tcl -job build.combined_GATING_B.s $(MAKE) CWBExec_build=1 build_combined_GATING_B_sub
endif


ifeq ($(CWBExec_sim),1)
sim_combined_GATING_B sim_sub_combined_GATING_B: build_combined_GATING_B_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=combined_GATING_B

else
.PHONY: sim_combined_GATING_B

sim_combined_GATING_B:
	@bdw_exec -jobproject project.tcl -job sim.combined_GATING_B $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_combined_GATING_B 

sim_sub_combined_GATING_B:
	@bdw_exec -jobproject project.tcl -job sim_sub.combined_GATING_B.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_combined_GATING_B 
endif


kill_sim_combined_GATING_B:
	@bdw_kill -job sim.combined_GATING_B
	@bdw_kill -job sim.combined_GATING_B.s


catlog_combined_GATING_B: 
debug_combined_GATING_B: 
	@$(MAKE) BDW_DEBUG=1 build_combined_GATING_B
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=combined_GATING_B RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_combined_GATING_B:
	@if [ -e $(BDW_WORKLIB)/sims/combined_GATING_B/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig combined_GATING_B ;\
	else   \
	$(MAKE) sim_combined_GATING_B ;\
	bdw_view_waveform -project project.tcl -simconfig combined_GATING_B ;\
    fi
else
view_combined_GATING_B:
	@bdw_exec -jobproject project.tcl -job view.combined_GATING_B $(MAKE) CWBExec_view=1 view_combined_GATING_B
endif
    


clean_wrap_combined_GATING_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/combined_GATING_B $(BDW_WORKLIB)/sims/combined_GATING_B/sim_combined_GATING_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=combined_GATING_B

clean_combined_GATING_B: clean_hls_combined_GATING_B clean_sim_combined_GATING_B

clean_sim_combined_GATING_B: clean_wrap_combined_GATING_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.combined_GATING_B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.combined_GATING_B
	@rm -rf $(BDW_WORKLIB)/jobs/build.combined_GATING_B


#########################################################
## Start of the rule set for sim_config KeyGen_BASIC_V
#########################################################


hls_KeyGen_BASIC_V:  
	$(MAKE) -j1 hls_KeyGen_BASIC



cynth_KeyGen_BASIC_V:  
	$(MAKE) -j1 hlsc_KeyGen_BASIC

hls_clean_KeyGen_BASIC_V: clean_hls_KeyGen_BASIC_V

cynth_clean_KeyGen_BASIC_V: hls_clean_KeyGen_BASIC_V

clean_hls_KeyGen_BASIC_V: $(addprefix clean_, hls_KeyGen_BASIC) 

clean_cynth_KeyGen_BASIC_V: clean_hls_KeyGen_BASIC_V

prebuild_KeyGen_BASIC_V: bdw_prebuild_wrappers  
	$(MAKE) -j1 hls_KeyGen_BASIC

ifeq ($(CWBExec_build),1)

dbg_build_KeyGen_BASIC_V:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_BASIC_V
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_BASIC_V


build_KeyGen_BASIC_V build_KeyGen_BASIC_V_sub: bdw_prebuild_wrappers  
	$(MAKE) -j1 CWBExec_hls=1 hls_KeyGen_BASIC
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_BASIC_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=KeyGen_BASIC_V

else
.PHONY: build_KeyGen_BASIC_V
.PHONY: dbg_build_KeyGen_BASIC_V

dbg_build_KeyGen_BASIC_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.KeyGen_BASIC_V $(MAKE) CWBExec_build=1 dbg_build_KeyGen_BASIC_V

build_KeyGen_BASIC_V:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_BASIC_V $(MAKE) CWBExec_build=1 build_KeyGen_BASIC_V

build_KeyGen_BASIC_V_sub:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_BASIC_V.s $(MAKE) CWBExec_build=1 build_KeyGen_BASIC_V_sub
endif


ifeq ($(CWBExec_sim),1)
sim_KeyGen_BASIC_V sim_sub_KeyGen_BASIC_V: build_KeyGen_BASIC_V_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=KeyGen_BASIC_V

else
.PHONY: sim_KeyGen_BASIC_V

sim_KeyGen_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim.KeyGen_BASIC_V $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_KeyGen_BASIC_V 

sim_sub_KeyGen_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim_sub.KeyGen_BASIC_V.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_KeyGen_BASIC_V 
endif


kill_sim_KeyGen_BASIC_V:
	@bdw_kill -job sim.KeyGen_BASIC_V
	@bdw_kill -job sim.KeyGen_BASIC_V.s


catlog_KeyGen_BASIC_V: catVLGLog_KeyGen_BASIC
debug_KeyGen_BASIC_V: 
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_BASIC_V
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=KeyGen_BASIC_V RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_KeyGen_BASIC_V:
	@if [ -e $(BDW_WORKLIB)/sims/KeyGen_BASIC_V/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig KeyGen_BASIC_V ;\
	else   \
	$(MAKE) sim_KeyGen_BASIC_V ;\
	bdw_view_waveform -project project.tcl -simconfig KeyGen_BASIC_V ;\
    fi
else
view_KeyGen_BASIC_V:
	@bdw_exec -jobproject project.tcl -job view.KeyGen_BASIC_V $(MAKE) CWBExec_view=1 view_KeyGen_BASIC_V
endif
    


clean_wrap_KeyGen_BASIC_V:
	@rm -f $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/KeyGen_BASIC_V $(BDW_WORKLIB)/sims/KeyGen_BASIC_V/sim_KeyGen_BASIC_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=KeyGen_BASIC_V

clean_KeyGen_BASIC_V: clean_hls_KeyGen_BASIC_V clean_sim_KeyGen_BASIC_V

clean_sim_KeyGen_BASIC_V: clean_wrap_KeyGen_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_BASIC_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.KeyGen_BASIC_V


$(BDW_WORKLIB)/sims/top_KeyGen_BASIC_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -simconfig KeyGen_BASIC_V -top top



#########################################################
## Start of the rule set for sim_config KeyGen_GATING_V
#########################################################


hls_KeyGen_GATING_V:  
	$(MAKE) -j1 hls_KeyGen_GATING



cynth_KeyGen_GATING_V:  
	$(MAKE) -j1 hlsc_KeyGen_GATING

hls_clean_KeyGen_GATING_V: clean_hls_KeyGen_GATING_V

cynth_clean_KeyGen_GATING_V: hls_clean_KeyGen_GATING_V

clean_hls_KeyGen_GATING_V: $(addprefix clean_, hls_KeyGen_GATING) 

clean_cynth_KeyGen_GATING_V: clean_hls_KeyGen_GATING_V

prebuild_KeyGen_GATING_V: bdw_prebuild_wrappers  
	$(MAKE) -j1 hls_KeyGen_GATING

ifeq ($(CWBExec_build),1)

dbg_build_KeyGen_GATING_V:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_GATING_V
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_GATING_V


build_KeyGen_GATING_V build_KeyGen_GATING_V_sub: bdw_prebuild_wrappers  
	$(MAKE) -j1 CWBExec_hls=1 hls_KeyGen_GATING
	@$(MAKE) siminfo BDW_SIM_CONFIG=KeyGen_GATING_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=KeyGen_GATING_V

else
.PHONY: build_KeyGen_GATING_V
.PHONY: dbg_build_KeyGen_GATING_V

dbg_build_KeyGen_GATING_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.KeyGen_GATING_V $(MAKE) CWBExec_build=1 dbg_build_KeyGen_GATING_V

build_KeyGen_GATING_V:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_GATING_V $(MAKE) CWBExec_build=1 build_KeyGen_GATING_V

build_KeyGen_GATING_V_sub:
	@bdw_exec -jobproject project.tcl -job build.KeyGen_GATING_V.s $(MAKE) CWBExec_build=1 build_KeyGen_GATING_V_sub
endif


ifeq ($(CWBExec_sim),1)
sim_KeyGen_GATING_V sim_sub_KeyGen_GATING_V: build_KeyGen_GATING_V_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=KeyGen_GATING_V

else
.PHONY: sim_KeyGen_GATING_V

sim_KeyGen_GATING_V:
	@bdw_exec -jobproject project.tcl -job sim.KeyGen_GATING_V $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_KeyGen_GATING_V 

sim_sub_KeyGen_GATING_V:
	@bdw_exec -jobproject project.tcl -job sim_sub.KeyGen_GATING_V.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_KeyGen_GATING_V 
endif


kill_sim_KeyGen_GATING_V:
	@bdw_kill -job sim.KeyGen_GATING_V
	@bdw_kill -job sim.KeyGen_GATING_V.s


catlog_KeyGen_GATING_V: catVLGLog_KeyGen_GATING
debug_KeyGen_GATING_V: 
	@$(MAKE) BDW_DEBUG=1 build_KeyGen_GATING_V
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=KeyGen_GATING_V RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_KeyGen_GATING_V:
	@if [ -e $(BDW_WORKLIB)/sims/KeyGen_GATING_V/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig KeyGen_GATING_V ;\
	else   \
	$(MAKE) sim_KeyGen_GATING_V ;\
	bdw_view_waveform -project project.tcl -simconfig KeyGen_GATING_V ;\
    fi
else
view_KeyGen_GATING_V:
	@bdw_exec -jobproject project.tcl -job view.KeyGen_GATING_V $(MAKE) CWBExec_view=1 view_KeyGen_GATING_V
endif
    


clean_wrap_KeyGen_GATING_V:
	@rm -f $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/KeyGen_GATING_V $(BDW_WORKLIB)/sims/KeyGen_GATING_V/sim_KeyGen_GATING_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=KeyGen_GATING_V

clean_KeyGen_GATING_V: clean_hls_KeyGen_GATING_V clean_sim_KeyGen_GATING_V

clean_sim_KeyGen_GATING_V: clean_wrap_KeyGen_GATING_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_GATING_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.KeyGen_GATING_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.KeyGen_GATING_V


$(BDW_WORKLIB)/sims/top_KeyGen_GATING_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -simconfig KeyGen_GATING_V -top top



#########################################################
## Start of the rule set for sim_config ntt_BASIC_V
#########################################################


hls_ntt_BASIC_V:  
	$(MAKE) -j1 hls_ntt_BASIC



cynth_ntt_BASIC_V:  
	$(MAKE) -j1 hlsc_ntt_BASIC

hls_clean_ntt_BASIC_V: clean_hls_ntt_BASIC_V

cynth_clean_ntt_BASIC_V: hls_clean_ntt_BASIC_V

clean_hls_ntt_BASIC_V: $(addprefix clean_, hls_ntt_BASIC) 

clean_cynth_ntt_BASIC_V: clean_hls_ntt_BASIC_V

prebuild_ntt_BASIC_V: bdw_prebuild_wrappers  
	$(MAKE) -j1 hls_ntt_BASIC

ifeq ($(CWBExec_build),1)

dbg_build_ntt_BASIC_V:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=ntt_BASIC_V
	@$(MAKE) BDW_DEBUG=1 build_ntt_BASIC_V


build_ntt_BASIC_V build_ntt_BASIC_V_sub: bdw_prebuild_wrappers  
	$(MAKE) -j1 CWBExec_hls=1 hls_ntt_BASIC
	@$(MAKE) siminfo BDW_SIM_CONFIG=ntt_BASIC_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=ntt_BASIC_V

else
.PHONY: build_ntt_BASIC_V
.PHONY: dbg_build_ntt_BASIC_V

dbg_build_ntt_BASIC_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.ntt_BASIC_V $(MAKE) CWBExec_build=1 dbg_build_ntt_BASIC_V

build_ntt_BASIC_V:
	@bdw_exec -jobproject project.tcl -job build.ntt_BASIC_V $(MAKE) CWBExec_build=1 build_ntt_BASIC_V

build_ntt_BASIC_V_sub:
	@bdw_exec -jobproject project.tcl -job build.ntt_BASIC_V.s $(MAKE) CWBExec_build=1 build_ntt_BASIC_V_sub
endif


ifeq ($(CWBExec_sim),1)
sim_ntt_BASIC_V sim_sub_ntt_BASIC_V: build_ntt_BASIC_V_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=ntt_BASIC_V

else
.PHONY: sim_ntt_BASIC_V

sim_ntt_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim.ntt_BASIC_V $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_ntt_BASIC_V 

sim_sub_ntt_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim_sub.ntt_BASIC_V.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_ntt_BASIC_V 
endif


kill_sim_ntt_BASIC_V:
	@bdw_kill -job sim.ntt_BASIC_V
	@bdw_kill -job sim.ntt_BASIC_V.s


catlog_ntt_BASIC_V: catVLGLog_ntt_BASIC
debug_ntt_BASIC_V: 
	@$(MAKE) BDW_DEBUG=1 build_ntt_BASIC_V
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=ntt_BASIC_V RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_ntt_BASIC_V:
	@if [ -e $(BDW_WORKLIB)/sims/ntt_BASIC_V/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig ntt_BASIC_V ;\
	else   \
	$(MAKE) sim_ntt_BASIC_V ;\
	bdw_view_waveform -project project.tcl -simconfig ntt_BASIC_V ;\
    fi
else
view_ntt_BASIC_V:
	@bdw_exec -jobproject project.tcl -job view.ntt_BASIC_V $(MAKE) CWBExec_view=1 view_ntt_BASIC_V
endif
    


clean_wrap_ntt_BASIC_V:
	@rm -f $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/ntt_BASIC_V $(BDW_WORKLIB)/sims/ntt_BASIC_V/sim_ntt_BASIC_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=ntt_BASIC_V

clean_ntt_BASIC_V: clean_hls_ntt_BASIC_V clean_sim_ntt_BASIC_V

clean_sim_ntt_BASIC_V: clean_wrap_ntt_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ntt_BASIC_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.ntt_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.ntt_BASIC_V


$(BDW_WORKLIB)/sims/top_ntt_BASIC_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -simconfig ntt_BASIC_V -top top



#########################################################
## Start of the rule set for sim_config mul_BASIC_V
#########################################################


hls_mul_BASIC_V:  
	$(MAKE) -j1 hls_mul_BASIC



cynth_mul_BASIC_V:  
	$(MAKE) -j1 hlsc_mul_BASIC

hls_clean_mul_BASIC_V: clean_hls_mul_BASIC_V

cynth_clean_mul_BASIC_V: hls_clean_mul_BASIC_V

clean_hls_mul_BASIC_V: $(addprefix clean_, hls_mul_BASIC) 

clean_cynth_mul_BASIC_V: clean_hls_mul_BASIC_V

prebuild_mul_BASIC_V: bdw_prebuild_wrappers  
	$(MAKE) -j1 hls_mul_BASIC

ifeq ($(CWBExec_build),1)

dbg_build_mul_BASIC_V:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=mul_BASIC_V
	@$(MAKE) BDW_DEBUG=1 build_mul_BASIC_V


build_mul_BASIC_V build_mul_BASIC_V_sub: bdw_prebuild_wrappers  
	$(MAKE) -j1 CWBExec_hls=1 hls_mul_BASIC
	@$(MAKE) siminfo BDW_SIM_CONFIG=mul_BASIC_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=mul_BASIC_V

else
.PHONY: build_mul_BASIC_V
.PHONY: dbg_build_mul_BASIC_V

dbg_build_mul_BASIC_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.mul_BASIC_V $(MAKE) CWBExec_build=1 dbg_build_mul_BASIC_V

build_mul_BASIC_V:
	@bdw_exec -jobproject project.tcl -job build.mul_BASIC_V $(MAKE) CWBExec_build=1 build_mul_BASIC_V

build_mul_BASIC_V_sub:
	@bdw_exec -jobproject project.tcl -job build.mul_BASIC_V.s $(MAKE) CWBExec_build=1 build_mul_BASIC_V_sub
endif


ifeq ($(CWBExec_sim),1)
sim_mul_BASIC_V sim_sub_mul_BASIC_V: build_mul_BASIC_V_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=mul_BASIC_V

else
.PHONY: sim_mul_BASIC_V

sim_mul_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim.mul_BASIC_V $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_mul_BASIC_V 

sim_sub_mul_BASIC_V:
	@bdw_exec -jobproject project.tcl -job sim_sub.mul_BASIC_V.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_mul_BASIC_V 
endif


kill_sim_mul_BASIC_V:
	@bdw_kill -job sim.mul_BASIC_V
	@bdw_kill -job sim.mul_BASIC_V.s


catlog_mul_BASIC_V: catVLGLog_mul_BASIC
debug_mul_BASIC_V: 
	@$(MAKE) BDW_DEBUG=1 build_mul_BASIC_V
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=mul_BASIC_V RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_mul_BASIC_V:
	@if [ -e $(BDW_WORKLIB)/sims/mul_BASIC_V/systemc.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig mul_BASIC_V ;\
	else   \
	$(MAKE) sim_mul_BASIC_V ;\
	bdw_view_waveform -project project.tcl -simconfig mul_BASIC_V ;\
    fi
else
view_mul_BASIC_V:
	@bdw_exec -jobproject project.tcl -job view.mul_BASIC_V $(MAKE) CWBExec_view=1 view_mul_BASIC_V
endif
    


clean_wrap_mul_BASIC_V:
	@rm -f $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/mul_BASIC_V $(BDW_WORKLIB)/sims/mul_BASIC_V/sim_mul_BASIC_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=mul_BASIC_V

clean_mul_BASIC_V: clean_hls_mul_BASIC_V clean_sim_mul_BASIC_V

clean_sim_mul_BASIC_V: clean_wrap_mul_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.mul_BASIC_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.mul_BASIC_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.mul_BASIC_V


$(BDW_WORKLIB)/sims/top_mul_BASIC_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -simconfig mul_BASIC_V -top top



#########################################################
## Start of the rule set for sim_config combined_GATING_V
#########################################################


hls_combined_GATING_V:  
	$(MAKE) -j1 hls_combined_GATING



cynth_combined_GATING_V:  
	$(MAKE) -j1 hlsc_combined_GATING

hls_clean_combined_GATING_V: clean_hls_combined_GATING_V

cynth_clean_combined_GATING_V: hls_clean_combined_GATING_V

clean_hls_combined_GATING_V: $(addprefix clean_, hls_combined_GATING) 

clean_cynth_combined_GATING_V: clean_hls_combined_GATING_V

prebuild_combined_GATING_V: bdw_prebuild_wrappers  
	$(MAKE) -j1 hls_combined_GATING

ifeq ($(CWBExec_build),1)

dbg_build_combined_GATING_V:
	@if [ ! -e systemc ] ; then ln -s $(STRATUS_HOME)/tools.lnx86/stratus/systemc ; fi
	@$(MAKE) siminfo BDW_SIM_CONFIG=combined_GATING_V
	@$(MAKE) BDW_DEBUG=1 build_combined_GATING_V


build_combined_GATING_V build_combined_GATING_V_sub: bdw_prebuild_wrappers  
	$(MAKE) -j1 CWBExec_hls=1 hls_combined_GATING
	@$(MAKE) siminfo BDW_SIM_CONFIG=combined_GATING_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=combined_GATING_V

else
.PHONY: build_combined_GATING_V
.PHONY: dbg_build_combined_GATING_V

dbg_build_combined_GATING_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.combined_GATING_V $(MAKE) CWBExec_build=1 dbg_build_combined_GATING_V

build_combined_GATING_V:
	@bdw_exec -jobproject project.tcl -job build.combined_GATING_V $(MAKE) CWBExec_build=1 build_combined_GATING_V

build_combined_GATING_V_sub:
	@bdw_exec -jobproject project.tcl -job build.combined_GATING_V.s $(MAKE) CWBExec_build=1 build_combined_GATING_V_sub
endif


ifeq ($(CWBExec_sim),1)
sim_combined_GATING_V sim_sub_combined_GATING_V: build_combined_GATING_V_sub
	@$(MAKE) run_sim BDW_SIM_CONFIG=combined_GATING_V

else
.PHONY: sim_combined_GATING_V

sim_combined_GATING_V:
	@bdw_exec -jobproject project.tcl -job sim.combined_GATING_V $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_combined_GATING_V 

sim_sub_combined_GATING_V:
	@bdw_exec -jobproject project.tcl -job sim_sub.combined_GATING_V.s $(BDW_LAUNCH_SIM_COMMAND) $(MAKE) CWBExec_sim=1 sim_sub_combined_GATING_V 
endif


kill_sim_combined_GATING_V:
	@bdw_kill -job sim.combined_GATING_V
	@bdw_kill -job sim.combined_GATING_V.s


catlog_combined_GATING_V: catVLGLog_combined_GATING
debug_combined_GATING_V: 
	@$(MAKE) BDW_DEBUG=1 build_combined_GATING_V
	@$(MAKE) run_sim BDW_DEBUG=1 BDW_SIM_CONFIG=combined_GATING_V RUN_DEBUGGER=1
    
ifeq ($(CWBExec_view),1)
view_combined_GATING_V:
	@if [ -e $(BDW_WORKLIB)/sims/combined_GATING_V/verilog.vcd ]; then \
	bdw_view_waveform -project project.tcl -simconfig combined_GATING_V ;\
	else   \
	$(MAKE) sim_combined_GATING_V ;\
	bdw_view_waveform -project project.tcl -simconfig combined_GATING_V ;\
    fi
else
view_combined_GATING_V:
	@bdw_exec -jobproject project.tcl -job view.combined_GATING_V $(MAKE) CWBExec_view=1 view_combined_GATING_V
endif
    


clean_wrap_combined_GATING_V:
	@rm -f $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/combined_GATING_V $(BDW_WORKLIB)/sims/combined_GATING_V/sim_combined_GATING_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=combined_GATING_V

clean_combined_GATING_V: clean_hls_combined_GATING_V clean_sim_combined_GATING_V

clean_sim_combined_GATING_V: clean_wrap_combined_GATING_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.combined_GATING_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.combined_GATING_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.combined_GATING_V


$(BDW_WORKLIB)/sims/top_combined_GATING_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -simconfig combined_GATING_V -top top


#############################################################################
# libesc building rules
#############################################################################

ifeq ($(BDW_DEBUG),1)
libesc_WORKDIR = $(BDW_WORKLIB)/libesc/debug
else
libesc_WORKDIR = $(BDW_WORKLIB)/libesc
endif

BDW_ESC_SOURCES = libesc.o esc_elab.o esc_cleanup.o
BDW_ESC_OBJS = $(addprefix $(libesc_WORKDIR)/, $(BDW_ESC_SOURCES))

ifeq ($(BDW_PRECOMP_ESC),1)
export BDW_ESC_LIB = 
else
export BDW_ESC_LIB = $(libesc_WORKDIR)/libesc.a
endif

$(libesc_WORKDIR)/libesc.a : $(BDW_ESC_OBJS)
	$(BDW_AR) $(libesc_WORKDIR)/libesc.a $(BDW_ESC_OBJS)

${libesc_WORKDIR}/%.o   :   ${STRATUS_HOME}/share/stratus/source/%.cc 
	@if [ ! -d ${libesc_WORKDIR} ]; then mkdir -p ${libesc_WORKDIR}; fi
ifeq ($(BDW_NCSC),1)
	${BDW_CC} "-TP ${BDW_CCFLAGS} ${BDW_COUT}$@ " $<
else
	${BDW_CC} -TP ${BDW_CCFLAGS} ${BDW_COUT}$@ $<
endif



########################################################################
# Rules to prep all libraries
#######################################################################
prep_c_all: $(BDW_C_LIBPREP)

prep_vlog_all: $(BDW_VLOG_LIBPREP)


##############################################################
## Rule for building all Cynth libraries external to the project
##############################################################

build_all_cynthLibs: $(BDW_BOTH_LIBPREP_EXTERNAL)

list_cynthLibs:


##############################################################
## START OF HLS MODULE RULES
##############################################################



##############################################################
## HLS Module "KeyGen"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/KeyGen.d :  KeyGen.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  KeyGen.cpp \
	| sed 's|KeyGen\.o[ :]*|$(BDW_OBJDIR)/KeyGen.o $(BDW_OBJDIR)/KeyGen.d : |' $(BDW_DEP_FILTER)  > $@

$(BDW_WORKLIB)/wrappers/KeyGen_trace.h : $(BDW_WORKLIB)/wrappers/KeyGen_trace.h.updated

$(BDW_WORKLIB)/wrappers/KeyGen_trace.h.updated :  KeyGen.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module KeyGen -vcd 
	@touch $(BDW_WORKLIB)/wrappers/KeyGen_trace.h.updated



$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o:  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o:  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

.INTERMEDIATE : KeyGen_wrap.h

KeyGen_wrap.h : $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h

$(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.v   : $(BDW_WRAPDIR)/KeyGen.updated

$(BDW_WRAPDIR)/KeyGen.updated :  KeyGen.cpp 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -module KeyGen "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/KeyGen.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module KeyGen -vcd 
	@touch $(BDW_WORKLIB)/wrappers/KeyGen_trace.h.updated
$(BDW_WORKLIB)/wrappers/KeyGen_wrap.d :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)   KeyGen.cpp \
		| sed 's|KeyGen\.o[ :]*|$(BDW_WRAPDIR)/KeyGen.updated $(BDW_WORKLIB)/wrappers/KeyGen_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/KeyGen_wrap.d 




##############################################################
## HLS Module "KeyGen" - cynthConfigs
##############################################################


#
# HLS config BASIC
#

#
#	stratus_hls rule
#
LIB_DIRS_KeyGen_BASIC = 
LIB_INCLUDES_KeyGen_BASIC = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_BASIC))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_KeyGen_BASIC = 
LIB_NAMES_FOR_VLOG_KeyGen_BASIC = 
PREFIXED_LIB_NAMES_KeyGen_BASIC = 
EXTRACT_LIB_DASHI_KeyGen_BASIC = $(shell echo "puts stdout [extractHoistLibDashIs project.tcl KeyGen BASIC]" | $(STRATUS_HOME)/bin/bdw_shell)
CCFLAGS_KeyGen_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/BASIC/c_parts -DBASIC=1 -DBDW_RTL_KeyGen_BASIC=1  $(LIB_INCLUDES_KeyGen_BASIC)
CCFLAGS_COSIM_KeyGen_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/BASIC/c_parts -DBASIC=1 -DBDW_RTL_KeyGen_BASIC=1  $(LIB_INCLUDES_KeyGen_BASIC)
CCFLAGS_BEH_KeyGen_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/BASIC/c_parts -DBASIC=1  $(LIB_INCLUDES_KeyGen_BASIC)
CCFLAGS_KeyGen_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_COSIM_KeyGen_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_BEH_KeyGen_BASIC += ${BDW_CCFLAGS_TAIL}

hls_KeyGen_BASIC : hlsc_KeyGen_BASIC

cynth_KeyGen_BASIC : hlsc_KeyGen_BASIC 

elab_KeyGen_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr

optim_KeyGen_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr

sched_KeyGen_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr

.PHONY: hlsc_KeyGen_BASIC hls_KeyGen_BASIC

hlsc_KeyGen_BASIC : 
ifeq ($(CWBExec_hls),1)
	@$(BDW_LAUNCH_HLS_COMMAND) $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp BDW_DEP_CYNTH_CONFIG=BASIC BDW_MODULE=KeyGen BDW_HLS_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hls.KeyGen.BASIC $(MAKE) CWBExec_hls=1 hlsc_KeyGen_BASIC
endif

clean_cynth_KeyGen_BASIC: clean_hls_KeyGen_BASIC

clean_KeyGen_BASIC: clean_hls_KeyGen_BASIC

clean_hls_KeyGen_BASIC:
	@rm -rf $(BDW_WORKLIB)/modules/KeyGen/BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.KeyGen.BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.KeyGen.BASIC.s

kill_hls_KeyGen_BASIC:
	@bdw_kill -job hls.KeyGen.BASIC
	@bdw_kill -job hls.KeyGen.BASIC.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),BASIC)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_KeyGen_BASIC :
	bdw_htmlgen -project project.tcl -module KeyGen -cynthconfig BASIC



$(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdl : $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp


ifeq ($(CWBExec_hlsc),1)
$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr :  KeyGen.cpp  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/KeyGen/BASIC ]; then mkdir -p $(BDW_WORKLIB)/modules/KeyGen/BASIC; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=BASIC BDW_CYNTH_CONFIG=BASIC \
	BDW_VRTL_FILE=$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v BDW_CRTL_FILE=$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp BDW_MODULE=KeyGen BDW_CYNTH_CONFIG=BASIC BDW_CYNTH_CONFIG_DIR=$(BDW_WORKLIB)/modules/KeyGen/BASIC BDW_HLS_CONFIG=BASIC BDW_HLS_CONFIG_DIR=$(BDW_WORKLIB)/modules/KeyGen/BASIC \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_KeyGen_BASIC) \
		-d $(BDW_WORKLIB)/modules/KeyGen/BASIC -o KeyGen_rtl.cpp \
		--hls_module=KeyGen --hls_config=BASIC --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_BASIC))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_KeyGen_BASIC))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_KeyGen_BASIC))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		$(EXTRACT_LIB_DASHI_KeyGen_BASIC) \
		 KeyGen.cpp
	
	
	

else

$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr :  KeyGen.cpp  $(BDW_LIB_DEPS)
	bdw_exec -jobproject project.tcl -job hls.KeyGen.BASIC.s $(MAKE) -j1 CWBExec_hlsc=1 $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr

endif

	
	
$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h : $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h.updated

$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h.updated : $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module KeyGen -cynthconfig BASIC -vcd 
	@touch $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h.updated

catHLLog_KeyGen_BASIC:
	cat $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_KeyGen_BASIC : hls_KeyGen_BASIC 


.PHONY: hls_KeyGen_BASIC

hls_KeyGen_BASIC hlsv_KeyGen_BASIC: $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_KeyGen_BASIC)) 
ifeq ($(CWBExec_hlsv),1)
	@$(MAKE)  prep_vlog_KeyGen_BASIC BDW_DEP_CYNTH_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hlsv.KeyGen.BASIC $(MAKE) CWBExec_hlsv=1 hlsv_KeyGen_BASIC
endif

catVLGLog_KeyGen_BASIC : catHLLog_KeyGen_BASIC
	cat $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_vlg.log

#
#	view rule
#

view_KeyGen_BASIC:
	@echo "ERROR: Schematic viewing target 'view_KeyGen_BASIC' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.o : $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl KeyGen`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_KeyGen_BASIC) $(EXTRACT_LIB_DASHI_KeyGen_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_rtl.o : $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl KeyGen`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_KeyGen_BASIC) $(EXTRACT_LIB_DASHI_KeyGen_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_rtl.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_beh.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_BEH_KeyGen_BASIC) -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_beh.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_beh.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_BEH_KeyGen_BASIC) -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_beh.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

#
# Cosim object file rule
#

$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_COSIM_KeyGen_BASIC) -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_hoist.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_KeyGen_BASIC) $(EXTRACT_LIB_DASHI_KeyGen_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_hoist.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_COSIM_KeyGen_BASIC) -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp


$(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_hoist.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/BASIC -I./ $(CCFLAGS_KeyGen_BASIC) $(EXTRACT_LIB_DASHI_KeyGen_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/KeyGen/BASIC/debug/KeyGen_hoist.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.d :  KeyGen.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config BASIC of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_KeyGen_BASIC)  KeyGen.cpp \
	| sed 's|KeyGen\.o[ :]*|$(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_beh.o $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/KeyGen/BASIC"
##############################################################

KeyGen_BASIC_SRCDIR = $(BDW_WORKLIB)/modules/KeyGen/BASIC
KeyGen_BASIC_BEH_SRCDIR = $(BDW_WORKLIB)/libs/KeyGen_BASIC
KeyGen_BASIC_LIBNAME = KeyGen_BASIC
KeyGen_BASIC_WORKLIB = $(BDW_WORKLIB)/modules/KeyGen/BASIC
KeyGen_BASIC_C_PARTS_A = $(KeyGen_BASIC_WORKLIB)/objs/libKeyGen_BASIC.a

prep_c_KeyGen_BASIC : $(KeyGen_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_BASIC_WORKLIB) prep_c

prep_vlog_KeyGen_BASIC : $(KeyGen_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_BASIC_WORKLIB) prep_vlog

prep_KeyGen_BASIC : $(KeyGen_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_BASIC_WORKLIB) prep

$(KeyGen_BASIC_WORKLIB)/Makefile : $(KeyGen_BASIC_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(KeyGen_BASIC_WORKLIB) ]; then mkdir -p $(KeyGen_BASIC_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(KeyGen_BASIC_SRCDIR) -o $(KeyGen_BASIC_WORKLIB)/Makefile -module KeyGen -cynthconfig BASIC   

$(KeyGen_BASIC_SRCDIR)/stratus_hls.bdl :
	@if [ ! -d $(KeyGen_BASIC_WORKLIB) ]; then mkdir -p $(KeyGen_BASIC_WORKLIB); fi
	@if [ ! -f $@ ]; then echo "createEmptyBdl $@ MEMORY 0" | $(STRATUS_HOME)/bin/bdw_shell; fi



$(KeyGen_BASIC_WORKLIB)/KeyGen_BASIC.d :
	@if [ ! -d $(KeyGen_BASIC_WORKLIB) ]; then mkdir -p $(KeyGen_BASIC_WORKLIB); fi
	@touch $(KeyGen_BASIC_WORKLIB)/KeyGen_BASIC.d



#
# HLS config GATING
#

#
#	stratus_hls rule
#
LIB_DIRS_KeyGen_GATING = 
LIB_INCLUDES_KeyGen_GATING = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_GATING))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_KeyGen_GATING = 
LIB_NAMES_FOR_VLOG_KeyGen_GATING = 
PREFIXED_LIB_NAMES_KeyGen_GATING = 
EXTRACT_LIB_DASHI_KeyGen_GATING = $(shell echo "puts stdout [extractHoistLibDashIs project.tcl KeyGen GATING]" | $(STRATUS_HOME)/bin/bdw_shell)
CCFLAGS_KeyGen_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/GATING/c_parts -DGATING=1 -DBDW_RTL_KeyGen_GATING=1  $(LIB_INCLUDES_KeyGen_GATING)
CCFLAGS_COSIM_KeyGen_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/GATING/c_parts -DGATING=1 -DBDW_RTL_KeyGen_GATING=1  $(LIB_INCLUDES_KeyGen_GATING)
CCFLAGS_BEH_KeyGen_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/KeyGen/GATING/c_parts -DGATING=1  $(LIB_INCLUDES_KeyGen_GATING)
CCFLAGS_KeyGen_GATING += ${BDW_CCFLAGS_TAIL}
CCFLAGS_COSIM_KeyGen_GATING += ${BDW_CCFLAGS_TAIL}
CCFLAGS_BEH_KeyGen_GATING += ${BDW_CCFLAGS_TAIL}

hls_KeyGen_GATING : hlsc_KeyGen_GATING

cynth_KeyGen_GATING : hlsc_KeyGen_GATING 

elab_KeyGen_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr

optim_KeyGen_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr

sched_KeyGen_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr

.PHONY: hlsc_KeyGen_GATING hls_KeyGen_GATING

hlsc_KeyGen_GATING : 
ifeq ($(CWBExec_hls),1)
	@$(BDW_LAUNCH_HLS_COMMAND) $(MAKE) $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp BDW_DEP_CYNTH_CONFIG=GATING BDW_MODULE=KeyGen BDW_HLS_CONFIG=GATING
else
	@bdw_exec -jobproject project.tcl -job hls.KeyGen.GATING $(MAKE) CWBExec_hls=1 hlsc_KeyGen_GATING
endif

clean_cynth_KeyGen_GATING: clean_hls_KeyGen_GATING

clean_KeyGen_GATING: clean_hls_KeyGen_GATING

clean_hls_KeyGen_GATING:
	@rm -rf $(BDW_WORKLIB)/modules/KeyGen/GATING
	@rm -rf $(BDW_WORKLIB)/jobs/hls.KeyGen.GATING
	@rm -rf $(BDW_WORKLIB)/jobs/hls.KeyGen.GATING.s

kill_hls_KeyGen_GATING:
	@bdw_kill -job hls.KeyGen.GATING
	@bdw_kill -job hls.KeyGen.GATING.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),GATING)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_KeyGen_GATING :
	bdw_htmlgen -project project.tcl -module KeyGen -cynthconfig GATING



$(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdl : $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp


ifeq ($(CWBExec_hlsc),1)
$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr :  KeyGen.cpp  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/KeyGen/GATING ]; then mkdir -p $(BDW_WORKLIB)/modules/KeyGen/GATING; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=GATING BDW_CYNTH_CONFIG=GATING \
	BDW_VRTL_FILE=$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v BDW_CRTL_FILE=$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp BDW_MODULE=KeyGen BDW_CYNTH_CONFIG=GATING BDW_CYNTH_CONFIG_DIR=$(BDW_WORKLIB)/modules/KeyGen/GATING BDW_HLS_CONFIG=GATING BDW_HLS_CONFIG_DIR=$(BDW_WORKLIB)/modules/KeyGen/GATING \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_KeyGen_GATING) \
		-d $(BDW_WORKLIB)/modules/KeyGen/GATING -o KeyGen_rtl.cpp \
		--hls_module=KeyGen --hls_config=GATING --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_KeyGen_GATING))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_KeyGen_GATING))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_KeyGen_GATING))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		$(EXTRACT_LIB_DASHI_KeyGen_GATING) \
		 KeyGen.cpp
	
	
	

else

$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr :  KeyGen.cpp  $(BDW_LIB_DEPS)
	bdw_exec -jobproject project.tcl -job hls.KeyGen.GATING.s $(MAKE) -j1 CWBExec_hlsc=1 $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr

endif

	
	
$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h : $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h.updated

$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h.updated : $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module KeyGen -cynthconfig GATING -vcd 
	@touch $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h.updated

catHLLog_KeyGen_GATING:
	cat $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_KeyGen_GATING : hls_KeyGen_GATING 


.PHONY: hls_KeyGen_GATING

hls_KeyGen_GATING hlsv_KeyGen_GATING: $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_KeyGen_GATING)) 
ifeq ($(CWBExec_hlsv),1)
	@$(MAKE)  prep_vlog_KeyGen_GATING BDW_DEP_CYNTH_CONFIG=GATING
else
	@bdw_exec -jobproject project.tcl -job hlsv.KeyGen.GATING $(MAKE) CWBExec_hlsv=1 hlsv_KeyGen_GATING
endif

catVLGLog_KeyGen_GATING : catHLLog_KeyGen_GATING
	cat $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_vlg.log

#
#	view rule
#

view_KeyGen_GATING:
	@echo "ERROR: Schematic viewing target 'view_KeyGen_GATING' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.o : $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl KeyGen`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_KeyGen_GATING) $(EXTRACT_LIB_DASHI_KeyGen_GATING) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_rtl.o : $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl KeyGen`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_KeyGen_GATING) $(EXTRACT_LIB_DASHI_KeyGen_GATING) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_rtl.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_beh.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_BEH_KeyGen_GATING) -o $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_beh.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_beh.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_BEH_KeyGen_GATING) -o $(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_beh.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp

#
# Cosim object file rule
#

$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_COSIM_KeyGen_GATING) -o $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_hoist.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_KeyGen_GATING) $(EXTRACT_LIB_DASHI_KeyGen_GATING) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_hoist.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.h $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_COSIM_KeyGen_GATING) -o $(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp


$(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_hoist.o :  KeyGen.cpp $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp $(BDW_WORKLIB)/wrappers/KeyGen_cosim.h $(BDW_WORKLIB)/wrappers/KeyGen_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/KeyGen/GATING -I./ $(CCFLAGS_KeyGen_GATING) $(EXTRACT_LIB_DASHI_KeyGen_GATING) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/KeyGen/GATING/debug/KeyGen_hoist.o  $(BDW_WORKLIB)/wrappers/KeyGen_wrap.cpp
    

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.d :  KeyGen.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config GATING of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_KeyGen_GATING)  KeyGen.cpp \
	| sed 's|KeyGen\.o[ :]*|$(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_beh.o $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/KeyGen/GATING"
##############################################################

KeyGen_GATING_SRCDIR = $(BDW_WORKLIB)/modules/KeyGen/GATING
KeyGen_GATING_BEH_SRCDIR = $(BDW_WORKLIB)/libs/KeyGen_GATING
KeyGen_GATING_LIBNAME = KeyGen_GATING
KeyGen_GATING_WORKLIB = $(BDW_WORKLIB)/modules/KeyGen/GATING
KeyGen_GATING_C_PARTS_A = $(KeyGen_GATING_WORKLIB)/objs/libKeyGen_GATING.a

prep_c_KeyGen_GATING : $(KeyGen_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_GATING_WORKLIB) prep_c

prep_vlog_KeyGen_GATING : $(KeyGen_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_GATING_WORKLIB) prep_vlog

prep_KeyGen_GATING : $(KeyGen_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(KeyGen_GATING_WORKLIB) prep

$(KeyGen_GATING_WORKLIB)/Makefile : $(KeyGen_GATING_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(KeyGen_GATING_WORKLIB) ]; then mkdir -p $(KeyGen_GATING_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(KeyGen_GATING_SRCDIR) -o $(KeyGen_GATING_WORKLIB)/Makefile -module KeyGen -cynthconfig GATING   

$(KeyGen_GATING_SRCDIR)/stratus_hls.bdl :
	@if [ ! -d $(KeyGen_GATING_WORKLIB) ]; then mkdir -p $(KeyGen_GATING_WORKLIB); fi
	@if [ ! -f $@ ]; then echo "createEmptyBdl $@ MEMORY 0" | $(STRATUS_HOME)/bin/bdw_shell; fi



$(KeyGen_GATING_WORKLIB)/KeyGen_GATING.d :
	@if [ ! -d $(KeyGen_GATING_WORKLIB) ]; then mkdir -p $(KeyGen_GATING_WORKLIB); fi
	@touch $(KeyGen_GATING_WORKLIB)/KeyGen_GATING.d



##############################################################
## HLS Module "ntt"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/ntt.d :  ntt.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  ntt.cpp \
	| sed 's|ntt\.o[ :]*|$(BDW_OBJDIR)/ntt.o $(BDW_OBJDIR)/ntt.d : |' $(BDW_DEP_FILTER)  > $@

$(BDW_WORKLIB)/wrappers/ntt_trace.h : $(BDW_WORKLIB)/wrappers/ntt_trace.h.updated

$(BDW_WORKLIB)/wrappers/ntt_trace.h.updated :  ntt.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module ntt -vcd 
	@touch $(BDW_WORKLIB)/wrappers/ntt_trace.h.updated



$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o:  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/ntt.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o:  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/ntt.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

.INTERMEDIATE : ntt_wrap.h

ntt_wrap.h : $(BDW_WORKLIB)/wrappers/ntt_wrap.h

$(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_cosim.v   : $(BDW_WRAPDIR)/ntt.updated

$(BDW_WRAPDIR)/ntt.updated :  ntt.cpp 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -module ntt "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/ntt.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module ntt -vcd 
	@touch $(BDW_WORKLIB)/wrappers/ntt_trace.h.updated
$(BDW_WORKLIB)/wrappers/ntt_wrap.d :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)   ntt.cpp \
		| sed 's|ntt\.o[ :]*|$(BDW_WRAPDIR)/ntt.updated $(BDW_WORKLIB)/wrappers/ntt_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/ntt_wrap.d 




##############################################################
## HLS Module "ntt" - cynthConfigs
##############################################################


#
# HLS config BASIC
#

#
#	stratus_hls rule
#
LIB_DIRS_ntt_BASIC = 
LIB_INCLUDES_ntt_BASIC = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_ntt_BASIC))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_ntt_BASIC = 
LIB_NAMES_FOR_VLOG_ntt_BASIC = 
PREFIXED_LIB_NAMES_ntt_BASIC = 
EXTRACT_LIB_DASHI_ntt_BASIC = $(shell echo "puts stdout [extractHoistLibDashIs project.tcl ntt BASIC]" | $(STRATUS_HOME)/bin/bdw_shell)
CCFLAGS_ntt_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/ntt/BASIC/c_parts -DBASIC=1 -DBDW_RTL_ntt_BASIC=1  $(LIB_INCLUDES_ntt_BASIC)
CCFLAGS_COSIM_ntt_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/ntt/BASIC/c_parts -DBASIC=1 -DBDW_RTL_ntt_BASIC=1  $(LIB_INCLUDES_ntt_BASIC)
CCFLAGS_BEH_ntt_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/ntt/BASIC/c_parts -DBASIC=1  $(LIB_INCLUDES_ntt_BASIC)
CCFLAGS_ntt_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_COSIM_ntt_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_BEH_ntt_BASIC += ${BDW_CCFLAGS_TAIL}

hls_ntt_BASIC : hlsc_ntt_BASIC

cynth_ntt_BASIC : hlsc_ntt_BASIC 

elab_ntt_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr

optim_ntt_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr

sched_ntt_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr

.PHONY: hlsc_ntt_BASIC hls_ntt_BASIC

hlsc_ntt_BASIC : 
ifeq ($(CWBExec_hls),1)
	@$(BDW_LAUNCH_HLS_COMMAND) $(MAKE) $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp BDW_DEP_CYNTH_CONFIG=BASIC BDW_MODULE=ntt BDW_HLS_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hls.ntt.BASIC $(MAKE) CWBExec_hls=1 hlsc_ntt_BASIC
endif

clean_cynth_ntt_BASIC: clean_hls_ntt_BASIC

clean_ntt_BASIC: clean_hls_ntt_BASIC

clean_hls_ntt_BASIC:
	@rm -rf $(BDW_WORKLIB)/modules/ntt/BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.ntt.BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.ntt.BASIC.s

kill_hls_ntt_BASIC:
	@bdw_kill -job hls.ntt.BASIC
	@bdw_kill -job hls.ntt.BASIC.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),BASIC)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_ntt_BASIC :
	bdw_htmlgen -project project.tcl -module ntt -cynthconfig BASIC



$(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdl : $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp


ifeq ($(CWBExec_hlsc),1)
$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr :  ntt.cpp  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/ntt/BASIC ]; then mkdir -p $(BDW_WORKLIB)/modules/ntt/BASIC; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=BASIC BDW_CYNTH_CONFIG=BASIC \
	BDW_VRTL_FILE=$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v BDW_CRTL_FILE=$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp BDW_MODULE=ntt BDW_CYNTH_CONFIG=BASIC BDW_CYNTH_CONFIG_DIR=$(BDW_WORKLIB)/modules/ntt/BASIC BDW_HLS_CONFIG=BASIC BDW_HLS_CONFIG_DIR=$(BDW_WORKLIB)/modules/ntt/BASIC \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_ntt_BASIC) \
		-d $(BDW_WORKLIB)/modules/ntt/BASIC -o ntt_rtl.cpp \
		--hls_module=ntt --hls_config=BASIC --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_ntt_BASIC))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_ntt_BASIC))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_ntt_BASIC))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		$(EXTRACT_LIB_DASHI_ntt_BASIC) \
		 ntt.cpp
	
	
	

else

$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr :  ntt.cpp  $(BDW_LIB_DEPS)
	bdw_exec -jobproject project.tcl -job hls.ntt.BASIC.s $(MAKE) -j1 CWBExec_hlsc=1 $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr

endif

	
	
$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h : $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h.updated

$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h.updated : $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module ntt -cynthconfig BASIC -vcd 
	@touch $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h.updated

catHLLog_ntt_BASIC:
	cat $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_ntt_BASIC : hls_ntt_BASIC 


.PHONY: hls_ntt_BASIC

hls_ntt_BASIC hlsv_ntt_BASIC: $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_ntt_BASIC)) 
ifeq ($(CWBExec_hlsv),1)
	@$(MAKE)  prep_vlog_ntt_BASIC BDW_DEP_CYNTH_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hlsv.ntt.BASIC $(MAKE) CWBExec_hlsv=1 hlsv_ntt_BASIC
endif

catVLGLog_ntt_BASIC : catHLLog_ntt_BASIC
	cat $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_vlg.log

#
#	view rule
#

view_ntt_BASIC:
	@echo "ERROR: Schematic viewing target 'view_ntt_BASIC' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.o : $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl ntt`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_ntt_BASIC) $(EXTRACT_LIB_DASHI_ntt_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

$(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_rtl.o : $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl ntt`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_ntt_BASIC) $(EXTRACT_LIB_DASHI_ntt_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_rtl.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_beh.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_BEH_ntt_BASIC) -o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_beh.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

$(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_beh.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_BEH_ntt_BASIC) -o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_beh.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp

#
# Cosim object file rule
#

$(BDW_WORKLIB)/modules/ntt/BASIC/ntt.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_COSIM_ntt_BASIC) -o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp
    

$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_hoist.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_ntt_BASIC) $(EXTRACT_LIB_DASHI_ntt_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_hoist.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp
    

$(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.h $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_COSIM_ntt_BASIC) -o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp


$(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_hoist.o :  ntt.cpp $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp $(BDW_WORKLIB)/wrappers/ntt_cosim.h $(BDW_WORKLIB)/wrappers/ntt_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/ntt/BASIC -I./ $(CCFLAGS_ntt_BASIC) $(EXTRACT_LIB_DASHI_ntt_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/ntt/BASIC/debug/ntt_hoist.o  $(BDW_WORKLIB)/wrappers/ntt_wrap.cpp
    

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/ntt/BASIC/ntt.d :  ntt.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config BASIC of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_ntt_BASIC)  ntt.cpp \
	| sed 's|ntt\.o[ :]*|$(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_beh.o $(BDW_WORKLIB)/modules/ntt/BASIC/ntt.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/ntt/BASIC"
##############################################################

ntt_BASIC_SRCDIR = $(BDW_WORKLIB)/modules/ntt/BASIC
ntt_BASIC_BEH_SRCDIR = $(BDW_WORKLIB)/libs/ntt_BASIC
ntt_BASIC_LIBNAME = ntt_BASIC
ntt_BASIC_WORKLIB = $(BDW_WORKLIB)/modules/ntt/BASIC
ntt_BASIC_C_PARTS_A = $(ntt_BASIC_WORKLIB)/objs/libntt_BASIC.a

prep_c_ntt_BASIC : $(ntt_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(ntt_BASIC_WORKLIB) prep_c

prep_vlog_ntt_BASIC : $(ntt_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(ntt_BASIC_WORKLIB) prep_vlog

prep_ntt_BASIC : $(ntt_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(ntt_BASIC_WORKLIB) prep

$(ntt_BASIC_WORKLIB)/Makefile : $(ntt_BASIC_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(ntt_BASIC_WORKLIB) ]; then mkdir -p $(ntt_BASIC_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(ntt_BASIC_SRCDIR) -o $(ntt_BASIC_WORKLIB)/Makefile -module ntt -cynthconfig BASIC   

$(ntt_BASIC_SRCDIR)/stratus_hls.bdl :
	@if [ ! -d $(ntt_BASIC_WORKLIB) ]; then mkdir -p $(ntt_BASIC_WORKLIB); fi
	@if [ ! -f $@ ]; then echo "createEmptyBdl $@ MEMORY 0" | $(STRATUS_HOME)/bin/bdw_shell; fi



$(ntt_BASIC_WORKLIB)/ntt_BASIC.d :
	@if [ ! -d $(ntt_BASIC_WORKLIB) ]; then mkdir -p $(ntt_BASIC_WORKLIB); fi
	@touch $(ntt_BASIC_WORKLIB)/ntt_BASIC.d



##############################################################
## HLS Module "mul"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/mul.d :  mul.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  mul.cpp \
	| sed 's|mul\.o[ :]*|$(BDW_OBJDIR)/mul.o $(BDW_OBJDIR)/mul.d : |' $(BDW_DEP_FILTER)  > $@

$(BDW_WORKLIB)/wrappers/mul_trace.h : $(BDW_WORKLIB)/wrappers/mul_trace.h.updated

$(BDW_WORKLIB)/wrappers/mul_trace.h.updated :  mul.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module mul -vcd 
	@touch $(BDW_WORKLIB)/wrappers/mul_trace.h.updated



$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o:  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/mul.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o:  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/mul.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

.INTERMEDIATE : mul_wrap.h

mul_wrap.h : $(BDW_WORKLIB)/wrappers/mul_wrap.h

$(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_cosim.v   : $(BDW_WRAPDIR)/mul.updated

$(BDW_WRAPDIR)/mul.updated :  mul.cpp 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -module mul "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/mul.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module mul -vcd 
	@touch $(BDW_WORKLIB)/wrappers/mul_trace.h.updated
$(BDW_WORKLIB)/wrappers/mul_wrap.d :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)   mul.cpp \
		| sed 's|mul\.o[ :]*|$(BDW_WRAPDIR)/mul.updated $(BDW_WORKLIB)/wrappers/mul_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/mul_wrap.d 




##############################################################
## HLS Module "mul" - cynthConfigs
##############################################################


#
# HLS config BASIC
#

#
#	stratus_hls rule
#
LIB_DIRS_mul_BASIC = 
LIB_INCLUDES_mul_BASIC = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_mul_BASIC))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_mul_BASIC = 
LIB_NAMES_FOR_VLOG_mul_BASIC = 
PREFIXED_LIB_NAMES_mul_BASIC = 
EXTRACT_LIB_DASHI_mul_BASIC = $(shell echo "puts stdout [extractHoistLibDashIs project.tcl mul BASIC]" | $(STRATUS_HOME)/bin/bdw_shell)
CCFLAGS_mul_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/mul/BASIC/c_parts -DBASIC=1 -DBDW_RTL_mul_BASIC=1  $(LIB_INCLUDES_mul_BASIC)
CCFLAGS_COSIM_mul_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/mul/BASIC/c_parts -DBASIC=1 -DBDW_RTL_mul_BASIC=1  $(LIB_INCLUDES_mul_BASIC)
CCFLAGS_BEH_mul_BASIC = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/mul/BASIC/c_parts -DBASIC=1  $(LIB_INCLUDES_mul_BASIC)
CCFLAGS_mul_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_COSIM_mul_BASIC += ${BDW_CCFLAGS_TAIL}
CCFLAGS_BEH_mul_BASIC += ${BDW_CCFLAGS_TAIL}

hls_mul_BASIC : hlsc_mul_BASIC

cynth_mul_BASIC : hlsc_mul_BASIC 

elab_mul_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr

optim_mul_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr

sched_mul_BASIC : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr

.PHONY: hlsc_mul_BASIC hls_mul_BASIC

hlsc_mul_BASIC : 
ifeq ($(CWBExec_hls),1)
	@$(BDW_LAUNCH_HLS_COMMAND) $(MAKE) $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp BDW_DEP_CYNTH_CONFIG=BASIC BDW_MODULE=mul BDW_HLS_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hls.mul.BASIC $(MAKE) CWBExec_hls=1 hlsc_mul_BASIC
endif

clean_cynth_mul_BASIC: clean_hls_mul_BASIC

clean_mul_BASIC: clean_hls_mul_BASIC

clean_hls_mul_BASIC:
	@rm -rf $(BDW_WORKLIB)/modules/mul/BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.mul.BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/hls.mul.BASIC.s

kill_hls_mul_BASIC:
	@bdw_kill -job hls.mul.BASIC
	@bdw_kill -job hls.mul.BASIC.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),BASIC)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/mul/BASIC/mul.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_mul_BASIC :
	bdw_htmlgen -project project.tcl -module mul -cynthconfig BASIC



$(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdl : $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp


ifeq ($(CWBExec_hlsc),1)
$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr :  mul.cpp  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/mul/BASIC ]; then mkdir -p $(BDW_WORKLIB)/modules/mul/BASIC; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=BASIC BDW_CYNTH_CONFIG=BASIC \
	BDW_VRTL_FILE=$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v BDW_CRTL_FILE=$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp BDW_MODULE=mul BDW_CYNTH_CONFIG=BASIC BDW_CYNTH_CONFIG_DIR=$(BDW_WORKLIB)/modules/mul/BASIC BDW_HLS_CONFIG=BASIC BDW_HLS_CONFIG_DIR=$(BDW_WORKLIB)/modules/mul/BASIC \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_mul_BASIC) \
		-d $(BDW_WORKLIB)/modules/mul/BASIC -o mul_rtl.cpp \
		--hls_module=mul --hls_config=BASIC --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_mul_BASIC))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_mul_BASIC))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_mul_BASIC))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		$(EXTRACT_LIB_DASHI_mul_BASIC) \
		 mul.cpp
	
	
	

else

$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr :  mul.cpp  $(BDW_LIB_DEPS)
	bdw_exec -jobproject project.tcl -job hls.mul.BASIC.s $(MAKE) -j1 CWBExec_hlsc=1 $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr

endif

	
	
$(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h : $(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h.updated

$(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h.updated : $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module mul -cynthconfig BASIC -vcd 
	@touch $(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h.updated

catHLLog_mul_BASIC:
	cat $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_mul_BASIC : hls_mul_BASIC 


.PHONY: hls_mul_BASIC

hls_mul_BASIC hlsv_mul_BASIC: $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_mul_BASIC)) 
ifeq ($(CWBExec_hlsv),1)
	@$(MAKE)  prep_vlog_mul_BASIC BDW_DEP_CYNTH_CONFIG=BASIC
else
	@bdw_exec -jobproject project.tcl -job hlsv.mul.BASIC $(MAKE) CWBExec_hlsv=1 hlsv_mul_BASIC
endif

catVLGLog_mul_BASIC : catHLLog_mul_BASIC
	cat $(BDW_WORKLIB)/modules/mul/BASIC/stratus_vlg.log

#
#	view rule
#

view_mul_BASIC:
	@echo "ERROR: Schematic viewing target 'view_mul_BASIC' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.o : $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl mul`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_mul_BASIC) $(EXTRACT_LIB_DASHI_mul_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

$(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_rtl.o : $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/modules/mul/BASIC/mul_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl mul`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_mul_BASIC) $(EXTRACT_LIB_DASHI_mul_BASIC) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_rtl.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/mul/BASIC/mul_beh.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_BEH_mul_BASIC) -o $(BDW_WORKLIB)/modules/mul/BASIC/mul_beh.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

$(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_beh.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_BEH_mul_BASIC) -o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_beh.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp

#
# Cosim object file rule
#

$(BDW_WORKLIB)/modules/mul/BASIC/mul.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_COSIM_mul_BASIC) -o $(BDW_WORKLIB)/modules/mul/BASIC/mul.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp
    

$(BDW_WORKLIB)/modules/mul/BASIC/mul_hoist.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_mul_BASIC) $(EXTRACT_LIB_DASHI_mul_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/mul/BASIC/mul_hoist.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp
    

$(BDW_WORKLIB)/modules/mul/BASIC/debug/mul.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.h $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_COSIM_mul_BASIC) -o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp


$(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_hoist.o :  mul.cpp $(BDW_WORKLIB)/wrappers/mul_wrap.cpp $(BDW_WORKLIB)/wrappers/mul_cosim.h $(BDW_WORKLIB)/wrappers/mul_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/mul/BASIC -I./ $(CCFLAGS_mul_BASIC) $(EXTRACT_LIB_DASHI_mul_BASIC) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/mul/BASIC/debug/mul_hoist.o  $(BDW_WORKLIB)/wrappers/mul_wrap.cpp
    

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/mul/BASIC/mul.d :  mul.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config BASIC of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_mul_BASIC)  mul.cpp \
	| sed 's|mul\.o[ :]*|$(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/modules/mul/BASIC/mul_beh.o $(BDW_WORKLIB)/modules/mul/BASIC/mul.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/mul/BASIC"
##############################################################

mul_BASIC_SRCDIR = $(BDW_WORKLIB)/modules/mul/BASIC
mul_BASIC_BEH_SRCDIR = $(BDW_WORKLIB)/libs/mul_BASIC
mul_BASIC_LIBNAME = mul_BASIC
mul_BASIC_WORKLIB = $(BDW_WORKLIB)/modules/mul/BASIC
mul_BASIC_C_PARTS_A = $(mul_BASIC_WORKLIB)/objs/libmul_BASIC.a

prep_c_mul_BASIC : $(mul_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(mul_BASIC_WORKLIB) prep_c

prep_vlog_mul_BASIC : $(mul_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(mul_BASIC_WORKLIB) prep_vlog

prep_mul_BASIC : $(mul_BASIC_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(mul_BASIC_WORKLIB) prep

$(mul_BASIC_WORKLIB)/Makefile : $(mul_BASIC_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(mul_BASIC_WORKLIB) ]; then mkdir -p $(mul_BASIC_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(mul_BASIC_SRCDIR) -o $(mul_BASIC_WORKLIB)/Makefile -module mul -cynthconfig BASIC   

$(mul_BASIC_SRCDIR)/stratus_hls.bdl :
	@if [ ! -d $(mul_BASIC_WORKLIB) ]; then mkdir -p $(mul_BASIC_WORKLIB); fi
	@if [ ! -f $@ ]; then echo "createEmptyBdl $@ MEMORY 0" | $(STRATUS_HOME)/bin/bdw_shell; fi



$(mul_BASIC_WORKLIB)/mul_BASIC.d :
	@if [ ! -d $(mul_BASIC_WORKLIB) ]; then mkdir -p $(mul_BASIC_WORKLIB); fi
	@touch $(mul_BASIC_WORKLIB)/mul_BASIC.d



##############################################################
## HLS Module "combined"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/combined.d :  combined.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  combined.cpp \
	| sed 's|combined\.o[ :]*|$(BDW_OBJDIR)/combined.o $(BDW_OBJDIR)/combined.d : |' $(BDW_DEP_FILTER)  > $@

$(BDW_WORKLIB)/wrappers/combined_trace.h : $(BDW_WORKLIB)/wrappers/combined_trace.h.updated

$(BDW_WORKLIB)/wrappers/combined_trace.h.updated :  combined.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module combined -vcd 
	@touch $(BDW_WORKLIB)/wrappers/combined_trace.h.updated



$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o:  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/combined.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

$(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o:  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/sims/$(BDW_SIM_CONFIG)/debug/combined.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

.INTERMEDIATE : combined_wrap.h

combined_wrap.h : $(BDW_WORKLIB)/wrappers/combined_wrap.h

$(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_cosim.v   : $(BDW_WRAPDIR)/combined.updated

$(BDW_WRAPDIR)/combined.updated :  combined.cpp 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(BDW_WRAPGEN_COMMAND) -project project.tcl -module combined "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/combined.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module combined -vcd 
	@touch $(BDW_WORKLIB)/wrappers/combined_trace.h.updated
$(BDW_WORKLIB)/wrappers/combined_wrap.d :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)   combined.cpp \
		| sed 's|combined\.o[ :]*|$(BDW_WRAPDIR)/combined.updated $(BDW_WORKLIB)/wrappers/combined_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/combined_wrap.d 




##############################################################
## HLS Module "combined" - cynthConfigs
##############################################################


#
# HLS config GATING
#

#
#	stratus_hls rule
#
LIB_DIRS_combined_GATING = 
LIB_INCLUDES_combined_GATING = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_combined_GATING))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_combined_GATING = 
LIB_NAMES_FOR_VLOG_combined_GATING = 
PREFIXED_LIB_NAMES_combined_GATING = 
EXTRACT_LIB_DASHI_combined_GATING = $(shell echo "puts stdout [extractHoistLibDashIs project.tcl combined GATING]" | $(STRATUS_HOME)/bin/bdw_shell)
CCFLAGS_combined_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/combined/GATING/c_parts -DGATING=1 -DBDW_RTL_combined_GATING=1  $(LIB_INCLUDES_combined_GATING)
CCFLAGS_COSIM_combined_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/combined/GATING/c_parts -DGATING=1 -DBDW_RTL_combined_GATING=1  $(LIB_INCLUDES_combined_GATING)
CCFLAGS_BEH_combined_GATING = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/combined/GATING/c_parts -DGATING=1  $(LIB_INCLUDES_combined_GATING)
CCFLAGS_combined_GATING += ${BDW_CCFLAGS_TAIL}
CCFLAGS_COSIM_combined_GATING += ${BDW_CCFLAGS_TAIL}
CCFLAGS_BEH_combined_GATING += ${BDW_CCFLAGS_TAIL}

hls_combined_GATING : hlsc_combined_GATING

cynth_combined_GATING : hlsc_combined_GATING 

elab_combined_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr

optim_combined_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr

sched_combined_GATING : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr

.PHONY: hlsc_combined_GATING hls_combined_GATING

hlsc_combined_GATING : 
ifeq ($(CWBExec_hls),1)
	@$(BDW_LAUNCH_HLS_COMMAND) $(MAKE) $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp BDW_DEP_CYNTH_CONFIG=GATING BDW_MODULE=combined BDW_HLS_CONFIG=GATING
else
	@bdw_exec -jobproject project.tcl -job hls.combined.GATING $(MAKE) CWBExec_hls=1 hlsc_combined_GATING
endif

clean_cynth_combined_GATING: clean_hls_combined_GATING

clean_combined_GATING: clean_hls_combined_GATING

clean_hls_combined_GATING:
	@rm -rf $(BDW_WORKLIB)/modules/combined/GATING
	@rm -rf $(BDW_WORKLIB)/jobs/hls.combined.GATING
	@rm -rf $(BDW_WORKLIB)/jobs/hls.combined.GATING.s

kill_hls_combined_GATING:
	@bdw_kill -job hls.combined.GATING
	@bdw_kill -job hls.combined.GATING.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),GATING)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/combined/GATING/combined.d
                BDW_LIB_DEPS = 
            endif
        endif
    endif
endif


html_combined_GATING :
	bdw_htmlgen -project project.tcl -module combined -cynthconfig GATING



$(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdl : $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp


ifeq ($(CWBExec_hlsc),1)
$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr :  combined.cpp  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/combined/GATING ]; then mkdir -p $(BDW_WORKLIB)/modules/combined/GATING; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=GATING BDW_CYNTH_CONFIG=GATING \
	BDW_VRTL_FILE=$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v BDW_CRTL_FILE=$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp BDW_MODULE=combined BDW_CYNTH_CONFIG=GATING BDW_CYNTH_CONFIG_DIR=$(BDW_WORKLIB)/modules/combined/GATING BDW_HLS_CONFIG=GATING BDW_HLS_CONFIG_DIR=$(BDW_WORKLIB)/modules/combined/GATING \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_combined_GATING) \
		-d $(BDW_WORKLIB)/modules/combined/GATING -o combined_rtl.cpp \
		--hls_module=combined --hls_config=GATING --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_combined_GATING))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_combined_GATING))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_combined_GATING))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		$(EXTRACT_LIB_DASHI_combined_GATING) \
		 combined.cpp
	
	
	

else

$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr :  combined.cpp  $(BDW_LIB_DEPS)
	bdw_exec -jobproject project.tcl -job hls.combined.GATING.s $(MAKE) -j1 CWBExec_hlsc=1 $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr

endif

	
	
$(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h : $(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h.updated

$(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h.updated : $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module combined -cynthconfig GATING -vcd 
	@touch $(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h.updated

catHLLog_combined_GATING:
	cat $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_combined_GATING : hls_combined_GATING 


.PHONY: hls_combined_GATING

hls_combined_GATING hlsv_combined_GATING: $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_combined_GATING)) 
ifeq ($(CWBExec_hlsv),1)
	@$(MAKE)  prep_vlog_combined_GATING BDW_DEP_CYNTH_CONFIG=GATING
else
	@bdw_exec -jobproject project.tcl -job hlsv.combined.GATING $(MAKE) CWBExec_hlsv=1 hlsv_combined_GATING
endif

catVLGLog_combined_GATING : catHLLog_combined_GATING
	cat $(BDW_WORKLIB)/modules/combined/GATING/stratus_vlg.log

#
#	view rule
#

view_combined_GATING:
	@echo "ERROR: Schematic viewing target 'view_combined_GATING' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.o : $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl combined`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_combined_GATING) $(EXTRACT_LIB_DASHI_combined_GATING) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

$(BDW_WORKLIB)/modules/combined/GATING/debug/combined_rtl.o : $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/modules/combined/GATING/combined_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl combined`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_combined_GATING) $(EXTRACT_LIB_DASHI_combined_GATING) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined_rtl.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/combined/GATING/combined_beh.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_BEH_combined_GATING) -o $(BDW_WORKLIB)/modules/combined/GATING/combined_beh.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

$(BDW_WORKLIB)/modules/combined/GATING/debug/combined_beh.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_BEH_combined_GATING) -o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined_beh.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp

#
# Cosim object file rule
#

$(BDW_WORKLIB)/modules/combined/GATING/combined.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_COSIM_combined_GATING) -o $(BDW_WORKLIB)/modules/combined/GATING/combined.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp
    

$(BDW_WORKLIB)/modules/combined/GATING/combined_hoist.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_combined_GATING) $(EXTRACT_LIB_DASHI_combined_GATING) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/combined/GATING/combined_hoist.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp
    

$(BDW_WORKLIB)/modules/combined/GATING/debug/combined.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.h $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_COSIM_combined_GATING) -o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp


$(BDW_WORKLIB)/modules/combined/GATING/debug/combined_hoist.o :  combined.cpp $(BDW_WORKLIB)/wrappers/combined_wrap.cpp $(BDW_WORKLIB)/wrappers/combined_cosim.h $(BDW_WORKLIB)/wrappers/combined_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/combined/GATING -I./ $(CCFLAGS_combined_GATING) $(EXTRACT_LIB_DASHI_combined_GATING) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/combined/GATING/debug/combined_hoist.o  $(BDW_WORKLIB)/wrappers/combined_wrap.cpp
    

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/combined/GATING/combined.d :  combined.cpp
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config GATING of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_combined_GATING)  combined.cpp \
	| sed 's|combined\.o[ :]*|$(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/modules/combined/GATING/combined_beh.o $(BDW_WORKLIB)/modules/combined/GATING/combined.d :  |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/combined/GATING"
##############################################################

combined_GATING_SRCDIR = $(BDW_WORKLIB)/modules/combined/GATING
combined_GATING_BEH_SRCDIR = $(BDW_WORKLIB)/libs/combined_GATING
combined_GATING_LIBNAME = combined_GATING
combined_GATING_WORKLIB = $(BDW_WORKLIB)/modules/combined/GATING
combined_GATING_C_PARTS_A = $(combined_GATING_WORKLIB)/objs/libcombined_GATING.a

prep_c_combined_GATING : $(combined_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(combined_GATING_WORKLIB) prep_c

prep_vlog_combined_GATING : $(combined_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(combined_GATING_WORKLIB) prep_vlog

prep_combined_GATING : $(combined_GATING_WORKLIB)/Makefile
	@+make --no-print-directory $(BDW_PMAKE_FLG) -C $(combined_GATING_WORKLIB) prep

$(combined_GATING_WORKLIB)/Makefile : $(combined_GATING_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(combined_GATING_WORKLIB) ]; then mkdir -p $(combined_GATING_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(combined_GATING_SRCDIR) -o $(combined_GATING_WORKLIB)/Makefile -module combined -cynthconfig GATING   

$(combined_GATING_SRCDIR)/stratus_hls.bdl :
	@if [ ! -d $(combined_GATING_WORKLIB) ]; then mkdir -p $(combined_GATING_WORKLIB); fi
	@if [ ! -f $@ ]; then echo "createEmptyBdl $@ MEMORY 0" | $(STRATUS_HOME)/bin/bdw_shell; fi



$(combined_GATING_WORKLIB)/combined_GATING.d :
	@if [ ! -d $(combined_GATING_WORKLIB) ]; then mkdir -p $(combined_GATING_WORKLIB); fi
	@touch $(combined_GATING_WORKLIB)/combined_GATING.d



#
# Rules for configured systemModules
#


#
# Per-hls_config rules
#

cynth_GATING:  cynth_KeyGen_GATING cynth_combined_GATING
hlsc_GATING:  
	$(MAKE) -j1 hlsc_KeyGen_GATING hlsc_combined_GATING

cynthvlg_GATING: hls_GATING
hls_GATING:  
	$(MAKE) -j1 hls_KeyGen_GATING hls_combined_GATING

cynthvlg_GATING: elab_GATING
elab_GATING:  
	$(MAKE) -j1 elab_KeyGen_GATING elab_combined_GATING

cynthvlg_GATING: optim_GATING
optim_GATING:  
	$(MAKE) -j1 optim_KeyGen_GATING optim_combined_GATING

cynthvlg_GATING: sched_GATING
sched_GATING:  
	$(MAKE) -j1 sched_KeyGen_GATING sched_combined_GATING

view_GATING:
	@echo "ERROR: Schematic viewing target 'view_GATING' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."


clean_GATING:
	@rm -f $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/GATING/stratus_hls.bdr
	@rm -f $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.cpp $(BDW_WORKLIB)/modules/combined/GATING/stratus_hls.bdr


cynth_BASIC:  cynth_KeyGen_BASIC cynth_ntt_BASIC cynth_mul_BASIC
hlsc_BASIC:  
	$(MAKE) -j1 hlsc_KeyGen_BASIC hlsc_ntt_BASIC hlsc_mul_BASIC

cynthvlg_BASIC: hls_BASIC
hls_BASIC:  
	$(MAKE) -j1 hls_KeyGen_BASIC hls_ntt_BASIC hls_mul_BASIC

cynthvlg_BASIC: elab_BASIC
elab_BASIC:  
	$(MAKE) -j1 elab_KeyGen_BASIC elab_ntt_BASIC elab_mul_BASIC

cynthvlg_BASIC: optim_BASIC
optim_BASIC:  
	$(MAKE) -j1 optim_KeyGen_BASIC optim_ntt_BASIC optim_mul_BASIC

cynthvlg_BASIC: sched_BASIC
sched_BASIC:  
	$(MAKE) -j1 sched_KeyGen_BASIC sched_ntt_BASIC sched_mul_BASIC

view_BASIC:
	@echo "ERROR: Schematic viewing target 'view_BASIC' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."


clean_BASIC:
	@rm -f $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.cpp $(BDW_WORKLIB)/modules/KeyGen/BASIC/stratus_hls.bdr
	@rm -f $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.cpp $(BDW_WORKLIB)/modules/ntt/BASIC/stratus_hls.bdr
	@rm -f $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.cpp $(BDW_WORKLIB)/modules/mul/BASIC/stratus_hls.bdr



##############################################################################
#   start of rules for logic synthesis
##############################################################################

synth1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_LS_CONFIG_DIR) ]; then mkdir -p $(BDW_LS_CONFIG_DIR); fi
	@rm -rf $(BDW_LS_CONFIG_LOGS)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_synthinfo.tcl
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' STARTED"
ifeq ($(BDW_LS_LIC),)
	@echo "****** Error: synth1target FAILED because BDW_LS_LIC was not set"; exit 1
endif
endif
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job ls.$(BDW_LS_CONFIG).s $(BDW_LS_CMD)
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' FINISHED"
endif


#
#   Rules for logicSynth config G_BASIC
#

ifeq ($(CWBExec_ls),1)
ls_G_BASIC: $(BDW_WORKLIB)/logicsynth/G_BASIC/KeyGen_gates.v
else
.PHONY: ls_G_BASIC

ls_G_BASIC:
	@bdw_exec -jobproject project.tcl -job ls.G_BASIC $(BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND) $(MAKE) CWBExec_ls=1 ls_G_BASIC

ls_sub_G_BASIC:
	@bdw_exec -jobproject project.tcl -job ls_sub.G_BASIC.s $(BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND) $(MAKE) CWBExec_ls=1 ls_G_BASIC
endif

kill_ls_G_BASIC:
	@bdw_kill -job ls.G_BASIC
	@bdw_kill -job ls.G_BASIC.s

clean_ls_G_BASIC:
	@rm -rf $(BDW_WORKLIB)/logicsynth/G_BASIC

$(BDW_WORKLIB)/logicsynth/G_BASIC/KeyGen_gates.v: $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_KeyGen_BASIC 
	@$(MAKE) synth1target BDW_LS_CONFIG=G_BASIC BDW_MODULE=KeyGen

view_ls_G_BASIC: 
	@echo "ERROR: Schematic viewing target 'view_ls_G_BASIC' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

#
#   Rules for logicSynth config G_GATING
#

ifeq ($(CWBExec_ls),1)
ls_G_GATING: $(BDW_WORKLIB)/logicsynth/G_GATING/KeyGen_gates.v
else
.PHONY: ls_G_GATING

ls_G_GATING:
	@bdw_exec -jobproject project.tcl -job ls.G_GATING $(BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND) $(MAKE) CWBExec_ls=1 ls_G_GATING

ls_sub_G_GATING:
	@bdw_exec -jobproject project.tcl -job ls_sub.G_GATING.s $(BDW_LAUNCH_LOGIC_SYNTHESIS_COMMAND) $(MAKE) CWBExec_ls=1 ls_G_GATING
endif

kill_ls_G_GATING:
	@bdw_kill -job ls.G_GATING
	@bdw_kill -job ls.G_GATING.s

clean_ls_G_GATING:
	@rm -rf $(BDW_WORKLIB)/logicsynth/G_GATING

$(BDW_WORKLIB)/logicsynth/G_GATING/KeyGen_gates.v: $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_KeyGen_GATING 
	@$(MAKE) synth1target BDW_LS_CONFIG=G_GATING BDW_MODULE=KeyGen

view_ls_G_GATING: 
	@echo "ERROR: Schematic viewing target 'view_ls_G_GATING' is only supported with 'verdi'"
	@echo "The Stratus IDE includes a schematic view as an alternative."

##############################################################################
#   start of rules for code analysis
##############################################################################

analysis1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
	@if [ ! -d $(BDW_ANALYSIS_CONFIG_DIR) ]; then mkdir -p $(BDW_ANALYSIS_CONFIG_DIR); fi
	@rm -rf $(BDW_ANALYSIS_CONFIG_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job analysis.$(BDW_ANALYSIS_CONFIG).s $(BDW_ANALYSIS_CMD) -project project.tcl -aconfig $(BDW_ANALYSIS_CONFIG) 2>&1 | tee $(BDW_ANALYSIS_CONFIG_DIR)/$(BDW_ANALYSIS_CONFIG).log

##############################################################################
#   start of rules for place and route
##############################################################################

pnr1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_PNR_CONFIG_DIR) ]; then mkdir -p $(BDW_PNR_CONFIG_DIR); fi
	@rm -rf $(BDW_PNR_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job pnr.$(BDW_PNR_CONFIG).s $(BDW_PNR_CMD) project.tcl $(BDW_PNR_CONFIG) 



#############################################################################
#  Rules for equivalence checking
#############################################################################
    

#############################################################################
#  Rules for Power estimation
#############################################################################
    

#
#   Rules for power config P_KeyGen_BASIC
#
ifeq ($(CWBExec_pwr),1)
power_P_KeyGen_BASIC:
	@$(MAKE) $(BDW_WORKLIB)/sims/KeyGen_BASIC_V/verilog.vcd  
	@if [ ! -d $(BDW_WORKLIB)/power/P_KeyGen_BASIC ]; then mkdir -p $(BDW_WORKLIB)/power/P_KeyGen_BASIC; fi
	@rm -f $(BDW_WORKLIB)/power/P_KeyGen_BASIC/KeyGen.rep $(BDW_WORKLIB)/power/P_KeyGen_BASIC/KeyGen.log $(BDW_WORKLIB)/power/P_KeyGen_BASIC/KeyGen.bdr
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job power.P_KeyGen_BASIC.s  $(BDW_LAUNCH_POWER_COMMAND) bdw_runsjoules $(BDW_WORKLIB)/power/P_KeyGen_BASIC/KeyGen.info project.tcl P_KeyGen_BASIC 2>&1 | tee $(BDW_WORKLIB)/power/P_KeyGen_BASIC/KeyGen.log


else
.PHONY: power_P_KeyGen_BASIC

power_P_KeyGen_BASIC:
	@bdw_exec -jobproject project.tcl -job power.P_KeyGen_BASIC $(MAKE) CWBExec_pwr=1 power_P_KeyGen_BASIC
endif

kill_power_P_KeyGen_BASIC:
	@bdw_kill -job power.P_KeyGen_BASIC
	@bdw_kill -job power.P_KeyGen_BASIC.s



$(BDW_WORKLIB)/sims/KeyGen_BASIC_V/verilog.vcd: $(BDW_WORKLIB)/modules/KeyGen/BASIC/KeyGen_rtl.v 
	$(MAKE) sim_KeyGen_BASIC_V
    

clean_power_P_KeyGen_BASIC:
	@rm -rf $(BDW_WORKLIB)/power/P_KeyGen_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_KeyGen_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_KeyGen_BASIC.s



#
#   Rules for power config P_KeyGen_GATING
#
ifeq ($(CWBExec_pwr),1)
power_P_KeyGen_GATING:
	@$(MAKE) $(BDW_WORKLIB)/sims/KeyGen_GATING_V/verilog.vcd  
	@if [ ! -d $(BDW_WORKLIB)/power/P_KeyGen_GATING ]; then mkdir -p $(BDW_WORKLIB)/power/P_KeyGen_GATING; fi
	@rm -f $(BDW_WORKLIB)/power/P_KeyGen_GATING/KeyGen.rep $(BDW_WORKLIB)/power/P_KeyGen_GATING/KeyGen.log $(BDW_WORKLIB)/power/P_KeyGen_GATING/KeyGen.bdr
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job power.P_KeyGen_GATING.s  $(BDW_LAUNCH_POWER_COMMAND) bdw_runsjoules $(BDW_WORKLIB)/power/P_KeyGen_GATING/KeyGen.info project.tcl P_KeyGen_GATING 2>&1 | tee $(BDW_WORKLIB)/power/P_KeyGen_GATING/KeyGen.log


else
.PHONY: power_P_KeyGen_GATING

power_P_KeyGen_GATING:
	@bdw_exec -jobproject project.tcl -job power.P_KeyGen_GATING $(MAKE) CWBExec_pwr=1 power_P_KeyGen_GATING
endif

kill_power_P_KeyGen_GATING:
	@bdw_kill -job power.P_KeyGen_GATING
	@bdw_kill -job power.P_KeyGen_GATING.s



$(BDW_WORKLIB)/sims/KeyGen_GATING_V/verilog.vcd: $(BDW_WORKLIB)/modules/KeyGen/GATING/KeyGen_rtl.v 
	$(MAKE) sim_KeyGen_GATING_V
    

clean_power_P_KeyGen_GATING:
	@rm -rf $(BDW_WORKLIB)/power/P_KeyGen_GATING
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_KeyGen_GATING
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_KeyGen_GATING.s



#
#   Rules for power config P_ntt_BASIC
#
ifeq ($(CWBExec_pwr),1)
power_P_ntt_BASIC:
	@$(MAKE) $(BDW_WORKLIB)/sims/ntt_BASIC_V/verilog.vcd  
	@if [ ! -d $(BDW_WORKLIB)/power/P_ntt_BASIC ]; then mkdir -p $(BDW_WORKLIB)/power/P_ntt_BASIC; fi
	@rm -f $(BDW_WORKLIB)/power/P_ntt_BASIC/ntt.rep $(BDW_WORKLIB)/power/P_ntt_BASIC/ntt.log $(BDW_WORKLIB)/power/P_ntt_BASIC/ntt.bdr
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job power.P_ntt_BASIC.s  $(BDW_LAUNCH_POWER_COMMAND) bdw_runsjoules $(BDW_WORKLIB)/power/P_ntt_BASIC/ntt.info project.tcl P_ntt_BASIC 2>&1 | tee $(BDW_WORKLIB)/power/P_ntt_BASIC/ntt.log


else
.PHONY: power_P_ntt_BASIC

power_P_ntt_BASIC:
	@bdw_exec -jobproject project.tcl -job power.P_ntt_BASIC $(MAKE) CWBExec_pwr=1 power_P_ntt_BASIC
endif

kill_power_P_ntt_BASIC:
	@bdw_kill -job power.P_ntt_BASIC
	@bdw_kill -job power.P_ntt_BASIC.s



$(BDW_WORKLIB)/sims/ntt_BASIC_V/verilog.vcd: $(BDW_WORKLIB)/modules/ntt/BASIC/ntt_rtl.v 
	$(MAKE) sim_ntt_BASIC_V
    

clean_power_P_ntt_BASIC:
	@rm -rf $(BDW_WORKLIB)/power/P_ntt_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_ntt_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_ntt_BASIC.s



#
#   Rules for power config P_mul_BASIC
#
ifeq ($(CWBExec_pwr),1)
power_P_mul_BASIC:
	@$(MAKE) $(BDW_WORKLIB)/sims/mul_BASIC_V/verilog.vcd  
	@if [ ! -d $(BDW_WORKLIB)/power/P_mul_BASIC ]; then mkdir -p $(BDW_WORKLIB)/power/P_mul_BASIC; fi
	@rm -f $(BDW_WORKLIB)/power/P_mul_BASIC/mul.rep $(BDW_WORKLIB)/power/P_mul_BASIC/mul.log $(BDW_WORKLIB)/power/P_mul_BASIC/mul.bdr
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job power.P_mul_BASIC.s  $(BDW_LAUNCH_POWER_COMMAND) bdw_runsjoules $(BDW_WORKLIB)/power/P_mul_BASIC/mul.info project.tcl P_mul_BASIC 2>&1 | tee $(BDW_WORKLIB)/power/P_mul_BASIC/mul.log


else
.PHONY: power_P_mul_BASIC

power_P_mul_BASIC:
	@bdw_exec -jobproject project.tcl -job power.P_mul_BASIC $(MAKE) CWBExec_pwr=1 power_P_mul_BASIC
endif

kill_power_P_mul_BASIC:
	@bdw_kill -job power.P_mul_BASIC
	@bdw_kill -job power.P_mul_BASIC.s



$(BDW_WORKLIB)/sims/mul_BASIC_V/verilog.vcd: $(BDW_WORKLIB)/modules/mul/BASIC/mul_rtl.v 
	$(MAKE) sim_mul_BASIC_V
    

clean_power_P_mul_BASIC:
	@rm -rf $(BDW_WORKLIB)/power/P_mul_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_mul_BASIC
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_mul_BASIC.s



#
#   Rules for power config P_combined_GATING
#
ifeq ($(CWBExec_pwr),1)
power_P_combined_GATING:
	@$(MAKE) $(BDW_WORKLIB)/sims/combined_GATING_V/verilog.vcd  
	@if [ ! -d $(BDW_WORKLIB)/power/P_combined_GATING ]; then mkdir -p $(BDW_WORKLIB)/power/P_combined_GATING; fi
	@rm -f $(BDW_WORKLIB)/power/P_combined_GATING/combined.rep $(BDW_WORKLIB)/power/P_combined_GATING/combined.log $(BDW_WORKLIB)/power/P_combined_GATING/combined.bdr
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job power.P_combined_GATING.s  $(BDW_LAUNCH_POWER_COMMAND) bdw_runsjoules $(BDW_WORKLIB)/power/P_combined_GATING/combined.info project.tcl P_combined_GATING 2>&1 | tee $(BDW_WORKLIB)/power/P_combined_GATING/combined.log


else
.PHONY: power_P_combined_GATING

power_P_combined_GATING:
	@bdw_exec -jobproject project.tcl -job power.P_combined_GATING $(MAKE) CWBExec_pwr=1 power_P_combined_GATING
endif

kill_power_P_combined_GATING:
	@bdw_kill -job power.P_combined_GATING
	@bdw_kill -job power.P_combined_GATING.s



$(BDW_WORKLIB)/sims/combined_GATING_V/verilog.vcd: $(BDW_WORKLIB)/modules/combined/GATING/combined_rtl.v 
	$(MAKE) sim_combined_GATING_V
    

clean_power_P_combined_GATING:
	@rm -rf $(BDW_WORKLIB)/power/P_combined_GATING
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_combined_GATING
	@rm -rf $(BDW_WORKLIB)/jobs/power.P_combined_GATING.s




.INTERMEDIATE : $(BDW_LIBPREP) 

.PHONY : siminfo

siminfo :
	$(BDW_SIMCONFIG_MKDIR)
	@if [ ! -d $(BDW_WORKLIB)/INCA_libs ] ; then \
	    mkdir -p $(BDW_WORKLIB)/INCA_libs/bdw_worklib ; \
	fi	
	@echo "DEFINE bdw_worklib INCA_libs/bdw_worklib" > $(BDW_WORKLIB)/cds.lib
	@echo "DEFINE WORK bdw_worklib" > $(BDW_WORKLIB)/hdl.var
	$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)


######################################################################
## Rules for building executables, shared libs, and running sims.
######################################################################

BDW_LIB_DASHI = \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_WHOLELIB_DIRS)))

BDW_SC_DEBUG_SRC = $(shell if [ -d $(SYSTEMC)/src ]; then echo "-d $(SYSTEMC)/src"; else echo ""; fi)
BDW_SIM_CONFIG_DIR	=	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
BDW_SIMCONFIG_MKDIR	=	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG) ]; then mkdir -p $(BDW_SIMDIR)/$(BDW_SIM_CONFIG); fi
BDW_SIM_ENV_SETUP	=	BDW_SIM_CONFIG_DIR=$(BDW_SIM_CONFIG_DIR)
BDW_END_OF_SIM_CMD	=	$(BDW_SIM_ENV_SETUP) make cmp_result
BDW_STRT_OF_SIM_CMD	=	@echo
ifneq ($(BDW_HUB_ARGV),)
    ifeq ($(BDW_DEBUG),1)
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/debug/sim_${BDW_SIM_CONFIG}.so,argv="$(shell echo $(BDW_HUB_ARGV)|sed 's/ /%/g')"
    else
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so,argv="$(shell echo $(BDW_HUB_ARGV)|sed 's/ /%/g')"
    endif
else
    ifeq ($(BDW_DEBUG),1)
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/debug/sim_${BDW_SIM_CONFIG}.so
    else
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so
    endif
endif
BDW_VLOGSIM_ARGSINT += +hubSetOption+bdr=$(BDW_SIM_CONFIG_DIR)/sim.bdr
ifeq ($(RUN_DEBUGGER),1)
    BDW_VLOGSIM_ARGSINT  := $(strip $(BDW_VLOGSIM_ARGSINT)),gdbgui
	BDW_PREEXEC_DEBUG = gdb &
	BDW_INLINE_DEBUG = gdb --args
	export BDW_COWARE_RUN_DEBUG = 1
	BDW_COWARE_CMD = $(STRATUS_HOME)/bin/bdw_scsh --dofirst $(BDW_SIM_CONFIG_DIR)/coware.cmd
else
	BDW_COWARE_CMD = $(COWAREHOME)/common/bin/scsh $(BDW_SIM_CONFIG_DIR)/coware.cmd
endif
BDW_VLOGSIM_DEPS	=	$(COSIM_FILES) $(SIM_RTL_TARGETS) $(BDW_LIBPREP) $(BDW_ESC_LIB)

######################################################################
# Verilog RTL Code Coverage Simulation Setup
######################################################################

ifeq ($(BDW_MTI_POST_SIM_COMMANDS),)
BDW_MTI_POST_SIM_COMMANDS = 
endif

###############################################

.PHONY: run_sim

run_sim: 
	$(MAKE) $(EXECUTABLE)

scsim_$(BDW_SIM_CONFIG): $(SIM_BUILD)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@echo "Executing simulation: $(SIM_BUILD) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV)"
	$(BDW_STRT_OF_SIM_CMD)
	@( $(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_INLINE_DEBUG) $(SIM_BUILD) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV) ; \
          simstatus=$$? ; export simstatus; \
          if [ $$simstatus -ne 0 ] ; then \
            if [ $$simstatus -gt 127 ] ; then \
                echo "ERROR: simulation exited with signal $$(($$simstatus - 128))" ; \
            else echo "WARNING: exit status = $$simstatus"; fi ; \
          fi ) 2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

#####################################################################
#####################################################################
update_hierarchy: bdw_prebuild_wrappers
	@$(STRATUS_HOME)/bin/bdw_makegen project.tcl -o Makefile.prj 


clean_sim_objs:
	@rm -rf $(SIM_OBJS) $(DEP_FILES) $(dir $(BDW_LIBREF))

build_sim_image: bdw_prebuild_wrappers bdw_prebuild_rtl
	@$(MAKE) -j 4 $(SIM_BUILD)

ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)$(BDW_DEBUG_DIR)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_TMPLNK_FILE) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS) $(BDW_COV_LIB_FLAGS)
		mv $(BDW_TMPLNK_FILE) $(SIM_BUILD)
else
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)$(BDW_DEBUG_DIR)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(SIM_BUILD) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS) $(BDW_COV_LIB_FLAGS)
endif

##############################################################
## COSIM simulator rules
##############################################################

vcs: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

vcsi: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

incisive_covsetup:


xcelium incisive ncverilog: $(BDW_VLOGSIM_DEPS) incisive_covsetup
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+nowarn+LIBNOU $(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		$(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


export MTI_VCO_MODE = 64

mti: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	@echo removing log.passed in mti:
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work ]; then vlib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work; fi
	$(STRATUS_HOME)/bin/hub_vlog -work $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ];  then echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run -all" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ]; then  echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
endif
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_vsimvlog -c -lib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work top $(BDW_VLOG_TOP_MODS)\
		$(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) -do $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


BDW_NCSC_64BIT = -64bit

ifneq ($(BDW_HUB_ARGV),)
BDW_NCSIM_ARGV = +systemc_args+"$(BDW_HUB_ARGV)"
else
BDW_NCSIM_ARGV =
endif

ifeq ($(RUN_DEBUGGER), 1)
BDW_NCSIM_DEBUG = -layout cdebug
BDW_NCVLG_DEBUG = -layout cdebug -linedebug
else
BDW_NCSIM_DEBUG =
BDW_NCVLG_DEBUG =
endif

ncsc: incisive_covsetup
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
ifneq ($(RUN_DEBUGGER),1)
	@echo "run" >>$(BDW_SIM_CONFIG_DIR)/ncsim_cmd.tcl
	@echo "exit" >>$(BDW_SIM_CONFIG_DIR)/ncsim_cmd.tcl
endif
ifneq ($(VLOG_COSIM_TOP), )
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim \
	-work $(BDW_SIM_CONFIG) -reflib worklib $(BDW_LIBREF_ARGS) \
	-messages $(BDW_NCSC_64BIT) $(BDW_NCVLG_DEBUG) \
	$(BDW_NCSC_GCCVER) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	$(BDW_COV_LIB_FLAGS) \
	+loadpli1=$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME)/ncvlog_ssl:ssl_bootstrap \
	-file $(BDW_SIM_CONFIG_DIR)/siminfo \
	$(BDW_VLOGSIM_ARGS) \
	$(BDW_VLOGSIM_ARGSINT) \
	$(BDW_VLOG_DEFINES) \
	$(BDW_NCSC_INPUT_FILE) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

else
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim \
	-work $(BDW_SIM_CONFIG) -reflib worklib $(BDW_LIBREF_ARGS) \
	-messages $(BDW_NCSC_64BIT) \
	$(BDW_NCSC_GCCVER) \
	$(BDW_VLOGSIM_ARGS) $(BDW_NCSIM_DEBUG) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	$(BDW_COV_LIB_FLAGS) \
	$(BDW_NCSC_INPUT_FILE) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log



##############################################################
## Rule to build the COSIM shared library
##############################################################
ifeq ($(BDW_DEBUG),1)
BDW_SHARED_LIB = $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/debug/sim_$(BDW_SIM_CONFIG).so
else
BDW_SHARED_LIB = $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so
endif

ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SHARED_LIB): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_TMPLNK_FILE)  \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) $(BDW_COV_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}
		mv $(BDW_TMPLNK_FILE) $(BDW_SHARED_LIB)

else
$(BDW_SHARED_LIB): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_SHARED_LIB) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) $(BDW_COV_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}

endif


##############################################################
## Rule to build verilator trace and coverage support  module
##############################################################

$(BDW_WORKLIB)/objs/esc_catrace.o: $(STRATUS_HOME)/share/stratus/source/esc_catrace.cc
	$(BDW_CC)  -o $@ $(BDW_CCFLAGS) $(BDW_VERILATOR_CCFLAGS)  $<



##############################################################
## Start the stratus_ide GUI
##############################################################
workbench ide:
	$(BDW_LAUNCH_IDE_COMMAND) $(BDW_STRATUS_IDE_COMMAND) project.tcl

##############################################################
## Generate a Visual C++ project file
##############################################################
vcproj: $(BDW_ALL_WRAPPERS)
	$(STRATUS_HOME)/bin/bdw_vcprojgen project.tcl

##############################################################
## Rule to build the synthesis report
##############################################################

html_warn:
	@echo "##############################################" ; \
	echo " The HTML reports have been deprecated. " ; \
	echo " Reporting information is available in stratus_ide." ; \
	echo "" ; \
	echo -n " Do you want to generate deprecated HTML reports (y or n) [n] ? " ; \
	read resp ; \
	case $$resp in \
	y*) $(MAKE) html ;; \
	*) echo ""; echo "HTML Reports not generated." ;  \
	esac
 
html:   html_KeyGen_BASIC html_KeyGen_GATING html_ntt_BASIC html_mul_BASIC html_combined_GATING html_summary

html_summary: project.tcl
	$(STRATUS_HOME)/bin/bdw_htmlgen -project project.tcl -summary




##############################################################
## Rules to build generated library contents
##############################################################

