$date
	Mon Sep 12 10:36:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab4q1b_tb $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 # c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1!
0#
1%
#30
1"
0!
1#
#40
0"
1!
0#
0%
1$
#50
0!
1"
1#
#60
0!
0#
1%
#70
1!
1#
#80
