<snippet>
	<content><![CDATA[
module ${1:modulename} (
		${2}
	);
	${3}
endmodule
]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>module</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
	<discription>module block</discription>
</snippet>
