Analysis & Synthesis report for DAC
Sun May 10 00:52:29 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |de0nanoson|DAC:instance_DAC|state
 10. State Machine - |de0nanoson|block_v1:instance_block_v1|control_unit:ctr_unit|state
 11. State Machine - |de0nanoson|ADC2:instance_ADC2|CurrentState
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for block_v1:instance_block_v1|control_unit:ctr_unit
 19. Source assignments for block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated
 20. Source assignments for block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |de0nanoson
 22. Parameter Settings for User Entity Instance: block_v1:instance_block_v1
 23. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|ram_sync:acq_ram
 24. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:acq_cnt_read
 25. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:acq_cnt_write
 26. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|ram_sync:out_ram
 27. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:out_cnt_read
 28. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:out_cnt_write
 29. Parameter Settings for User Entity Instance: block_v1:instance_block_v1|control_unit:ctr_unit
 30. Parameter Settings for User Entity Instance: DAC:instance_DAC
 31. Parameter Settings for Inferred Entity Instance: block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "block_v1:instance_block_v1|counter:acq_cnt_write"
 35. Port Connectivity Checks: "ADC2:instance_ADC2"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 10 00:52:29 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; DAC                                         ;
; Top-level Entity Name           ; de0nanoson                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 198                                         ;
; Total pins                      ; 20                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; de0nanoson         ; DAC                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; control_unit.vhd                 ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd                 ;         ;
; block_v1.vhd                     ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd                     ;         ;
; counter.vhd                      ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/counter.vhd                      ;         ;
; ram_sync.vhd                     ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_sync.vhd                     ;         ;
; ram_async.vhd                    ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_async.vhd                    ;         ;
; DAC.vhd                          ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd                          ;         ;
; DEONANOSon.vhd                   ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd                   ;         ;
; pack_son.vhd                     ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/pack_son.vhd                     ;         ;
; ADC2.vhd                         ; yes             ; User VHDL File               ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ADC2.vhd                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/intel_fpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6gn1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/altsyncram_6gn1.tdf           ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/decode_dla.tdf                ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/mux_8hb.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 228       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 349       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 102       ;
;     -- 5 input functions                    ; 26        ;
;     -- 4 input functions                    ; 47        ;
;     -- <=3 input functions                  ; 173       ;
;                                             ;           ;
; Dedicated logic registers                   ; 198       ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1572864   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 377       ;
; Total fan-out                               ; 7637      ;
; Average fan-out                             ; 9.78      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |de0nanoson                                  ; 349 (0)             ; 198 (0)                   ; 1572864           ; 0          ; 20   ; 0            ; |de0nanoson                                                                                                                    ; de0nanoson      ; work         ;
;    |ADC2:instance_ADC2|                      ; 35 (35)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|ADC2:instance_ADC2                                                                                                 ; ADC2            ; work         ;
;    |DAC:instance_DAC|                        ; 54 (54)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|DAC:instance_DAC                                                                                                   ; DAC             ; work         ;
;    |block_v1:instance_block_v1|              ; 260 (23)            ; 128 (13)                  ; 1572864           ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1                                                                                         ; block_v1        ; work         ;
;       |control_unit:ctr_unit|                ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|control_unit:ctr_unit                                                                   ; control_unit    ; work         ;
;       |counter:acq_cnt_read|                 ; 43 (43)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_read                                                                    ; counter         ; work         ;
;       |counter:acq_cnt_write|                ; 39 (39)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_write                                                                   ; counter         ; work         ;
;       |counter:out_cnt_read|                 ; 42 (42)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|counter:out_cnt_read                                                                    ; counter         ; work         ;
;       |ram_sync:acq_ram|                     ; 44 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:acq_ram                                                                        ; ram_sync        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 44 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0                                                   ; altsyncram      ; work         ;
;             |altsyncram_6gn1:auto_generated| ; 44 (0)              ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated                    ; altsyncram_6gn1 ; work         ;
;                |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|decode_dla:decode2 ; decode_dla      ; work         ;
;                |mux_8hb:mux3|                ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|mux_8hb:mux3       ; mux_8hb         ; work         ;
;       |ram_sync:out_ram|                     ; 44 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:out_ram                                                                        ; ram_sync        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 44 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0                                                   ; altsyncram      ; work         ;
;             |altsyncram_6gn1:auto_generated| ; 44 (0)              ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated                    ; altsyncram_6gn1 ; work         ;
;                |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|decode_dla:decode2 ; decode_dla      ; work         ;
;                |mux_8hb:mux3|                ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0nanoson|block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|mux_8hb:mux3       ; mux_8hb         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0nanoson|DAC:instance_DAC|state                                                                                                                                ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+
; Name                  ; state.attente_fin_ena ; state.stop ; state.slv_ack3 ; state.wr2 ; state.slv_ack2 ; state.wr1 ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+
; state.ready           ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 0           ;
; state.start           ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 1           ; 1           ;
; state.command         ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1        ; 0                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 1              ; 0             ; 0           ; 1           ;
; state.wr1             ; 0                     ; 0          ; 0              ; 0         ; 0              ; 1         ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2        ; 0                     ; 0          ; 0              ; 0         ; 1              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.wr2             ; 0                     ; 0          ; 0              ; 1         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack3        ; 0                     ; 0          ; 1              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.stop            ; 0                     ; 1          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
; state.attente_fin_ena ; 1                     ; 0          ; 0              ; 0         ; 0              ; 0         ; 0              ; 0             ; 0           ; 1           ;
+-----------------------+-----------------------+------------+----------------+-----------+----------------+-----------+----------------+---------------+-------------+-------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |de0nanoson|block_v1:instance_block_v1|control_unit:ctr_unit|state            ;
+-----------------+-----------+-----------+-----------+-----------+-----------+-----------------+
; Name            ; state.rdy ; state.rst ; state.res ; state.trt ; state.acq ; state.async_rst ;
+-----------------+-----------+-----------+-----------+-----------+-----------+-----------------+
; state.async_rst ; 0         ; 0         ; 0         ; 0         ; 0         ; 0               ;
; state.acq       ; 0         ; 0         ; 0         ; 0         ; 1         ; 1               ;
; state.trt       ; 0         ; 0         ; 0         ; 1         ; 0         ; 1               ;
; state.res       ; 0         ; 0         ; 1         ; 0         ; 0         ; 1               ;
; state.rst       ; 0         ; 1         ; 0         ; 0         ; 0         ; 1               ;
; state.rdy       ; 1         ; 0         ; 0         ; 0         ; 0         ; 1               ;
+-----------------+-----------+-----------+-----------+-----------+-----------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0nanoson|ADC2:instance_ADC2|CurrentState                                                                                    ;
+---------------------------+---------------------------+--------------------+--------------------+---------------------+------------------------+
; Name                      ; CurrentState.mesure_faite ; CurrentState.trame ; CurrentState.TCONV ; CurrentState.CONVST ; CurrentState.attenteFE ;
+---------------------------+---------------------------+--------------------+--------------------+---------------------+------------------------+
; CurrentState.attenteFE    ; 0                         ; 0                  ; 0                  ; 0                   ; 0                      ;
; CurrentState.CONVST       ; 0                         ; 0                  ; 0                  ; 1                   ; 1                      ;
; CurrentState.TCONV        ; 0                         ; 0                  ; 1                  ; 0                   ; 1                      ;
; CurrentState.trame        ; 0                         ; 1                  ; 0                  ; 0                   ; 1                      ;
; CurrentState.mesure_faite ; 1                         ; 0                  ; 0                  ; 0                   ; 1                      ;
+---------------------------+---------------------------+--------------------+--------------------+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; block_v1:instance_block_v1|control_unit:ctr_unit|state.trt       ; no                                                               ; yes                                        ;
; block_v1:instance_block_v1|control_unit:ctr_unit|state.acq       ; no                                                               ; yes                                        ;
; block_v1:instance_block_v1|control_unit:ctr_unit|state.res       ; no                                                               ; yes                                        ;
; block_v1:instance_block_v1|control_unit:ctr_unit|state.rdy       ; no                                                               ; yes                                        ;
; block_v1:instance_block_v1|control_unit:ctr_unit|state.async_rst ; no                                                               ; yes                                        ;
; block_v1:instance_block_v1|control_unit:ctr_unit|state.rst       ; no                                                               ; yes                                        ;
; Total number of protected registers is 6                         ;                                                                  ;                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                             ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; DAC:instance_DAC|stretch                                               ; Stuck at GND due to stuck port data_in                                         ;
; DAC:instance_DAC|data_tx[12..15]                                       ; Stuck at GND due to stuck port data_in                                         ;
; DAC:instance_DAC|addr_rw[7]                                            ; Merged with DAC:instance_DAC|addr_rw[6]                                        ;
; DAC:instance_DAC|addr_rw[1..5]                                         ; Merged with DAC:instance_DAC|addr_rw[0]                                        ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[15]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[15]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[14]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[14]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[13]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[13]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[12]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[12]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[11]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[11]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[10]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[10]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[9]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[9]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[8]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[8]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[7]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[7]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[6]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[6]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[5]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[5]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[4]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[4]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[3]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[3]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[2]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[2]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[1]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[1]           ;
; block_v1:instance_block_v1|counter:out_cnt_write|count[0]              ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|count[0]           ;
; block_v1:instance_block_v1|control_unit:ctr_unit|s_sample_start[1..15] ; Merged with block_v1:instance_block_v1|control_unit:ctr_unit|s_sample_start[0] ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[12]            ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[12]         ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[11]            ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[11]         ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[10]            ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[10]         ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[9]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[9]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[8]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[8]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[7]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[7]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[6]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[6]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[5]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[5]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[4]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[4]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[3]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[3]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[2]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[2]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[1]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[1]          ;
; block_v1:instance_block_v1|counter:out_cnt_write|cycles[0]             ; Merged with block_v1:instance_block_v1|counter:acq_cnt_read|cycles[0]          ;
; DAC:instance_DAC|addr_rw[0]                                            ; Stuck at GND due to stuck port data_in                                         ;
; block_v1:instance_block_v1|control_unit:ctr_unit|s_sample_start[0]     ; Stuck at GND due to stuck port data_in                                         ;
; ADC2:instance_ADC2|reg_cmd[0]                                          ; Stuck at GND due to stuck port data_in                                         ;
; DAC:instance_DAC|addr_rw[6]                                            ; Stuck at VCC due to stuck port data_in                                         ;
; DAC:instance_DAC|state.attente_fin_ena                                 ; Stuck at GND due to stuck port data_in                                         ;
; Total Number of Removed Registers = 60                                 ;                                                                                ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 198   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 103   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 127   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; DAC:instance_DAC|sda_int               ; 3       ;
; DAC:instance_DAC|bit_cnt[0]            ; 20      ;
; DAC:instance_DAC|bit_cnt[1]            ; 16      ;
; DAC:instance_DAC|bit_cnt[2]            ; 12      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                          ; Type ;
+-------------------------------------------------------------+-------------------------------------------------------+------+
; block_v1:instance_block_v1|ram_sync:out_ram|data_out[0..11] ; block_v1:instance_block_v1|ram_sync:out_ram|ram_rtl_0 ; RAM  ;
; block_v1:instance_block_v1|ram_sync:acq_ram|data_out[0..11] ; block_v1:instance_block_v1|ram_sync:acq_ram|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------+-------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0nanoson|ADC2:instance_ADC2|reg_cmd[4]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_read|count[0]    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_read|cycles[0]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:out_cnt_read|count[9]    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:out_cnt_read|cycles[0]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_write|count[11]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de0nanoson|block_v1:instance_block_v1|counter:acq_cnt_write|cycles[11] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0nanoson|DAC:instance_DAC|bit_cnt[2]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de0nanoson|block_v1:instance_block_v1|control_unit:ctr_unit|state      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for block_v1:instance_block_v1|control_unit:ctr_unit ;
+--------------------+-------+------+-------------------------------------+
; Assignment         ; Value ; From ; To                                  ;
+--------------------+-------+------+-------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                               ;
+--------------------+-------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0|altsyncram_6gn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |de0nanoson ;
+-------------------+-------+------------------------------------------------+
; Parameter Name    ; Value ; Type                                           ;
+-------------------+-------+------------------------------------------------+
; ram_address_size  ; 16    ; Signed Integer                                 ;
; ram_data_size     ; 12    ; Signed Integer                                 ;
; counter_max_value ; 65535 ; Signed Integer                                 ;
; freq_ADC_DAC      ; 10000 ; Signed Integer                                 ;
; freq_trt          ; 10000 ; Signed Integer                                 ;
+-------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1 ;
+-------------------+-------+---------------------------------------------+
; Parameter Name    ; Value ; Type                                        ;
+-------------------+-------+---------------------------------------------+
; ram_address_size  ; 16    ; Signed Integer                              ;
; ram_data_size     ; 12    ; Signed Integer                              ;
; counter_max_value ; 65535 ; Signed Integer                              ;
; freq_adc_dac      ; 10000 ; Signed Integer                              ;
; freq_trt          ; 10000 ; Signed Integer                              ;
+-------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|ram_sync:acq_ram ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; address_size   ; 16    ; Signed Integer                                                  ;
; data_size      ; 12    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:acq_cnt_read ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; freq           ; 10000 ; Signed Integer                                                      ;
; max            ; 65535 ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:acq_cnt_write ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; freq           ; 10000 ; Signed Integer                                                       ;
; max            ; 65535 ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|ram_sync:out_ram ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; address_size   ; 16    ; Signed Integer                                                  ;
; data_size      ; 12    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:out_cnt_read ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; freq           ; 10000 ; Signed Integer                                                      ;
; max            ; 65535 ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|counter:out_cnt_write ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; freq           ; 10000 ; Signed Integer                                                       ;
; max            ; 65535 ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: block_v1:instance_block_v1|control_unit:ctr_unit ;
+------------------+-------+--------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                               ;
+------------------+-------+--------------------------------------------------------------------+
; ram_address_size ; 16    ; Signed Integer                                                     ;
+------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC:instance_DAC ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; input_clk      ; 50000000 ; Signed Integer                    ;
; bus_clk        ; 400000   ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Untyped                                               ;
; WIDTHAD_A                          ; 16                   ; Untyped                                               ;
; NUMWORDS_A                         ; 65536                ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 12                   ; Untyped                                               ;
; WIDTHAD_B                          ; 16                   ; Untyped                                               ;
; NUMWORDS_B                         ; 65536                ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_6gn1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Untyped                                               ;
; WIDTHAD_A                          ; 16                   ; Untyped                                               ;
; NUMWORDS_A                         ; 65536                ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 12                   ; Untyped                                               ;
; WIDTHAD_B                          ; 16                   ; Untyped                                               ;
; NUMWORDS_B                         ; 65536                ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_6gn1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 12                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 12                                                               ;
;     -- NUMWORDS_B                         ; 65536                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; block_v1:instance_block_v1|ram_sync:acq_ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 12                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 12                                                               ;
;     -- NUMWORDS_B                         ; 65536                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "block_v1:instance_block_v1|counter:acq_cnt_write" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; high_value ; Input ; Info     ; Stuck at VCC                                 ;
+------------+-------+----------+----------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ADC2:instance_ADC2" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; measure_ch ; Input ; Info     ; Stuck at GND   ;
+------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 198                         ;
;     CLR               ; 52                          ;
;     CLR SCLR          ; 13                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 38                          ;
;     ENA SCLR          ; 87                          ;
;     plain             ; 6                           ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 350                         ;
;     arith             ; 114                         ;
;         1 data inputs ; 114                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 235                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 47                          ;
;         5 data inputs ; 26                          ;
;         6 data inputs ; 102                         ;
; boundary_port         ; 20                          ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun May 10 00:52:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DAC -c DAC
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-logic File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd Line: 33
    Info (12023): Found entity 1: control_unit File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file block_v1.vhd
    Info (12022): Found design unit 1: block_v1-struct File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd Line: 33
    Info (12023): Found entity 1: block_v1 File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-RTL File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/counter.vhd Line: 22
    Info (12023): Found entity 1: counter File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ram_sync.vhd
    Info (12022): Found design unit 1: ram_sync-RTL File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_sync.vhd Line: 20
    Info (12023): Found entity 1: ram_sync File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_async.vhd
    Info (12022): Found design unit 1: ram_async-RTL File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_async.vhd Line: 19
    Info (12023): Found entity 1: ram_async File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ram_async.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file DAC.vhd
    Info (12022): Found design unit 1: DAC-logic File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 48
    Info (12023): Found entity 1: DAC File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file DEONANOSon.vhd
    Info (12022): Found design unit 1: de0nanoson-structurelle File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 49
    Info (12023): Found entity 1: de0nanoson File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file pack_son.vhd
    Info (12022): Found design unit 1: son File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/pack_son.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ADC2.vhd
    Info (12022): Found design unit 1: ADC2-behavior File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ADC2.vhd Line: 27
    Info (12023): Found entity 1: ADC2 File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/ADC2.vhd Line: 12
Info (12127): Elaborating entity "de0nanoson" for the top level hierarchy
Info (12128): Elaborating entity "ADC2" for hierarchy "ADC2:instance_ADC2" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 114
Info (12128): Elaborating entity "block_v1" for hierarchy "block_v1:instance_block_v1" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 147
Info (12128): Elaborating entity "ram_sync" for hierarchy "block_v1:instance_block_v1|ram_sync:acq_ram" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd Line: 117
Info (12128): Elaborating entity "counter" for hierarchy "block_v1:instance_block_v1|counter:acq_cnt_read" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd Line: 118
Info (12128): Elaborating entity "control_unit" for hierarchy "block_v1:instance_block_v1|control_unit:ctr_unit" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/block_v1.vhd Line: 133
Info (12128): Elaborating entity "DAC" for hierarchy "DAC:instance_DAC" File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 155
Info (284007): State machine "|de0nanoson|block_v1:instance_block_v1|control_unit:ctr_unit|state" will be implemented as a safe state machine. File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/control_unit.vhd Line: 38
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "block_v1:instance_block_v1|ram_sync:out_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "block_v1:instance_block_v1|ram_sync:acq_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "block_v1:instance_block_v1|ram_sync:out_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6gn1.tdf
    Info (12023): Found entity 1: altsyncram_6gn1 File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/altsyncram_6gn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/db/mux_8hb.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "start_trait" is stuck at VCC File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 30
    Warning (13410): Pin "fin_trait" is stuck at VCC File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DEONANOSon.vhd Line: 31
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[0] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[1] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[2] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[3] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[4] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[5] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[6] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[7] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[10] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[9] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
    Critical Warning (18010): Register DAC:instance_DAC|data_tx[8] will power up to Low File: /home/doune/Documents/ENSSAT/vhdl/DAC_restored/DAC.vhd Line: 106
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 639 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 427 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1123 megabytes
    Info: Processing ended: Sun May 10 00:52:29 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:18


