Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 23 23:38:14 2024
| Host         : LAPTOP-VCKIONAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_mmc_timing_summary_routed.rpt -pb pwm_mmc_timing_summary_routed.pb -rpx pwm_mmc_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_mmc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -75.770    -3225.900                    448                 4115        0.016        0.000                      0                 4115        1.250        0.000                       0                  2346  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_i                                                                                       {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                        {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                        {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                            -75.770    -3225.900                    448                 2987        0.016        0.000                      0                 2987        1.250        0.000                       0                  1857  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          5.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.538        0.000                      0                  931        0.049        0.000                      0                  931       15.250        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                2.155        0.000                      0                   97        0.351        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.684        0.000                      0                  100        0.371        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          448  Failing Endpoints,  Worst Slack      -75.770ns,  Total Violation    -3225.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -75.770ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        80.118ns  (logic 52.088ns (65.014%)  route 28.030ns (34.986%))
  Logic Levels:           276  (CARRY4=250 LUT2=22 LUT3=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 3.729 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.069    76.627    pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.332    76.959 r  pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    76.959    pwm_inst/aux1[0]_i_42_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.509 r  pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.509    pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.623 r  pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.623    pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.737    pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.851    pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.965    pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.079    pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.193 r  pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.193    pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.307 r  pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.307    pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.600 r  pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.810    79.410    pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.595     3.729    pwm_inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.588     4.317    
                         clock uncertainty           -0.065     4.252    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611     3.641    pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                         -79.410    
  -------------------------------------------------------------------
                         slack                                -75.770    

Slack (VIOLATED) :        -75.768ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        80.118ns  (logic 52.088ns (65.014%)  route 28.030ns (34.986%))
  Logic Levels:           276  (CARRY4=250 LUT2=22 LUT3=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.069    76.627    pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.332    76.959 r  pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    76.959    pwm_inst/aux1[0]_i_42_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.509 r  pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.509    pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.623 r  pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.623    pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.737    pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.851    pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.965    pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.079    pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.193 r  pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.193    pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.307 r  pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.307    pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.600 r  pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.810    79.410    pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.597     3.731    pwm_inst/clk_i
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.588     4.319    
                         clock uncertainty           -0.065     4.254    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611     3.643    pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          3.643    
                         arrival time                         -79.410    
  -------------------------------------------------------------------
                         slack                                -75.768    

Slack (VIOLATED) :        -74.374ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/aux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        79.308ns  (logic 52.088ns (65.678%)  route 27.220ns (34.322%))
  Logic Levels:           276  (CARRY4=250 LUT2=22 LUT3=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 3.686 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.069    76.627    pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.332    76.959 r  pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    76.959    pwm_inst/aux1[0]_i_42_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.509 r  pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.509    pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.623 r  pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.623    pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.737    pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.851    pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.965    pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.079    pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.193 r  pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.193    pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.307 r  pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.307    pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    78.600 r  pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.000    78.600    pwm_inst/aux1_reg[0]_i_1_n_3
    SLICE_X3Y39          FDRE                                         r  pwm_inst/aux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.552     3.686    pwm_inst/clk_i
    SLICE_X3Y39          FDRE                                         r  pwm_inst/aux1_reg[0]/C
                         clock pessimism              0.588     4.274    
                         clock uncertainty           -0.065     4.209    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.017     4.226    pwm_inst/aux1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.226    
                         arrival time                         -78.600    
  -------------------------------------------------------------------
                         slack                                -74.374    

Slack (VIOLATED) :        -72.843ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        77.232ns  (logic 50.115ns (64.889%)  route 27.117ns (35.111%))
  Logic Levels:           266  (CARRY4=241 LUT2=22 LUT3=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 3.729 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.966    76.524    pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.595     3.729    pwm_inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.588     4.317    
                         clock uncertainty           -0.065     4.252    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.570     3.682    pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                         -76.524    
  -------------------------------------------------------------------
                         slack                                -72.843    

Slack (VIOLATED) :        -72.841ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        77.232ns  (logic 50.115ns (64.889%)  route 27.117ns (35.111%))
  Logic Levels:           266  (CARRY4=241 LUT2=22 LUT3=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.966    76.524    pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.597     3.731    pwm_inst/clk_i
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.588     4.319    
                         clock uncertainty           -0.065     4.254    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.570     3.684    pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          3.684    
                         arrival time                         -76.524    
  -------------------------------------------------------------------
                         slack                                -72.841    

Slack (VIOLATED) :        -71.283ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/aux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        76.266ns  (logic 50.115ns (65.711%)  route 26.151ns (34.289%))
  Logic Levels:           266  (CARRY4=241 LUT2=22 LUT3=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 3.686 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.989    73.698    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.329    74.027 r  pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.027    pwm_inst/aux1[1]_i_43_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.560 r  pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.560    pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.677 r  pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.677    pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.794 r  pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.794    pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.911 r  pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.911    pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.028 r  pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.028    pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.145 r  pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.145    pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.262 r  pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.262    pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.379 r  pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.379    pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.558 r  pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.000    75.558    pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X4Y39          FDRE                                         r  pwm_inst/aux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.552     3.686    pwm_inst/clk_i
    SLICE_X4Y39          FDRE                                         r  pwm_inst/aux1_reg[1]/C
                         clock pessimism              0.588     4.274    
                         clock uncertainty           -0.065     4.209    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.066     4.275    pwm_inst/aux1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.275    
                         arrival time                         -75.558    
  -------------------------------------------------------------------
                         slack                                -71.283    

Slack (VIOLATED) :        -70.176ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        74.569ns  (logic 48.255ns (64.712%)  route 26.314ns (35.288%))
  Logic Levels:           256  (CARRY4=232 LUT2=21 LUT3=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 3.729 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.152    73.861    pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.595     3.729    pwm_inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.588     4.317    
                         clock uncertainty           -0.065     4.252    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.567     3.685    pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          3.685    
                         arrival time                         -73.861    
  -------------------------------------------------------------------
                         slack                                -70.176    

Slack (VIOLATED) :        -70.174ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        74.569ns  (logic 48.255ns (64.712%)  route 26.314ns (35.288%))
  Logic Levels:           256  (CARRY4=232 LUT2=21 LUT3=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.152    73.861    pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.597     3.731    pwm_inst/clk_i
    DSP48_X0Y15          DSP48E1                                      r  pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.588     4.319    
                         clock uncertainty           -0.065     4.254    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.567     3.687    pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          3.687    
                         arrival time                         -73.861    
  -------------------------------------------------------------------
                         slack                                -70.174    

Slack (VIOLATED) :        -68.483ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/aux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        73.416ns  (logic 48.255ns (65.728%)  route 25.161ns (34.272%))
  Logic Levels:           256  (CARRY4=232 LUT2=21 LUT3=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 3.685 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.139    70.851    pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X5Y30          LUT2 (Prop_lut2_I1_O)        0.332    71.183 r  pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.183    pwm_inst/aux1[2]_i_43_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.733 r  pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.733    pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.847 r  pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.847    pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.961 r  pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.961    pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.075 r  pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.075    pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.189 r  pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.189    pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.303 r  pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.303    pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.417 r  pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.417    pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.531 r  pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.531    pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    72.709 r  pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.000    72.709    pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X5Y38          FDRE                                         r  pwm_inst/aux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.551     3.685    pwm_inst/clk_i
    SLICE_X5Y38          FDRE                                         r  pwm_inst/aux1_reg[2]/C
                         clock pessimism              0.588     4.273    
                         clock uncertainty           -0.065     4.208    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.017     4.225    pwm_inst/aux1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                         -72.709    
  -------------------------------------------------------------------
                         slack                                -68.483    

Slack (VIOLATED) :        -66.891ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_inst/n_ciclos_on2__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        71.281ns  (logic 46.397ns (65.090%)  route 24.884ns (34.910%))
  Logic Levels:           246  (CARRY4=223 LUT2=20 LUT3=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 3.729 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.685    -0.708    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X13Y0          FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.252 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=45, routed)          0.446     0.194    pwm_inst/freq_i[0]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.831 r  pwm_inst/aux1_reg[27]_i_57/CO[3]
                         net (fo=1, routed)           0.000     0.831    pwm_inst/aux1_reg[27]_i_57_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  pwm_inst/aux1_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000     0.948    pwm_inst/aux1_reg[27]_i_48_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.065 r  pwm_inst/aux1_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     1.065    pwm_inst/aux1_reg[27]_i_39_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.182 r  pwm_inst/aux1_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.182    pwm_inst/aux1_reg[27]_i_30_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.299 r  pwm_inst/aux1_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.299    pwm_inst/aux1_reg[27]_i_21_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  pwm_inst/aux1_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.416    pwm_inst/aux1_reg[27]_i_12_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  pwm_inst/aux1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    pwm_inst/aux1_reg[27]_i_3_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.650 r  pwm_inst/aux1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.650    pwm_inst/aux1_reg[27]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     1.931 r  pwm_inst/aux1_reg[27]_i_1/CO[0]
                         net (fo=38, routed)          1.044     2.975    pwm_inst/aux1_reg[27]_i_1_n_3
    SLICE_X9Y0           LUT2 (Prop_lut2_I1_O)        0.367     3.342 r  pwm_inst/aux1[26]_i_43/O
                         net (fo=1, routed)           0.000     3.342    pwm_inst/aux1[26]_i_43_n_0
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.892 r  pwm_inst/aux1_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.892    pwm_inst/aux1_reg[26]_i_35_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.006    pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  pwm_inst/aux1_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.120    pwm_inst/aux1_reg[26]_i_25_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.234 r  pwm_inst/aux1_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.234    pwm_inst/aux1_reg[26]_i_20_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.348 r  pwm_inst/aux1_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.348    pwm_inst/aux1_reg[26]_i_15_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.462 r  pwm_inst/aux1_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.462    pwm_inst/aux1_reg[26]_i_10_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.576 r  pwm_inst/aux1_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.576    pwm_inst/aux1_reg[26]_i_5_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.690 r  pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.690    pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.868 r  pwm_inst/aux1_reg[26]_i_1/CO[1]
                         net (fo=37, routed)          0.872     5.740    pwm_inst/aux1_reg[26]_i_1_n_2
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.329     6.069 r  pwm_inst/aux1[25]_i_42/O
                         net (fo=1, routed)           0.000     6.069    pwm_inst/aux1[25]_i_42_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.602 r  pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.602    pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.719 r  pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.719    pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.836 r  pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.836    pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.953    pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.070 r  pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.070    pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.187 r  pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.304 r  pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.304    pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     7.600 r  pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.932     8.532    pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X13Y2          LUT2 (Prop_lut2_I1_O)        0.332     8.864 r  pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     8.864    pwm_inst/aux1[24]_i_42_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.414 r  pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.414    pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.528 r  pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.528    pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.642 r  pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.642    pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.756 r  pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.756    pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.870 r  pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.870    pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.984 r  pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.984    pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.098 r  pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.098    pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.212 r  pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.212    pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.390 r  pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.949    11.339    pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.329    11.668 r  pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    11.668    pwm_inst/aux1[23]_i_42_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.201 r  pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.201    pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.318 r  pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.318    pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.435 r  pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.435    pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.552    pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.669    pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.786    pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.903 r  pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.903    pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.020 r  pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.020    pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.199 r  pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.914    14.113    pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X11Y8          LUT3 (Prop_lut3_I0_O)        0.332    14.445 r  pwm_inst/aux1[22]_i_38/O
                         net (fo=1, routed)           0.000    14.445    pwm_inst/aux1[22]_i_38_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.995 r  pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.995    pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.109    pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.223    pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.337 r  pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.337    pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.451 r  pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.451    pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.565 r  pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.565    pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.679 r  pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.679    pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.857 r  pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.874    16.731    pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.329    17.060 r  pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.060    pwm_inst/aux1[21]_i_42_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.593 r  pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.593    pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.710    pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.827    pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.944    pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.061    pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.178    pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.295    pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.412    pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.591 r  pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=38, routed)          1.040    19.631    pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y10          LUT2 (Prop_lut2_I1_O)        0.332    19.963 r  pwm_inst/aux1[20]_i_43/O
                         net (fo=1, routed)           0.000    19.963    pwm_inst/aux1[20]_i_43_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.513 r  pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.513    pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.627 r  pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.627    pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.741 r  pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.741    pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.855 r  pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.855    pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.969 r  pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.969    pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.083 r  pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.083    pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.197 r  pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.197    pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.311 r  pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.311    pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.489 r  pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=37, routed)          0.973    22.463    pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.329    22.792 r  pwm_inst/aux1[19]_i_42/O
                         net (fo=1, routed)           0.000    22.792    pwm_inst/aux1[19]_i_42_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.325 r  pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.325    pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.442 r  pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.442    pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.559 r  pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.559    pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.676 r  pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.676    pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.793 r  pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.793    pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.910 r  pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.910    pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.027 r  pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.027    pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.144 r  pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.144    pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.323 r  pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          1.133    25.455    pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X5Y11          LUT2 (Prop_lut2_I1_O)        0.332    25.787 r  pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    25.787    pwm_inst/aux1[18]_i_43_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.337 r  pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.451    pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=37, routed)          1.085    28.398    pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.329    28.727 r  pwm_inst/aux1[17]_i_42/O
                         net (fo=1, routed)           0.000    28.727    pwm_inst/aux1[17]_i_42_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.277 r  pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.277    pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.391 r  pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.391    pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.505 r  pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.505    pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.619 r  pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.619    pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.733 r  pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.733    pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.847 r  pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.847    pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.961 r  pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.961    pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.075 r  pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.075    pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.253 r  pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.935    31.188    pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.329    31.517 r  pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.517    pwm_inst/aux1[16]_i_42_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.050 r  pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.050    pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.167 r  pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.167    pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.284 r  pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.284    pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.401 r  pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.401    pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.518 r  pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.518    pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.635 r  pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.635    pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.752 r  pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.752    pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.869 r  pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.869    pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    33.048 r  pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.942    33.990    pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.332    34.322 r  pwm_inst/aux1[15]_i_40/O
                         net (fo=1, routed)           0.000    34.322    pwm_inst/aux1[15]_i_40_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.723 r  pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.723    pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.837 r  pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.837    pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.951 r  pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.951    pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.065 r  pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.065    pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.179 r  pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.179    pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.293    pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.407    pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.521    pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.699 r  pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          0.832    36.530    pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    37.330 r  pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.330    pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.447 r  pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.447    pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.564 r  pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.564    pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.681 r  pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.681    pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.798 r  pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.798    pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.009    38.041    pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.158 r  pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.158    pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.337 r  pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=39, routed)          1.083    39.421    pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.332    39.753 r  pwm_inst/aux1[13]_i_43/O
                         net (fo=1, routed)           0.000    39.753    pwm_inst/aux1[13]_i_43_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.303 r  pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.303    pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.417 r  pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.417    pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.531 r  pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.531    pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.645 r  pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.645    pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.759 r  pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.759    pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.873 r  pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.873    pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.987 r  pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.009    40.996    pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.110 r  pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.110    pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.288 r  pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.060    42.347    pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.329    42.676 r  pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.676    pwm_inst/aux1[12]_i_43_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.226 r  pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.226    pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.340    pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.454 r  pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.454    pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.568 r  pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.568    pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.682 r  pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.691    pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.805 r  pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.805    pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.919 r  pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.919    pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.033 r  pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.033    pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.211 r  pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.054    45.265    pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X10Y21         LUT2 (Prop_lut2_I1_O)        0.329    45.594 r  pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.594    pwm_inst/aux1[11]_i_43_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.127 r  pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.127    pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.244 r  pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.244    pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.361 r  pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.361    pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.478 r  pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.009    46.487    pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.604 r  pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.604    pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.721 r  pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.721    pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.838 r  pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.838    pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.955 r  pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.955    pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.134 r  pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          0.832    47.966    pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.332    48.298 r  pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.298    pwm_inst/aux1[10]_i_43_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.848 r  pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.848    pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.962 r  pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.962    pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.076 r  pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.076    pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.190 r  pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.190    pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.304 r  pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.304    pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.418 r  pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.418    pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.532 r  pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.532    pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.646 r  pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.646    pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    49.824 r  pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=38, routed)          0.898    50.723    pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.329    51.052 r  pwm_inst/aux1[9]_i_38/O
                         net (fo=1, routed)           0.000    51.052    pwm_inst/aux1[9]_i_38_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.602 r  pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.602    pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.716    pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.830 r  pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.830    pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.944 r  pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.944    pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.058 r  pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.058    pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.172 r  pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.172    pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.286    pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.464 r  pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=39, routed)          0.968    53.432    pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.329    53.761 r  pwm_inst/aux1[8]_i_43/O
                         net (fo=1, routed)           0.000    53.761    pwm_inst/aux1[8]_i_43_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.311 r  pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.311    pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.425    pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.539    pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.653    pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.767    pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.881 r  pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.881    pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.995 r  pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.995    pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.109 r  pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.109    pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.287 r  pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.173    56.460    pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.329    56.789 r  pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    56.789    pwm_inst/aux1[7]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.322 r  pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.322    pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.439 r  pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.439    pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.556 r  pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.556    pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.673 r  pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.673    pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.790 r  pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.790    pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.907 r  pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.907    pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.024 r  pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.024    pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.141 r  pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.141    pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    58.320 r  pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.087    59.407    pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.332    59.739 r  pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    59.739    pwm_inst/aux1[6]_i_43_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.272 r  pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.272    pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.389 r  pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.389    pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.506 r  pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.506    pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.623 r  pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.623    pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.740 r  pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.740    pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.857 r  pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.857    pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.974 r  pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.974    pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.091 r  pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.091    pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    61.270 r  pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.022    62.292    pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.332    62.624 r  pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    62.624    pwm_inst/aux1[5]_i_43_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.174 r  pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.174    pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.288 r  pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.288    pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.402 r  pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.402    pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.516 r  pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.516    pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.630 r  pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.630    pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.744 r  pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.744    pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.858 r  pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.858    pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.972 r  pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.972    pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.150 r  pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          0.891    65.042    pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X12Y29         LUT2 (Prop_lut2_I1_O)        0.329    65.371 r  pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    65.371    pwm_inst/aux1[4]_i_43_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.904 r  pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.904    pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.021 r  pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.021    pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.138 r  pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.138    pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.255 r  pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.255    pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.372 r  pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.372    pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.489 r  pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.489    pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.606 r  pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.606    pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.723 r  pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.723    pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    66.902 r  pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.947    67.848    pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.332    68.180 r  pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.180    pwm_inst/aux1[3]_i_43_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.713 r  pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.713    pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.830 r  pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.830    pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.947 r  pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.947    pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.064 r  pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.064    pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.181 r  pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.181    pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.298 r  pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.298    pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.415 r  pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.415    pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.532 r  pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.532    pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.711 r  pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          0.862    70.573    pwm_inst/aux1_reg[3]_i_1_n_2
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.595     3.729    pwm_inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.588     4.317    
                         clock uncertainty           -0.065     4.252    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.570     3.682    pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                         -70.573    
  -------------------------------------------------------------------
                         slack                                -66.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.785%)  route 0.203ns (49.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.560    -0.535    ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X16Y50         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/Q
                         net (fo=1, routed)           0.203    -0.168    ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[3]
    SLICE_X16Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.123 r  ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.123    ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]_i_1__0_n_0
    SLICE_X16Y49         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.834    -0.763    ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X16Y49         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121    -0.139    ila_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.563    -0.532    ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X11Y50         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.172    ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/xsdb_reg_reg[15][1]
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.127 r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    ila_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff_n_10
    SLICE_X11Y49         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.837    -0.760    ila_inst/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X11Y49         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092    -0.165    ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.562    -0.533    ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X7Y55          FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  ila_inst/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.120    -0.272    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.872    -0.725    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.250    -0.475    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.320    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.499%)  route 0.256ns (64.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.582    -0.513    ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/clk
    SLICE_X2Y50          FDSE                                         r  ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDSE (Prop_fdse_C_Q)         0.141    -0.372 r  ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]/Q
                         net (fo=3, routed)           0.256    -0.115    ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]
    SLICE_X2Y49          FDSE                                         r  ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.856    -0.741    ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/clk
    SLICE_X2Y49          FDSE                                         r  ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]/C
                         clock pessimism              0.503    -0.238    
    SLICE_X2Y49          FDSE (Hold_fdse_C_D)         0.070    -0.168    ila_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.917%)  route 0.258ns (58.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.568    -0.527    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X11Y43         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.386 f  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=26, routed)          0.258    -0.128    ila_inst/U0/ila_core_inst/u_ila_regs/s_dwe
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ff7_i_1/O
                         net (fo=1, routed)           0.000    -0.083    ila_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff7
    SLICE_X10Y50         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    ila_inst/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X10Y50         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg/C
                         clock pessimism              0.503    -0.262    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120    -0.142    ila_inst/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.466%)  route 0.169ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.562    -0.533    ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X7Y56          FDRE                                         r  ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/Q
                         net (fo=3, routed)           0.169    -0.222    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.873    -0.724    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.474    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.291    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.060%)  route 0.172ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.561    -0.534    ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X7Y57          FDRE                                         r  ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  ila_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.221    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.873    -0.724    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X0Y22         RAMB18E1                                     r  ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.474    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.291    ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.463%)  route 0.231ns (52.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.562    -0.533    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X20Y43         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]/Q
                         net (fo=1, routed)           0.231    -0.137    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[13]
    SLICE_X22Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.092 r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]
    SLICE_X22Y43         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.830    -0.767    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y43         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091    -0.178    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.108%)  route 0.247ns (65.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.566    -0.529    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X18Y47         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=19, routed)          0.247    -0.153    ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X18Y53         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.828    -0.769    ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X18Y53         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.503    -0.266    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.017    -0.249    ila_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.078%)  route 0.245ns (53.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.565    -0.530    ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X16Y44         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  ila_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]/Q
                         net (fo=17, routed)          0.245    -0.121    ila_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X19Y51         LUT6 (Prop_lut6_I2_O)        0.045    -0.076 r  ila_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    ila_inst/U0/ila_core_inst/u_ila_regs/reg_17_n_3
    SLICE_X19Y51         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.829    -0.768    ila_inst/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y51         FDRE                                         r  ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.092    -0.173    ila_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mmc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y22     ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y22     ila_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   mmc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y32      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y32      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y32      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y32      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y34      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y34      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y42      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X6Y43      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   mmc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  mmc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.460ns (19.607%)  route 5.986ns (80.393%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           2.010    10.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.081    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.497    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 25.538    

Slack (MET) :             25.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.460ns (20.133%)  route 5.792ns (79.867%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.815    10.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.029    36.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.445    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 25.681    

Slack (MET) :             25.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.460ns (20.128%)  route 5.794ns (79.872%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.817    10.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031    36.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.447    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 25.681    

Slack (MET) :             25.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.460ns (20.807%)  route 5.557ns (79.193%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.580    10.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.529    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031    36.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.447    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                 25.918    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.460ns (21.000%)  route 5.492ns (79.000%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.516    10.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    10.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.434    36.512    
                         clock uncertainty           -0.035    36.477    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.029    36.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.506    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.460ns (21.003%)  route 5.491ns (78.997%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 36.078 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.515    10.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.124    10.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.497    36.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.434    36.512    
                         clock uncertainty           -0.035    36.477    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 26.044    

Slack (MET) :             26.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.460ns (21.318%)  route 5.389ns (78.682%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.412    10.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.032    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                 26.087    

Slack (MET) :             26.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.460ns (21.838%)  route 5.226ns (78.162%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 36.075 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.249    10.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.124    10.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.494    36.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.376    36.451    
                         clock uncertainty           -0.035    36.416    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.077    36.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 26.295    

Slack (MET) :             26.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.138ns (17.269%)  route 5.452ns (82.731%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 36.132 - 33.000 ) 
    Source Clock Delay      (SCD):    3.522ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.680     3.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X8Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.518     4.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.870     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     5.034 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.994     6.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[2]
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.124     6.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.079     7.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.124     7.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          1.096     8.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.669     9.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.743    10.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X4Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.551    36.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X4Y44          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.376    36.508    
                         clock uncertainty           -0.035    36.473    
    SLICE_X4Y44          FDPE (Setup_fdpe_C_D)       -0.028    36.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.445    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                 26.333    

Slack (MET) :             26.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.460ns (22.160%)  route 5.128ns (77.840%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 36.077 - 33.000 ) 
    Source Clock Delay      (SCD):    3.512ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.670     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y18          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.419     3.931 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.777     6.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.296     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           1.199     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     8.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.824 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.152     9.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.124    10.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.496    36.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y19          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.410    36.487    
                         clock uncertainty           -0.035    36.452    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.029    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                 26.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X17Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X16Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.364     1.288    
    SLICE_X16Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X17Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X16Y39         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y39         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.364     1.288    
    SLICE_X16Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X17Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.128     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X16Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.829     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.364     1.288    
    SLICE_X16Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.079%)  route 0.130ns (47.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X19Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.130     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X20Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.342     1.309    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X19Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.127     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X20Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X20Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.342     1.309    
    SLICE_X20Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.575     1.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.841     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X4Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.362     1.302    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.585     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X5Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X5Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.853     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X5Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.377     1.299    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.075     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.584     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X1Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X1Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.852     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X1Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.377     1.298    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X19Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X19Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.830     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X19Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.377     1.276    
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X19Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X19Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.830     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X19Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.377     1.276    
    SLICE_X19Y42         FDPE (Hold_fdpe_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y33    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y41    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y40    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y39   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.456ns (19.292%)  route 1.908ns (80.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 3.685 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.677    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.908     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X2Y38          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.551     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y38          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.588     4.273    
                         clock uncertainty           -0.065     4.208    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.405     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.507%)  route 1.534ns (66.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.731    -0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X4Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.478    -0.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.295     0.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.680     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X4Y47          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.555     3.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.625     4.314    
                         clock uncertainty           -0.065     4.249    
    SLICE_X4Y47          FDPE (Recov_fdpe_C_PRE)     -0.361     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.773ns (33.507%)  route 1.534ns (66.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.731    -0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X4Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.478    -0.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.295     0.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.680     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X4Y47          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.555     3.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.625     4.314    
                         clock uncertainty           -0.065     4.249    
    SLICE_X4Y47          FDPE (Recov_fdpe_C_PRE)     -0.361     3.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.773ns (33.609%)  route 1.527ns (66.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.731    -0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X4Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.478    -0.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.295     0.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.673     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X3Y47          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.555     3.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.625     4.314    
                         clock uncertainty           -0.065     4.249    
    SLICE_X3Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     3.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.626%)  route 1.755ns (79.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 3.643 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.677    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.755     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X11Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.509     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X11Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.588     4.231    
                         clock uncertainty           -0.065     4.166    
    SLICE_X11Y41         FDCE (Recov_fdce_C_CLR)     -0.405     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.761    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.626%)  route 1.755ns (79.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 3.643 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.677    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.755     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X11Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.509     3.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X11Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.588     4.231    
                         clock uncertainty           -0.065     4.166    
    SLICE_X11Y41         FDCE (Recov_fdce_C_CLR)     -0.405     3.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.761    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.718ns (32.728%)  route 1.476ns (67.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.678    -0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X15Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.299     0.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.627     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X16Y42         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.502     3.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.588     4.224    
                         clock uncertainty           -0.065     4.159    
    SLICE_X16Y42         FDPE (Recov_fdpe_C_PRE)     -0.361     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.718ns (32.728%)  route 1.476ns (67.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.678    -0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X15Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.299     0.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.627     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X16Y42         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.502     3.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.588     4.224    
                         clock uncertainty           -0.065     4.159    
    SLICE_X16Y42         FDPE (Recov_fdpe_C_PRE)     -0.361     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.718ns (32.728%)  route 1.476ns (67.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 3.636 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.678    -0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X15Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419    -0.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.299     0.852 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.627     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X16Y42         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.502     3.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.588     4.224    
                         clock uncertainty           -0.065     4.159    
    SLICE_X16Y42         FDPE (Recov_fdpe_C_PRE)     -0.361     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.456ns (21.251%)  route 1.690ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 3.642 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.677    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.690     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y41          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     6.387 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.549    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.444 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.043    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.134 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.508     3.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.623     4.265    
                         clock uncertainty           -0.065     4.200    
    SLICE_X7Y41          FDCE (Recov_fdce_C_CLR)     -0.405     3.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  2.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X16Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X16Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X16Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X16Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X16Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X16Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X16Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X16Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X16Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.650%)  route 0.136ns (45.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.564    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y42         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X17Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    mmc_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  mmc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    mmc_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  mmc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    mmc_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  mmc_inst/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.832    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X17Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X17Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.890ns (17.980%)  route 4.060ns (82.020%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     8.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X4Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.890ns (17.980%)  route 4.060ns (82.020%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     8.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X4Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.890ns (17.980%)  route 4.060ns (82.020%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     8.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X4Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.890ns (17.980%)  route 4.060ns (82.020%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     8.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X4Y29          FDCE (Recov_fdce_C_CLR)     -0.319    36.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.143    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    

Slack (MET) :             27.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.890ns (18.421%)  route 3.941ns (81.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.667     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y21          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     4.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.094     5.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     5.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.449     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.883     7.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.516     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X2Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.540    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X2Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.376    36.497    
                         clock uncertainty           -0.035    36.462    
    SLICE_X2Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 27.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.178     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X20Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.363     1.288    
    SLICE_X20Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.432%)  route 0.208ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.559     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X14Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.208     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X16Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.827     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X16Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.342     1.308    
    SLICE_X16Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.571%)  route 0.175ns (55.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.585     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y45          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X5Y45          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.853     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X5Y45          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.361     1.315    
    SLICE_X5Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.392    





