{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528314726717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528314726717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:52:06 2018 " "Processing started: Wed Jun  6 16:52:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528314726717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314726717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314726718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314726768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314727325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314727325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314727440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314727440 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314729734 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314729734 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline1/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314729799 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314729800 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314729810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314730390 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.306 " "Worst-case setup slack is -2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306           -2269.968 clk  " "   -2.306           -2269.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.095 " "Worst-case minimum pulse width slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 clk  " "    0.095               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314730426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.306 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730482 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.306 (VIOLATED) " "Path #1: Setup slack is -2.306 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_11 " "From Node    : main:main_inst\|loop_1_valid_bit_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.208      2.208  R                    clock network delay " "     2.208      2.208  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.208      0.000     uTco              main:main_inst\|loop_1_valid_bit_11 " "     2.208      0.000     uTco              main:main_inst\|loop_1_valid_bit_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.208      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_11\|q " "     2.208      0.000 FF  CELL  High Speed  main_inst\|loop_1_valid_bit_11\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      0.286 FF    IC  High Speed  main_inst\|always198~9\|dataf " "     2.494      0.286 FF    IC  High Speed  main_inst\|always198~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.533      0.039 FF  CELL  High Speed  main_inst\|always198~9\|combout " "     2.533      0.039 FF  CELL  High Speed  main_inst\|always198~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.128      0.595 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|dataf " "     3.128      0.595 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.040 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|combout " "     3.168      0.040 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.523      0.355 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|dataa " "     3.523      0.355 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.752      0.229 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout " "     3.752      0.229 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.099 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac " "     3.851      0.099 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      0.142 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout " "     3.993      0.142 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.412      0.419 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac " "     4.412      0.419 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.539      0.127 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout " "     4.539      0.127 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.735 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa " "     5.274      0.735 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.508      0.234 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout " "     5.508      0.234 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.638      1.130 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\] " "     6.638      1.130 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.769      0.131 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     6.769      0.131 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.416      2.416  R                    clock network delay " "     4.416      2.416  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.493      0.077                       clock pessimism removed " "     4.493      0.077                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463     -0.030                       clock uncertainty " "     4.463     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     4.463      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.769 " "Data Arrival Time  :     6.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.463 " "Data Required Time :     4.463" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.306 (VIOLATED) " "Slack              :    -2.306 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730483 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.147  " "Path #1: Hold slack is 0.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_i_stage1\[3\] " "From Node    : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|loop_1_i_stage1\[3\] " "To Node      : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      2.198  R                    clock network delay " "     2.198      2.198  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\] " "     2.198      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q " "     2.198      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329      0.131 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab " "     2.329      0.131 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      0.176 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout " "     2.505      0.176 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.505      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d " "     2.505      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.595      0.090 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\] " "     2.595      0.090 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.397      2.397  R                    clock network delay " "     2.397      2.397  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.292     -0.105                       clock pessimism removed " "     2.292     -0.105                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.448      0.156      uTh              main:main_inst\|loop_1_i_stage1\[3\] " "     2.448      0.156      uTh              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.595 " "Data Arrival Time  :     2.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.448 " "Data Required Time :     2.448" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.147  " "Slack              :     0.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314730511 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730511 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314730513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314730581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314732647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.086 " "Worst-case setup slack is -2.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086           -1892.936 clk  " "   -2.086           -1892.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.224 " "Worst-case minimum pulse width slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk  " "    0.224               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314732687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.086 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.086" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732752 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.086 (VIOLATED) " "Path #1: Setup slack is -2.086 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_11 " "From Node    : main:main_inst\|loop_1_valid_bit_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      2.282  R                    clock network delay " "     2.282      2.282  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.000     uTco              main:main_inst\|loop_1_valid_bit_11 " "     2.282      0.000     uTco              main:main_inst\|loop_1_valid_bit_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_11\|q " "     2.282      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_11\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.579      0.297 RR    IC  High Speed  main_inst\|always198~9\|dataf " "     2.579      0.297 RR    IC  High Speed  main_inst\|always198~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.626      0.047 RR  CELL  High Speed  main_inst\|always198~9\|combout " "     2.626      0.047 RR  CELL  High Speed  main_inst\|always198~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      0.506 RR    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|dataf " "     3.132      0.506 RR    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180      0.048 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|combout " "     3.180      0.048 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.501      0.321 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|dataa " "     3.501      0.321 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.249 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout " "     3.750      0.249 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac " "     3.840      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.988      0.148 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout " "     3.988      0.148 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.379      0.391 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac " "     4.379      0.391 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      0.132 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout " "     4.511      0.132 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.201      0.690 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa " "     5.201      0.690 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.453      0.252 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout " "     5.453      0.252 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.471      1.018 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\] " "     6.471      1.018 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.137 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     6.608      0.137 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.490      2.490  R                    clock network delay " "     4.490      2.490  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.062                       clock pessimism removed " "     4.552      0.062                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.522     -0.030                       clock uncertainty " "     4.522     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.522      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     4.522      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.608 " "Data Arrival Time  :     6.608" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.522 " "Data Required Time :     4.522" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.086 (VIOLATED) " "Slack              :    -2.086 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732753 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.147  " "Path #1: Hold slack is 0.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_i_stage1\[1\] " "From Node    : main:main_inst\|loop_1_i_stage1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|loop_1_i_stage1\[1\] " "To Node      : main:main_inst\|loop_1_i_stage1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      2.265  R                    clock network delay " "     2.265      2.265  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.000     uTco              main:main_inst\|loop_1_i_stage1\[1\] " "     2.265      0.000     uTco              main:main_inst\|loop_1_i_stage1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.265      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[1\]\|q " "     2.265      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.474      0.209 FF    IC  High Speed  main_inst\|loop_1_i_stage1~124\|datad " "     2.474      0.209 FF    IC  High Speed  main_inst\|loop_1_i_stage1~124\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.566      0.092 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~124\|combout " "     2.566      0.092 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~124\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.566      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[1\]\|d " "     2.566      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      0.096 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[1\] " "     2.662      0.096 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.467      2.467  R                    clock network delay " "     2.467      2.467  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.360     -0.107                       clock pessimism removed " "     2.360     -0.107                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      0.155      uTh              main:main_inst\|loop_1_i_stage1\[1\] " "     2.515      0.155      uTh              main:main_inst\|loop_1_i_stage1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.662 " "Data Arrival Time  :     2.662" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.515 " "Data Required Time :     2.515" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.147  " "Slack              :     0.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314732785 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732785 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314732786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314732954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314734629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314734942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314734981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314734981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.889 " "Worst-case setup slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314734982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314734982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889            -321.217 clk  " "   -0.889            -321.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314734982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314734982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 clk  " "    0.067               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.076 " "Worst-case minimum pulse width slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076             -16.625 clk  " "   -0.076             -16.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.889 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735088 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.889 (VIOLATED) " "Path #1: Setup slack is -0.889 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.0100 " "From Node    : main:main_inst\|loop_1_ii_state.0100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      1.353  R                    clock network delay " "     1.353      1.353  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.000     uTco              main:main_inst\|loop_1_ii_state.0100 " "     1.353      0.000     uTco              main:main_inst\|loop_1_ii_state.0100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.0100\|q " "     1.353      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.0100\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.602      0.249 RR    IC  High Speed  main_inst\|always203~0\|datac " "     1.602      0.249 RR    IC  High Speed  main_inst\|always203~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.077 RF  CELL  High Speed  main_inst\|always203~0\|combout " "     1.679      0.077 RF  CELL  High Speed  main_inst\|always203~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.233 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|dataf " "     1.912      0.233 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.937      0.025 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|combout " "     1.937      0.025 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.361 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|datac " "     2.298      0.361 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout " "     2.372      0.074 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.445      0.073 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac " "     2.445      0.073 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.531      0.086 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout " "     2.531      0.086 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826      0.295 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac " "     2.826      0.295 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.901      0.075 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout " "     2.901      0.075 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.509 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa " "     3.410      0.509 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      0.132 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout " "     3.542      0.132 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.327      0.785 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\] " "     4.327      0.785 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.403      0.076 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     4.403      0.076 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      1.495  R                    clock network delay " "     3.495      1.495  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      0.049                       clock pessimism removed " "     3.544      0.049                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514     -0.030                       clock uncertainty " "     3.514     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     3.514      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.403 " "Data Arrival Time  :     4.403" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.514 " "Data Required Time :     3.514" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.889 (VIOLATED) " "Slack              :    -0.889 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735089 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735089 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.067 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.067  " "Path #1: Hold slack is 0.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_i_stage1\[3\] " "From Node    : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|loop_1_i_stage1\[3\] " "To Node      : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.347      1.347  R                    clock network delay " "     1.347      1.347  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.347      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\] " "     1.347      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.347      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q " "     1.347      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.430      0.083 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab " "     1.430      0.083 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.101 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout " "     1.531      0.101 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.531      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d " "     1.531      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.583      0.052 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\] " "     1.583      0.052 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      1.512  R                    clock network delay " "     1.512      1.512  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.435     -0.077                       clock pessimism removed " "     1.435     -0.077                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.516      0.081      uTh              main:main_inst\|loop_1_i_stage1\[3\] " "     1.516      0.081      uTh              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.583 " "Data Arrival Time  :     1.583" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.516 " "Data Required Time :     1.516" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.067  " "Slack              :     0.067 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735122 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735122 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314735124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314735499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.715 " "Worst-case setup slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715            -178.723 clk  " "   -0.715            -178.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 clk  " "    0.067               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -19.561 clk  " "   -0.081             -19.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314735541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.715 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.715" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.715 (VIOLATED) " "Path #1: Setup slack is -0.715 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.0100 " "From Node    : main:main_inst\|loop_1_ii_state.0100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.288      1.288  R                    clock network delay " "     1.288      1.288  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.288      0.000     uTco              main:main_inst\|loop_1_ii_state.0100 " "     1.288      0.000     uTco              main:main_inst\|loop_1_ii_state.0100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.288      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.0100\|q " "     1.288      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.0100\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.223 RR    IC  High Speed  main_inst\|always203~0\|datac " "     1.511      0.223 RR    IC  High Speed  main_inst\|always203~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.587      0.076 RF  CELL  High Speed  main_inst\|always203~0\|combout " "     1.587      0.076 RF  CELL  High Speed  main_inst\|always203~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      0.217 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|dataf " "     1.804      0.217 FF    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      0.024 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|combout " "     1.828      0.024 FF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.165      0.337 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|datac " "     2.165      0.337 FF    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      0.070 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout " "     2.235      0.070 FR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.063 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac " "     2.298      0.063 RR    IC  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.383      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout " "     2.383      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[30\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.262 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac " "     2.645      0.262 RR    IC  High Speed  memory_controller_inst\|Equal13~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.719      0.074 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout " "     2.719      0.074 RF  CELL  High Speed  memory_controller_inst\|Equal13~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      0.489 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa " "     3.208      0.489 FF    IC  High Speed  memory_controller_inst\|bb_address_b\[0\]\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.131 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout " "     3.339      0.131 FF  CELL  High Speed  memory_controller_inst\|bb_address_b\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.732 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\] " "     4.071      0.732 FF    IC  High Speed  memory_controller_inst\|bb\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.075 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     4.146      0.075 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424      1.424  R                    clock network delay " "     3.424      1.424  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.461      0.037                       clock pessimism removed " "     3.461      0.037                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431     -0.030                       clock uncertainty " "     3.431     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0 " "     3.431      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:bb\|altsyncram:ram_rtl_0\|altsyncram_eu22:auto_generated\|ram_block1a20~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.146 " "Data Arrival Time  :     4.146" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.431 " "Data Required Time :     3.431" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.715 (VIOLATED) " "Slack              :    -0.715 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735614 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.067 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.067  " "Path #1: Hold slack is 0.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_i_stage1\[3\] " "From Node    : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|loop_1_i_stage1\[3\] " "To Node      : main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      1.279  R                    clock network delay " "     1.279      1.279  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\] " "     1.279      0.000     uTco              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.279      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q " "     1.279      0.000 FF  CELL  High Speed  main_inst\|loop_1_i_stage1\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.360      0.081 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab " "     1.360      0.081 FF    IC  High Speed  main_inst\|loop_1_i_stage1~116\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.462      0.102 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout " "     1.462      0.102 FF  CELL  High Speed  main_inst\|loop_1_i_stage1~116\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.462      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d " "     1.462      0.000 FF    IC  High Speed  main_inst\|loop_1_i_stage1\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.053 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\] " "     1.515      0.053 FF  CELL  High Speed  main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.446      1.446  R                    clock network delay " "     1.446      1.446  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367     -0.079                       clock pessimism removed " "     1.367     -0.079                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.448      0.081      uTh              main:main_inst\|loop_1_i_stage1\[3\] " "     1.448      0.081      uTh              main:main_inst\|loop_1_i_stage1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.515 " "Data Arrival Time  :     1.515" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.448 " "Data Required Time :     1.448" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.067  " "Slack              :     0.067 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314735646 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314735646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314736700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314736700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1629 " "Peak virtual memory: 1629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528314736769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:52:16 2018 " "Processing ended: Wed Jun  6 16:52:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528314736769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528314736769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528314736769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314736769 ""}
