INFO-FLOW: Workspace /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1 opened at Fri Feb 20 14:04:35 -03 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.2 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a50t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a50t-csg324-1 
Execute       create_platform xc7a50t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a50t-csg324-1'
Command       create_platform done; 1.11 sec.
Execute       source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.37 sec.
Execute       ap_part_info -name xc7a50t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.5 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xc7a50t-csg324-1 -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 17.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.67 seconds. CPU system time: 1.2 seconds. Elapsed time: 17.53 seconds; current allocated memory: 0.375 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 195.383 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a50t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_150.000000_DSP_120.000000_FF_65200.000000_LUT_32600.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a50tcsg324-1 > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_150.000000_DSP_120.000000_FF_65200.000000_LUT_32600.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a50tcsg324-1 > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5566] unexpected pragma argument 'softmax', expects function/operation (firmware/nnet_utils/nnet_activation.h:402:36)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           ap_source done; 0.19 sec.
Command         clang_tidy done; 4.55 sec.
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7a50t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_150.000000_DSP_120.000000_FF_65200.000000_LUT_32600.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a50tcsg324-1 > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.75 seconds. CPU system time: 1.56 seconds. Elapsed time: 19.64 seconds; current allocated memory: 202.363 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.56 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 3.61 sec.
Execute         run_link_or_opt -opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_150.000000_DSP_120.000000_FF_65200.000000_LUT_32600.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a50tcsg324-1 2> /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,719 Compile/Link /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,719 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,960 Unroll/Inline (step 1) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,960 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,735 Unroll/Inline (step 2) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,838 Unroll/Inline (step 3) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,838 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,515 Unroll/Inline (step 4) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,515 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,495 Array/Struct (step 1) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,495 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,495 Array/Struct (step 2) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,495 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,495 Array/Struct (step 3) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,495 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,511 Array/Struct (step 4) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,511 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,487 Array/Struct (step 5) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,487 Performance (step 1) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,487 Performance (step 2) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,487 Performance (step 3) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,487 Performance (step 4) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,487 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,496 HW Transforms (step 1) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,496 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,505 HW Transforms (step 2) /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,505 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:5)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(config4::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(config6::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:41:11)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:44:11)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:47:11)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_layer': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.39 seconds. CPU system time: 1.02 seconds. Elapsed time: 13.12 seconds; current allocated memory: 203.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.840 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 205.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 207.672 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...48 expression(s) balanced.
Command           transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 232.086 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 294.934 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.62 sec.
Command       elaborate done; 34.4 sec.
Execute       ap_eval exec zip -j /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.
Command         ap_set_top_model done; 0.56 sec.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Command         preproc_iomode done; 0.11 sec.
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Command         cdfg_preprocess done; 0.11 sec.
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 297.703 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 297.703 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 297.703 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.898 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 299.242 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 299.242 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.242 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 299.242 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 300.312 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 300.312 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 300.312 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 300.398 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 302.219 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 302.219 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 29, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 303.188 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 303.188 MB.
Execute         syn_report -verbosereport -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 304.926 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 309.277 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 310.820 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 312.805 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 314.125 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 315.953 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 318.309 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.adb 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_layer' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.57 seconds; current allocated memory: 323.234 MB.
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -rtlxml -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -verbosereport -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         db_write -model myproject -f -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7a50t-csg324-1 
Execute             ap_family_info -name xc7a50t-csg324-1 -data names 
Execute             ap_part_info -quiet -name xc7a50t-csg324-1 -data family 
Execute         syn_report -wcfg -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config5>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>} {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_10s_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_10s_26_2_1
INFO-FLOW: Found component myproject_mul_16s_11s_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_2_1
INFO-FLOW: Found component myproject_mul_16s_10s_25_2_1.
INFO-FLOW: Append model myproject_mul_16s_10s_25_2_1
INFO-FLOW: Found component myproject_mul_16s_12s_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_12s_26_2_1
INFO-FLOW: Found component myproject_mul_16s_9s_25_2_1.
INFO-FLOW: Append model myproject_mul_16s_9s_25_2_1
INFO-FLOW: Found component myproject_mul_16s_8s_24_2_1.
INFO-FLOW: Append model myproject_mul_16s_8s_24_2_1
INFO-FLOW: Found component myproject_mul_16s_10ns_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_2_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11ns_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_2_1
INFO-FLOW: Found component myproject_mul_16s_12ns_26_2_1.
INFO-FLOW: Append model myproject_mul_16s_12ns_26_2_1
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_10s_26_2_1 myproject_mul_16s_11s_26_2_1 myproject_mul_16s_10s_25_2_1 myproject_mul_16s_12s_26_2_1 myproject_mul_16s_9s_25_2_1 myproject_mul_16s_8s_24_2_1 myproject_mul_16s_10ns_26_2_1 myproject_mul_16s_11ns_26_2_1 myproject_mul_16s_12ns_26_2_1 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s myproject
INFO-FLOW: Generating /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_10s_25_2_1
INFO-FLOW: To file: write model myproject_mul_16s_12s_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_2_1
INFO-FLOW: To file: write model myproject_mul_16s_8s_24_2_1
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_12ns_26_2_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_16s_10s_26_2_1
myproject_mul_16s_11s_26_2_1
myproject_mul_16s_10s_25_2_1
myproject_mul_16s_12s_26_2_1
myproject_mul_16s_9s_25_2_1
myproject_mul_16s_8s_24_2_1
myproject_mul_16s_10ns_26_2_1
myproject_mul_16s_11ns_26_2_1
myproject_mul_16s_12ns_26_2_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
myproject
' expOnly='0'
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 326.621 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_10s_26_2_1
myproject_mul_16s_11s_26_2_1
myproject_mul_16s_10s_25_2_1
myproject_mul_16s_12s_26_2_1
myproject_mul_16s_9s_25_2_1
myproject_mul_16s_8s_24_2_1
myproject_mul_16s_10ns_26_2_1
myproject_mul_16s_11ns_26_2_1
myproject_mul_16s_12ns_26_2_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116 call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132 call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149 call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_116 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_122 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_132 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_142 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_149 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_156 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_166 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_2_1_U8 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U11 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U4 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_2_1_U8 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U11 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U4 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_2_1_U5 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U1 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U9 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U6 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_7_fu_1802_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_2_1_U10 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U7 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U12 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_2_1_U3 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_2_1_U8 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U11 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U4 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_2_1_U5 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U1 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U9 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U6 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_2_1_U10 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U7 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U12 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_2_1_U3 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_2_1_U5 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U1 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U11 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U6 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U4 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U9 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U12 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_2_1_U5 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U1 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U9 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_2_1_U3 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U6 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_2_1_U10 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U7 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U12 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1757_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_25_2_1_U3 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_2136_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_78_fu_2216_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_2142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_86_fu_2222_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_93_fu_2147_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_2228_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_2152_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_102_fu_2234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_105_fu_2012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_106_fu_2022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_109_fu_2158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_2240_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_112_fu_2324_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_1854_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_114_fu_1864_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_115_fu_2337_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_117_fu_2164_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_2246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_121_fu_2028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_122_fu_2038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U31 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U29 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_26_2_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U28 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U31 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_452_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U28 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U31 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_5_fu_561_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_26_2_1_U30 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U27 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_656_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U28 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_26_2_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U27 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_741_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_684_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_758_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_75_fu_763_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U44 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U47 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U46 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U45 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U44 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U47 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U46 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U45 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U43 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U44 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U47 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U46 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U43 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_3_fu_454_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U45 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U43 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U46 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_50_fu_518_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_53_fu_524_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U61 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U68 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U64 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U62 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U59 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U57 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U66 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U60 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U64 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U67 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U60 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U61 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U57 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U64 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U67 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U60 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U61 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U57 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U65 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U62 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U66 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U58 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U63 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U68 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U59 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U64 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U67 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U65 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U60 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U61 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U57 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U65 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U62 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U66 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U58 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1774_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U63 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U68 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U59 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U58 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U62 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U66 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U58 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_2_1_U67 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_1_fu_1830_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_2_1_U63 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_26_2_1_U68 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_2_1_U59 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_1855_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_1860_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_1865_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_1871_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_1877_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_1882_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_1888_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_1894_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_1899_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_30_fu_1905_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_1910_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_1916_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_39_fu_1921_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_1927_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_2048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s {AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s {AREA {DSP 0 BRAM 0 URAM 0}} myproject {AREA {DSP 34 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 334.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 228.68 MHz
Command       autosyn done; 11.63 sec.
Command     csynth_design done; 46.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.27 seconds. CPU system time: 3.14 seconds. Elapsed time: 46.32 seconds; current allocated memory: 139.727 MB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7a50t-csg324-1 -data info 
INFO-FLOW: TB processing: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_test.cpp /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 4.79 sec.
Execute       ap_part_info -name xc7a50t-csg324-1 -data info 
INFO-FLOW: TB processing: /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/firmware/myproject.cpp /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 4.29 sec.
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.24 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Command     cosim_design done; 38.11 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 27.66 seconds. CPU system time: 2.86 seconds. Elapsed time: 38.11 seconds; current allocated memory: 11.145 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 36.53 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1 opened at Fri Feb 20 14:15:00 -03 2026
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       set_part xc7a50t-csg324-1 
Execute         create_platform xc7a50t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a50t-csg324-1'
Command         create_platform done; 0.59 sec.
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xc7a50t-csg324-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.75 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.97 sec.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to myproject
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=17 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='myproject_mul_16s_10s_26_2_1
myproject_mul_16s_11s_26_2_1
myproject_mul_16s_10s_25_2_1
myproject_mul_16s_12s_26_2_1
myproject_mul_16s_9s_25_2_1
myproject_mul_16s_8s_24_2_1
myproject_mul_16s_10ns_26_2_1
myproject_mul_16s_11ns_26_2_1
myproject_mul_16s_12ns_26_2_1
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s
myproject
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to myproject
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7a50t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a50t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /tools/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /media/engenheiro/Arquivos_Linux/Arquivos/Projects/Categorizados/Engenharia/FPGA/GitHub-Projects/LHC-autoencoder-example/projeto_fpga_hls/myproject_prj/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s myproject_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
Command     export_design done; 26.81 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.82 seconds. CPU system time: 0.83 seconds. Elapsed time: 26.81 seconds; current allocated memory: 8.508 MB.
Execute     cleanup_all 
