{"vcs1":{"timestamp_begin":1675705620.172226859, "rt":0.26, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1675705620.460712988, "rt":0.25, "ut":0.16, "st":0.04}}
{"link":{"timestamp_begin":1675705620.734383810, "rt":0.24, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675705619.975765034}
{"VCS_COMP_START_TIME": 1675705619.975765034}
{"VCS_COMP_END_TIME": 1675705621.007884992}
{"VCS_USER_OPTIONS": "-sverilog -nc hw2prob2.sv"}
{"vcs1": {"peak_mem": 336152}}
{"stitch_vcselab": {"peak_mem": 222560}}
