
module clk_div2 (
  input  logic clk,
  input  logic rst_n,
  output logic clk_div2
);

  always_ff@(posedge clk) begin
if(!rst_n) begin
clk_div2<=0;
end else begin
clk_div2<=~clk_div2;
end
  end
endmodule