// Seed: 1446935687
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output wor id_4,
    output wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output uwire id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    output uwire id_13,
    output wor id_14,
    output uwire id_15,
    input wand id_16,
    output supply1 id_17,
    input tri id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    input tri0 id_22,
    input supply1 id_23,
    input tri id_24,
    output wor id_25,
    input supply0 id_26,
    input supply0 id_27,
    output supply0 id_28
);
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    output tri id_7,
    input tri0 id_8
    , id_17,
    input tri id_9,
    input supply1 id_10,
    input logic id_11,
    output tri id_12,
    output uwire id_13
    , id_18,
    input wire id_14,
    output wire id_15
);
  initial {{1{1}}, id_11} <= #1 "";
  always begin : LABEL_0
    #1 id_3 = (1);
  end
  module_0 modCall_1 (
      id_4,
      id_15,
      id_6,
      id_2,
      id_13,
      id_13,
      id_4,
      id_7,
      id_3,
      id_13,
      id_12,
      id_4,
      id_14,
      id_12,
      id_7,
      id_12,
      id_1,
      id_7,
      id_8,
      id_4,
      id_6,
      id_8,
      id_0,
      id_4,
      id_2,
      id_7,
      id_5,
      id_10,
      id_3
  );
endmodule
