
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : ram0

# Written on Mon May  2 22:04:35 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock                                               Clock                   Clock
Level     Clock                                Frequency     Period        Type                                                Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred                                            Inferred_clkgroup_0     23   
1 .         div00|oscOut_derived_clock         2.1 MHz       480.769       derived (from oscint00|osc_int0_inferred_clock)     Inferred_clkgroup_0     45   
============================================================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                          Clock Pin                  Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                             Seq Example                Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     23        RA00.C00.OSCInst0.OSC(OSCH)     RA00.C01.oscOut.C          -                 -            
div00|oscOut_derived_clock           45        RA00.C01.oscOut.Q[0](dffe)      RA04.outcontRrd[5:0].C     -                 -            
=========================================================================================================================================
