// Seed: 3395351896
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always id_3 = id_3[1'd0==1];
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = !1;
  wire id_6;
endmodule
module module_2 ();
  always begin : LABEL_0
    id_1 = #1 id_1 > id_1;
  end
endmodule
