#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Oct 22 06:42:59 2025
# Process ID: 2870
# Log file: /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/planAhead_run_1/planAhead.log
# Journal file: /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3097 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/pa.fromNetlist.tcl
# create_project -name RippleCounter -dir "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/planAhead_run_1" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ripple_counter_tff.ucf" [current_fileset -constrset]
Adding file '/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.ucf' to fileset 'constrs_1'
# add_files [list {ripple_counter_tff.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ripple_counter_tff.ngc ...
WARNING:NetListWriters:298 - No output is written to ripple_counter_tff.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ripple_counter_tff.edif ...
ngc2edif: Total memory usage is 103912 kilobytes

Parsing EDIF File [./planAhead_run_1/RippleCounter.data/cache/ripple_counter_tff_ngc_6c608d64.edif]
Finished Parsing EDIF File [./planAhead_run_1/RippleCounter.data/cache/ripple_counter_tff_ngc_6c608d64.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'clk_div' instantiated in module 'tff3/U1'.
Resolution: File names need to match cell names: an EDIF definition will be found in clk_div.edf; a HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.ucf]
Finished Parsing UCF File [/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 09cf343d
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2739.961 ; gain = 90.348
set_property package_pin "" [get_ports [list  {q[0]}]]
startgroup
set_property package_pin P42 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin P45 [get_ports {q[0]}]
endgroup
startgroup
set_property package_pin P184 [get_ports clk]
endgroup
startgroup
set_property package_pin P190 [get_ports reset_n]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/planAhead_pid2870.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 22 06:45:09 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
