#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5b0067a8ed10 .scope module, "pipeline_processor_tb" "pipeline_processor_tb" 2 1522;
 .timescale -9 -12;
v0x5b0067abdd60_0 .var/i "branch_count", 31 0;
v0x5b0067abde60_0 .var/i "cache_accesses", 31 0;
v0x5b0067abdf40_0 .var/i "cache_hits", 31 0;
v0x5b0067abe030_0 .var/i "cache_misses", 31 0;
v0x5b0067abe110_0 .var "clk", 0 0;
v0x5b0067abe200_0 .var/i "cycle_count", 31 0;
v0x5b0067abe2e0_0 .net "done", 0 0, L_0x5b0067ad82c0;  1 drivers
v0x5b0067abe380_0 .var/real "hit_rate", 0 0;
v0x5b0067abe420_0 .var "prev_cache_state", 2 0;
v0x5b0067abe500_0 .var "prev_exmem_addr", 31 0;
v0x5b0067abe5e0_0 .var "prev_exmem_memread", 0 0;
v0x5b0067abe6a0_0 .var "prev_exmem_memwrite", 0 0;
v0x5b0067abe760_0 .var "reset", 0 0;
S_0x5b0067a51770 .scope module, "DUT" "pipelined_processor" 2 1528, 2 5 0, S_0x5b0067a8ed10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "initial_pc";
    .port_info 3 /INPUT 1 "enable_forwarding";
    .port_info 4 /INPUT 1 "enable_hazard_detection";
    .port_info 5 /OUTPUT 1 "done";
L_0x5b0067ad0520 .functor OR 1, L_0x5b0067ad0970, L_0x5b0067ad0aa0, C4<0>, C4<0>;
L_0x5b0067ad0c70 .functor AND 1, L_0x5b0067ad07f0, L_0x5b0067ad0520, C4<1>, C4<1>;
L_0x5b0067ad1580 .functor AND 1, L_0x5b0067ad1290, L_0x5b0067ad1490, C4<1>, C4<1>;
L_0x5b0067ad1e30 .functor AND 1, L_0x5b0067ad1b60, L_0x5b0067ad1c50, C4<1>, C4<1>;
L_0x5b0067ad1f40 .functor BUFZ 32, L_0x5b0067acf7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b0067ad1fb0 .functor OR 1, v0x5b0067aa2a30_0, L_0x5b0067ad16e0, C4<0>, C4<0>;
L_0x5b0067ad2870 .functor OR 1, L_0x5b0067ad25d0, L_0x5b0067ad26c0, C4<0>, C4<0>;
L_0x5b0067ad2c50 .functor AND 1, v0x5b0067aa7780_0, L_0x5b0067ad2dc0, C4<1>, C4<1>;
L_0x5b0067ad7c70 .functor OR 1, v0x5b0067aaae10_0, v0x5b0067aaab40_0, C4<0>, C4<0>;
L_0x5b0067ad7e00 .functor BUFZ 1, L_0x5b0067ad2c50, C4<0>, C4<0>, C4<0>;
L_0x5b0067ad7ee0 .functor BUFZ 32, L_0x5b0067ad3080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b0067ad7f50 .functor OR 1, L_0x5b0067ad7e00, L_0x5b0067ad16e0, C4<0>, C4<0>;
L_0x5b0067ad7e70 .functor OR 1, L_0x5b0067ad7f50, L_0x5b0067ad1e30, C4<0>, C4<0>;
L_0x5b0067ad8170 .functor BUFZ 1, v0x5b0067ab8cf0_0, C4<0>, C4<0>, C4<0>;
L_0x5b0067ad82c0 .functor BUFZ 1, v0x5b0067aaaa00_0, C4<0>, C4<0>, C4<0>;
v0x5b0067ab5b80_0 .net "ALUOp_id", 3 0, v0x5b0067a56d40_0;  1 drivers
v0x5b0067ab5c60_0 .net "ALUSrc_id", 0 0, v0x5b0067a56e40_0;  1 drivers
v0x5b0067ab5d70_0 .net "BranchNotEqual_id", 0 0, v0x5b0067a72340_0;  1 drivers
v0x5b0067ab5e60_0 .net "Branch_id", 0 0, v0x5b0067a72c80_0;  1 drivers
v0x5b0067ab5f50_0 .net "ExtOp_id", 0 0, v0x5b0067a700d0_0;  1 drivers
v0x5b0067ab6040_0 .net "ForwardA", 1 0, v0x5b0067aa4810_0;  1 drivers
v0x5b0067ab60e0_0 .net "ForwardB", 1 0, v0x5b0067aa48b0_0;  1 drivers
v0x5b0067ab6180_0 .net "MemRead_id", 0 0, v0x5b0067a6f790_0;  1 drivers
v0x5b0067ab6270_0 .net "MemToReg_id", 0 0, v0x5b0067aa27f0_0;  1 drivers
v0x5b0067ab6310_0 .net "MemWrite_id", 0 0, v0x5b0067aa28b0_0;  1 drivers
v0x5b0067ab6400_0 .net "RegDst_id", 0 0, v0x5b0067aa2970_0;  1 drivers
v0x5b0067ab64f0_0 .net "RegWrite_id", 0 0, v0x5b0067aa2a30_0;  1 drivers
L_0x77b3ec186018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab6590_0 .net/2u *"_ivl_0", 31 0, L_0x77b3ec186018;  1 drivers
L_0x77b3ec1864e0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab6630_0 .net/2u *"_ivl_100", 3 0, L_0x77b3ec1864e0;  1 drivers
v0x5b0067ab66d0_0 .net *"_ivl_102", 0 0, L_0x5b0067ad26c0;  1 drivers
L_0x77b3ec186528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab6790_0 .net/2u *"_ivl_108", 31 0, L_0x77b3ec186528;  1 drivers
v0x5b0067ab6870_0 .net *"_ivl_113", 0 0, L_0x5b0067ad2cd0;  1 drivers
v0x5b0067ab6a40_0 .net *"_ivl_132", 31 0, L_0x5b0067ad7600;  1 drivers
L_0x77b3ec186ac8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab6b20_0 .net/2u *"_ivl_136", 4 0, L_0x77b3ec186ac8;  1 drivers
v0x5b0067ab6c00_0 .net *"_ivl_146", 0 0, L_0x5b0067ad7f50;  1 drivers
L_0x77b3ec1861c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab6ce0_0 .net/2u *"_ivl_22", 15 0, L_0x77b3ec1861c8;  1 drivers
v0x5b0067ab6dc0_0 .net *"_ivl_24", 31 0, L_0x5b0067ad0010;  1 drivers
v0x5b0067ab6ea0_0 .net *"_ivl_27", 0 0, L_0x5b0067ad01b0;  1 drivers
v0x5b0067ab6f80_0 .net *"_ivl_28", 15 0, L_0x5b0067ad0250;  1 drivers
v0x5b0067ab7060_0 .net *"_ivl_30", 31 0, L_0x5b0067ad0590;  1 drivers
L_0x77b3ec186210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7140_0 .net/2u *"_ivl_34", 5 0, L_0x77b3ec186210;  1 drivers
v0x5b0067ab7220_0 .net *"_ivl_36", 0 0, L_0x5b0067ad07f0;  1 drivers
L_0x77b3ec186258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab72e0_0 .net/2u *"_ivl_38", 5 0, L_0x77b3ec186258;  1 drivers
v0x5b0067ab73c0_0 .net *"_ivl_40", 0 0, L_0x5b0067ad0970;  1 drivers
L_0x77b3ec1862a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7480_0 .net/2u *"_ivl_42", 5 0, L_0x77b3ec1862a0;  1 drivers
v0x5b0067ab7560_0 .net *"_ivl_44", 0 0, L_0x5b0067ad0aa0;  1 drivers
v0x5b0067ab7620_0 .net *"_ivl_47", 0 0, L_0x5b0067ad0520;  1 drivers
v0x5b0067ab76e0_0 .net *"_ivl_5", 5 0, L_0x5b0067acea20;  1 drivers
L_0x77b3ec1862e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab77c0_0 .net/2u *"_ivl_50", 26 0, L_0x77b3ec1862e8;  1 drivers
v0x5b0067ab78a0_0 .net *"_ivl_53", 4 0, L_0x5b0067ad0d80;  1 drivers
v0x5b0067ab7980_0 .net *"_ivl_59", 5 0, L_0x5b0067ad0e20;  1 drivers
L_0x77b3ec186060 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7a60_0 .net/2u *"_ivl_6", 5 0, L_0x77b3ec186060;  1 drivers
L_0x77b3ec186330 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7b40_0 .net/2u *"_ivl_60", 5 0, L_0x77b3ec186330;  1 drivers
v0x5b0067ab7c20_0 .net *"_ivl_62", 0 0, L_0x5b0067ad1290;  1 drivers
v0x5b0067ab7ce0_0 .net *"_ivl_65", 0 0, L_0x5b0067ad1490;  1 drivers
L_0x77b3ec186378 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7da0_0 .net/2u *"_ivl_68", 5 0, L_0x77b3ec186378;  1 drivers
L_0x77b3ec1863c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab7e80_0 .net/2u *"_ivl_72", 5 0, L_0x77b3ec1863c0;  1 drivers
v0x5b0067ab7f60_0 .net *"_ivl_75", 25 0, L_0x5b0067ad18a0;  1 drivers
L_0x77b3ec186408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab8040_0 .net/2u *"_ivl_78", 5 0, L_0x77b3ec186408;  1 drivers
v0x5b0067ab8120_0 .net *"_ivl_80", 0 0, L_0x5b0067ad1b60;  1 drivers
L_0x77b3ec186450 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab81e0_0 .net/2u *"_ivl_82", 5 0, L_0x77b3ec186450;  1 drivers
v0x5b0067ab82c0_0 .net *"_ivl_84", 0 0, L_0x5b0067ad1c50;  1 drivers
L_0x77b3ec186498 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab8380_0 .net/2u *"_ivl_96", 3 0, L_0x77b3ec186498;  1 drivers
v0x5b0067ab8460_0 .net *"_ivl_98", 0 0, L_0x5b0067ad25d0;  1 drivers
v0x5b0067ab8520_0 .net "alu_input_A", 31 0, v0x5b0067ab86c0_0;  1 drivers
v0x5b0067ab8600_0 .net "alu_input_A_final", 31 0, L_0x5b0067ad2980;  1 drivers
v0x5b0067ab86c0_0 .var "alu_input_A_reg", 31 0;
v0x5b0067ab8780_0 .net "alu_input_B", 31 0, L_0x5b0067ad21e0;  1 drivers
v0x5b0067ab8840_0 .net "alu_input_B_pre", 31 0, v0x5b0067ab88e0_0;  1 drivers
v0x5b0067ab88e0_0 .var "alu_input_Bpre_reg", 31 0;
v0x5b0067ab89a0_0 .net "alu_result_ex", 31 0, v0x5b0067aac290_0;  1 drivers
v0x5b0067ab8ab0_0 .net "branch_decision", 0 0, L_0x5b0067ad2dc0;  1 drivers
v0x5b0067ab8b70_0 .net "branch_taken", 0 0, L_0x5b0067ad2c50;  1 drivers
v0x5b0067ab8c30_0 .net "branch_taken_ex", 0 0, L_0x5b0067ad7e00;  1 drivers
v0x5b0067ab8cf0_0 .var "branch_taken_prev", 0 0;
v0x5b0067ab8db0_0 .net "branch_target", 31 0, L_0x5b0067ad3080;  1 drivers
v0x5b0067ab8e90_0 .net "branch_target_ex", 31 0, L_0x5b0067ad7ee0;  1 drivers
v0x5b0067ab8f70_0 .net "cache_stall", 0 0, v0x5b0067aaf8a0_0;  1 drivers
v0x5b0067ab9010_0 .net "clk", 0 0, v0x5b0067abe110_0;  1 drivers
v0x5b0067ab90b0_0 .net "done", 0 0, L_0x5b0067ad82c0;  alias, 1 drivers
L_0x77b3ec186b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab9560_0 .net "enable_forwarding", 0 0, L_0x77b3ec186b58;  1 drivers
L_0x77b3ec186ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab9650_0 .net "enable_hazard_detection", 0 0, L_0x77b3ec186ba0;  1 drivers
v0x5b0067ab96f0_0 .net "exmem_Halt_out", 0 0, v0x5b0067aa3170_0;  1 drivers
v0x5b0067ab97e0_0 .net "exmem_JAL_out", 0 0, v0x5b0067aa32d0_0;  1 drivers
v0x5b0067ab98d0_0 .net "exmem_MemRead_out", 0 0, v0x5b0067aa34a0_0;  1 drivers
v0x5b0067ab99c0_0 .net "exmem_MemToReg_out", 0 0, v0x5b0067aa3620_0;  1 drivers
v0x5b0067ab9ab0_0 .net "exmem_MemWrite_out", 0 0, v0x5b0067aa37a0_0;  1 drivers
v0x5b0067ab9ba0_0 .net "exmem_RegWrite_out", 0 0, v0x5b0067aa3920_0;  1 drivers
v0x5b0067ab9c40_0 .net "exmem_alu_result_out", 31 0, v0x5b0067aa3ac0_0;  1 drivers
v0x5b0067ab9ce0_0 .net "exmem_link_out", 31 0, v0x5b0067aa3d40_0;  1 drivers
v0x5b0067ab9da0_0 .net "exmem_write_data_out", 31 0, v0x5b0067aa3fc0_0;  1 drivers
v0x5b0067ab9eb0_0 .net "exmem_write_reg_out", 4 0, v0x5b0067aa4180_0;  1 drivers
v0x5b0067aba000_0 .net "flush_idex", 0 0, L_0x5b0067ad8170;  1 drivers
v0x5b0067aba0a0_0 .net "flush_ifid", 0 0, L_0x5b0067ad7e70;  1 drivers
v0x5b0067aba140_0 .net "forward_from_memwb", 31 0, L_0x5b0067ad47e0;  1 drivers
v0x5b0067aba1e0_0 .net "halt_id", 0 0, L_0x5b0067ad1580;  1 drivers
v0x5b0067aba280_0 .net "halt_if", 0 0, L_0x5b0067aceb50;  1 drivers
v0x5b0067aba320_0 .net "id_funct", 5 0, L_0x5b0067acedb0;  1 drivers
v0x5b0067aba3e0_0 .net "id_imm", 15 0, L_0x5b0067acf1a0;  1 drivers
v0x5b0067aba4a0_0 .net "id_opcode", 5 0, L_0x5b0067acec40;  1 drivers
v0x5b0067aba560_0 .net "id_rd", 4 0, L_0x5b0067acf0b0;  1 drivers
v0x5b0067aba600_0 .net "id_rs", 4 0, L_0x5b0067aceea0;  1 drivers
v0x5b0067aba6a0_0 .net "id_rt", 4 0, L_0x5b0067acf010;  1 drivers
v0x5b0067aba7b0_0 .net "idex_ALUOp", 3 0, v0x5b0067aa72c0_0;  1 drivers
v0x5b0067aba8c0_0 .net "idex_ALUSrc", 0 0, v0x5b0067aa7480_0;  1 drivers
v0x5b0067aba960_0 .net "idex_Branch", 0 0, v0x5b0067aa7780_0;  1 drivers
v0x5b0067abaa00_0 .net "idex_BranchNotEqual", 0 0, v0x5b0067aa7610_0;  1 drivers
v0x5b0067abaaa0_0 .net "idex_Halt_out", 0 0, v0x5b0067aa78c0_0;  1 drivers
v0x5b0067abab90_0 .net "idex_JAL_out", 0 0, v0x5b0067aa7a30_0;  1 drivers
v0x5b0067abac80_0 .net "idex_MemRead", 0 0, v0x5b0067aa7bd0_0;  1 drivers
v0x5b0067abad20_0 .net "idex_MemToReg", 0 0, v0x5b0067aa7d10_0;  1 drivers
v0x5b0067abae10_0 .net "idex_MemWrite", 0 0, v0x5b0067aa7eb0_0;  1 drivers
v0x5b0067abaf00_0 .net "idex_RegDst", 0 0, v0x5b0067aa8050_0;  1 drivers
v0x5b0067abafa0_0 .net "idex_RegWrite", 0 0, v0x5b0067aa8190_0;  1 drivers
v0x5b0067abb040_0 .net "idex_imm_out", 31 0, v0x5b0067aa8460_0;  1 drivers
v0x5b0067abb0e0_0 .net "idex_link_out", 31 0, v0x5b0067aa85c0_0;  1 drivers
v0x5b0067abb1d0_0 .net "idex_next_pc_out", 31 0, v0x5b0067aa8780_0;  1 drivers
v0x5b0067abb270_0 .net "idex_rd_out", 4 0, v0x5b0067aa8920_0;  1 drivers
v0x5b0067abb310_0 .net "idex_regdata1_out", 31 0, v0x5b0067aa8cf0_0;  1 drivers
v0x5b0067abb3b0_0 .net "idex_regdata2_out", 31 0, v0x5b0067aa8eb0_0;  1 drivers
v0x5b0067abb450_0 .net "idex_rs_out", 4 0, v0x5b0067aa9120_0;  1 drivers
v0x5b0067abb540_0 .net "idex_rt_out", 4 0, v0x5b0067aa92d0_0;  1 drivers
v0x5b0067abb5e0_0 .net "idex_write_reg", 4 0, L_0x5b0067ad2060;  1 drivers
v0x5b0067abb6d0_0 .net "ifid_instr_out", 31 0, v0x5b0067aa9f00_0;  1 drivers
v0x5b0067abb790_0 .net "ifid_next_pc_out", 31 0, v0x5b0067aaa110_0;  1 drivers
v0x5b0067abb830_0 .net "imm_ext_id", 31 0, L_0x5b0067ad0630;  1 drivers
v0x5b0067abb910_0 .net "imm_or_shamt", 31 0, L_0x5b0067ad1000;  1 drivers
L_0x77b3ec186b10 .functor BUFT 1, C4<00000000000000000000000000111001>, C4<0>, C4<0>, C4<0>;
v0x5b0067abb9d0_0 .net "initial_pc", 31 0, L_0x77b3ec186b10;  1 drivers
v0x5b0067abba90_0 .net "instr_if", 31 0, v0x5b0067ab2ae0_0;  1 drivers
v0x5b0067abbba0_0 .net "is_jal", 0 0, L_0x5b0067ad16e0;  1 drivers
v0x5b0067abbc40_0 .net "is_jr", 0 0, L_0x5b0067ad1e30;  1 drivers
v0x5b0067abbce0_0 .net "is_shift_ex", 0 0, L_0x5b0067ad2870;  1 drivers
v0x5b0067abbda0_0 .net "is_shift_id", 0 0, L_0x5b0067ad0c70;  1 drivers
v0x5b0067abbe60_0 .net "jal_target", 31 0, L_0x5b0067ad1940;  1 drivers
v0x5b0067abbf40_0 .net "jr_target", 31 0, L_0x5b0067ad1f40;  1 drivers
v0x5b0067abc020_0 .net "mem_read_addr", 31 0, v0x5b0067ab02c0_0;  1 drivers
v0x5b0067abc0e0_0 .net "mem_read_data_from_mem", 31 0, L_0x5b0067ad73b0;  1 drivers
v0x5b0067abc1d0_0 .net "mem_read_data_mem", 31 0, v0x5b0067aafb60_0;  1 drivers
v0x5b0067abc2e0_0 .net "mem_read_en", 0 0, v0x5b0067ab0480_0;  1 drivers
v0x5b0067abc380_0 .net "mem_write_addr", 31 0, v0x5b0067ab0540_0;  1 drivers
v0x5b0067abc420_0 .net "mem_write_data", 31 0, v0x5b0067ab0620_0;  1 drivers
v0x5b0067abc510_0 .net "mem_write_en", 0 0, v0x5b0067ab0700_0;  1 drivers
v0x5b0067abc600_0 .net "memwb_Halt_out", 0 0, v0x5b0067aaaa00_0;  1 drivers
v0x5b0067abc6a0_0 .net "memwb_JAL_out", 0 0, v0x5b0067aaab40_0;  1 drivers
v0x5b0067abcf50_0 .net "memwb_MemToReg_out", 0 0, v0x5b0067aaacd0_0;  1 drivers
v0x5b0067abd020_0 .net "memwb_RegWrite_out", 0 0, v0x5b0067aaae10_0;  1 drivers
v0x5b0067abd110_0 .net "memwb_aluout_out", 31 0, v0x5b0067aaaf80_0;  1 drivers
v0x5b0067abd1b0_0 .net "memwb_link_out", 31 0, v0x5b0067aab1b0_0;  1 drivers
v0x5b0067abd280_0 .net "memwb_memread_out", 31 0, v0x5b0067aab350_0;  1 drivers
v0x5b0067abd350_0 .net "memwb_writereg_out", 4 0, v0x5b0067aab590_0;  1 drivers
v0x5b0067abd440_0 .net "next_pc_if", 31 0, L_0x5b0067ace8c0;  1 drivers
v0x5b0067abd4e0_0 .var "pc", 31 0;
v0x5b0067abd5b0_0 .net "reg_read1_id", 31 0, L_0x5b0067acf7b0;  1 drivers
v0x5b0067abd6a0_0 .net "reg_read2_id", 31 0, L_0x5b0067acfec0;  1 drivers
v0x5b0067abd790_0 .net "registers_equal", 0 0, L_0x5b0067ad2ac0;  1 drivers
v0x5b0067abd850_0 .net "reset", 0 0, v0x5b0067abe760_0;  1 drivers
v0x5b0067abd8f0_0 .net "shamt_ext_id", 31 0, L_0x5b0067ad0ec0;  1 drivers
v0x5b0067abd9d0_0 .net "stall", 0 0, v0x5b0067aa6900_0;  1 drivers
v0x5b0067abda70_0 .net "writeback_data_wb", 31 0, L_0x5b0067ad7800;  1 drivers
v0x5b0067abdb30_0 .net "writeback_enable_wb", 0 0, L_0x5b0067ad7c70;  1 drivers
v0x5b0067abdbd0_0 .net "writeback_reg_wb", 4 0, L_0x5b0067ad79d0;  1 drivers
E_0x5b0067a97930/0 .event edge, v0x5b0067aa4810_0, v0x5b0067aa3ac0_0, v0x5b0067aba140_0, v0x5b0067aa8cf0_0;
E_0x5b0067a97930/1 .event edge, v0x5b0067aa48b0_0, v0x5b0067aa8eb0_0;
E_0x5b0067a97930 .event/or E_0x5b0067a97930/0, E_0x5b0067a97930/1;
L_0x5b0067ace8c0 .arith/sum 32, v0x5b0067abd4e0_0, L_0x77b3ec186018;
L_0x5b0067acea20 .part v0x5b0067ab2ae0_0, 26, 6;
L_0x5b0067aceb50 .cmp/eq 6, L_0x5b0067acea20, L_0x77b3ec186060;
L_0x5b0067acec40 .part v0x5b0067aa9f00_0, 26, 6;
L_0x5b0067acedb0 .part v0x5b0067aa9f00_0, 0, 6;
L_0x5b0067aceea0 .part v0x5b0067aa9f00_0, 21, 5;
L_0x5b0067acf010 .part v0x5b0067aa9f00_0, 16, 5;
L_0x5b0067acf0b0 .part v0x5b0067aa9f00_0, 11, 5;
L_0x5b0067acf1a0 .part v0x5b0067aa9f00_0, 0, 16;
L_0x5b0067ad0010 .concat [ 16 16 0 0], L_0x5b0067acf1a0, L_0x77b3ec1861c8;
L_0x5b0067ad01b0 .part L_0x5b0067acf1a0, 15, 1;
LS_0x5b0067ad0250_0_0 .concat [ 1 1 1 1], L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0;
LS_0x5b0067ad0250_0_4 .concat [ 1 1 1 1], L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0;
LS_0x5b0067ad0250_0_8 .concat [ 1 1 1 1], L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0;
LS_0x5b0067ad0250_0_12 .concat [ 1 1 1 1], L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0, L_0x5b0067ad01b0;
L_0x5b0067ad0250 .concat [ 4 4 4 4], LS_0x5b0067ad0250_0_0, LS_0x5b0067ad0250_0_4, LS_0x5b0067ad0250_0_8, LS_0x5b0067ad0250_0_12;
L_0x5b0067ad0590 .concat [ 16 16 0 0], L_0x5b0067acf1a0, L_0x5b0067ad0250;
L_0x5b0067ad0630 .functor MUXZ 32, L_0x5b0067ad0590, L_0x5b0067ad0010, v0x5b0067a700d0_0, C4<>;
L_0x5b0067ad07f0 .cmp/eq 6, L_0x5b0067acec40, L_0x77b3ec186210;
L_0x5b0067ad0970 .cmp/eq 6, L_0x5b0067acedb0, L_0x77b3ec186258;
L_0x5b0067ad0aa0 .cmp/eq 6, L_0x5b0067acedb0, L_0x77b3ec1862a0;
L_0x5b0067ad0d80 .part v0x5b0067aa9f00_0, 6, 5;
L_0x5b0067ad0ec0 .concat [ 5 27 0 0], L_0x5b0067ad0d80, L_0x77b3ec1862e8;
L_0x5b0067ad1000 .functor MUXZ 32, L_0x5b0067ad0630, L_0x5b0067ad0ec0, L_0x5b0067ad0c70, C4<>;
L_0x5b0067ad0e20 .part v0x5b0067aa9f00_0, 26, 6;
L_0x5b0067ad1290 .cmp/eq 6, L_0x5b0067ad0e20, L_0x77b3ec186330;
L_0x5b0067ad1490 .reduce/nor L_0x5b0067ad7e70;
L_0x5b0067ad16e0 .cmp/eq 6, L_0x5b0067acec40, L_0x77b3ec186378;
L_0x5b0067ad18a0 .part v0x5b0067aa9f00_0, 0, 26;
L_0x5b0067ad1940 .concat [ 26 6 0 0], L_0x5b0067ad18a0, L_0x77b3ec1863c0;
L_0x5b0067ad1b60 .cmp/eq 6, L_0x5b0067acec40, L_0x77b3ec186408;
L_0x5b0067ad1c50 .cmp/eq 6, L_0x5b0067acedb0, L_0x77b3ec186450;
L_0x5b0067ad2060 .functor MUXZ 5, v0x5b0067aa92d0_0, v0x5b0067aa8920_0, v0x5b0067aa8050_0, C4<>;
L_0x5b0067ad21e0 .functor MUXZ 32, v0x5b0067ab88e0_0, v0x5b0067aa8460_0, v0x5b0067aa7480_0, C4<>;
L_0x5b0067ad25d0 .cmp/eq 4, v0x5b0067aa72c0_0, L_0x77b3ec186498;
L_0x5b0067ad26c0 .cmp/eq 4, v0x5b0067aa72c0_0, L_0x77b3ec1864e0;
L_0x5b0067ad2980 .functor MUXZ 32, v0x5b0067ab86c0_0, v0x5b0067ab88e0_0, L_0x5b0067ad2870, C4<>;
L_0x5b0067ad2ac0 .cmp/eq 32, v0x5b0067aac290_0, L_0x77b3ec186528;
L_0x5b0067ad2cd0 .reduce/nor L_0x5b0067ad2ac0;
L_0x5b0067ad2dc0 .functor MUXZ 1, L_0x5b0067ad2ac0, L_0x5b0067ad2cd0, v0x5b0067aa7610_0, C4<>;
L_0x5b0067ad3080 .arith/sum 32, v0x5b0067aa8780_0, v0x5b0067aa8460_0;
L_0x5b0067ad4440 .part v0x5b0067aa9f00_0, 21, 5;
L_0x5b0067ad46b0 .part v0x5b0067aa9f00_0, 16, 5;
L_0x5b0067ad47e0 .functor MUXZ 32, v0x5b0067aaaf80_0, v0x5b0067aab350_0, v0x5b0067aaacd0_0, C4<>;
L_0x5b0067ad7470 .functor MUXZ 32, v0x5b0067ab02c0_0, v0x5b0067ab0540_0, v0x5b0067ab0700_0, C4<>;
L_0x5b0067ad7600 .functor MUXZ 32, v0x5b0067aaaf80_0, v0x5b0067aab350_0, v0x5b0067aaacd0_0, C4<>;
L_0x5b0067ad7800 .functor MUXZ 32, L_0x5b0067ad7600, v0x5b0067aab1b0_0, v0x5b0067aaab40_0, C4<>;
L_0x5b0067ad79d0 .functor MUXZ 5, v0x5b0067aab590_0, L_0x77b3ec186ac8, v0x5b0067aaab40_0, C4<>;
S_0x5b0067a288f0 .scope module, "CU" "control_unit" 2 60, 2 1352 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "BranchNotEqual";
    .port_info 10 /OUTPUT 4 "ALUOp";
    .port_info 11 /OUTPUT 1 "ExtOp";
v0x5b0067a56d40_0 .var "ALUOp", 3 0;
v0x5b0067a56e40_0 .var "ALUSrc", 0 0;
v0x5b0067a72c80_0 .var "Branch", 0 0;
v0x5b0067a72340_0 .var "BranchNotEqual", 0 0;
v0x5b0067a700d0_0 .var "ExtOp", 0 0;
v0x5b0067a6f790_0 .var "MemRead", 0 0;
v0x5b0067aa27f0_0 .var "MemToReg", 0 0;
v0x5b0067aa28b0_0 .var "MemWrite", 0 0;
v0x5b0067aa2970_0 .var "RegDst", 0 0;
v0x5b0067aa2a30_0 .var "RegWrite", 0 0;
v0x5b0067aa2af0_0 .net "funct", 5 0, L_0x5b0067acedb0;  alias, 1 drivers
v0x5b0067aa2bd0_0 .net "opcode", 5 0, L_0x5b0067acec40;  alias, 1 drivers
E_0x5b0067a5ce40 .event edge, v0x5b0067aa2bd0_0, v0x5b0067aa2af0_0;
S_0x5b0067a649a0 .scope module, "EXMEM" "EX_MEM_reg" 2 253, 2 1256 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "write_data_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /INPUT 1 "MemWrite_in";
    .port_info 11 /INPUT 1 "MemToReg_in";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 32 "write_data_out";
    .port_info 14 /OUTPUT 5 "write_reg_out";
    .port_info 15 /OUTPUT 1 "RegWrite_out";
    .port_info 16 /OUTPUT 1 "MemRead_out";
    .port_info 17 /OUTPUT 1 "MemWrite_out";
    .port_info 18 /OUTPUT 1 "MemToReg_out";
    .port_info 19 /OUTPUT 1 "Halt_out";
    .port_info 20 /OUTPUT 1 "JAL_out";
    .port_info 21 /OUTPUT 32 "link_out";
v0x5b0067aa3090_0 .net "Halt_in", 0 0, v0x5b0067aa78c0_0;  alias, 1 drivers
v0x5b0067aa3170_0 .var "Halt_out", 0 0;
v0x5b0067aa3230_0 .net "JAL_in", 0 0, v0x5b0067aa7a30_0;  alias, 1 drivers
v0x5b0067aa32d0_0 .var "JAL_out", 0 0;
v0x5b0067aa3390_0 .net "MemRead_in", 0 0, v0x5b0067aa7bd0_0;  alias, 1 drivers
v0x5b0067aa34a0_0 .var "MemRead_out", 0 0;
v0x5b0067aa3560_0 .net "MemToReg_in", 0 0, v0x5b0067aa7d10_0;  alias, 1 drivers
v0x5b0067aa3620_0 .var "MemToReg_out", 0 0;
v0x5b0067aa36e0_0 .net "MemWrite_in", 0 0, v0x5b0067aa7eb0_0;  alias, 1 drivers
v0x5b0067aa37a0_0 .var "MemWrite_out", 0 0;
v0x5b0067aa3860_0 .net "RegWrite_in", 0 0, v0x5b0067aa8190_0;  alias, 1 drivers
v0x5b0067aa3920_0 .var "RegWrite_out", 0 0;
v0x5b0067aa39e0_0 .net "alu_result_in", 31 0, v0x5b0067aac290_0;  alias, 1 drivers
v0x5b0067aa3ac0_0 .var "alu_result_out", 31 0;
v0x5b0067aa3ba0_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067aa3c60_0 .net "link_in", 31 0, v0x5b0067aa85c0_0;  alias, 1 drivers
v0x5b0067aa3d40_0 .var "link_out", 31 0;
v0x5b0067aa3e20_0 .net "reset", 0 0, v0x5b0067abe760_0;  alias, 1 drivers
v0x5b0067aa3ee0_0 .net "write_data_in", 31 0, v0x5b0067ab88e0_0;  alias, 1 drivers
v0x5b0067aa3fc0_0 .var "write_data_out", 31 0;
v0x5b0067aa40a0_0 .net "write_reg_in", 4 0, L_0x5b0067ad2060;  alias, 1 drivers
v0x5b0067aa4180_0 .var "write_reg_out", 4 0;
E_0x5b0067a69270 .event posedge, v0x5b0067aa3e20_0, v0x5b0067aa3ba0_0;
S_0x5b0067a88080 .scope module, "FU" "forwarding_unit" 2 195, 2 1449 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_forwarding";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEM_Rd";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 4 /INPUT 5 "MEM_WB_Rd";
    .port_info 5 /INPUT 5 "ID_EX_Rs";
    .port_info 6 /INPUT 5 "ID_EX_Rt";
    .port_info 7 /OUTPUT 2 "ForwardA";
    .port_info 8 /OUTPUT 2 "ForwardB";
v0x5b0067aa4690_0 .net "EX_MEM_Rd", 4 0, v0x5b0067aa4180_0;  alias, 1 drivers
v0x5b0067aa4770_0 .net "EX_MEM_RegWrite", 0 0, v0x5b0067aa3920_0;  alias, 1 drivers
v0x5b0067aa4810_0 .var "ForwardA", 1 0;
v0x5b0067aa48b0_0 .var "ForwardB", 1 0;
v0x5b0067aa4970_0 .net "ID_EX_Rs", 4 0, v0x5b0067aa9120_0;  alias, 1 drivers
v0x5b0067aa4aa0_0 .net "ID_EX_Rt", 4 0, v0x5b0067aa92d0_0;  alias, 1 drivers
v0x5b0067aa4b80_0 .net "MEM_WB_Rd", 4 0, v0x5b0067aab590_0;  alias, 1 drivers
v0x5b0067aa4c60_0 .net "MEM_WB_RegWrite", 0 0, v0x5b0067aaae10_0;  alias, 1 drivers
v0x5b0067aa4d20_0 .net "enable_forwarding", 0 0, L_0x77b3ec186b58;  alias, 1 drivers
E_0x5b0067a63620/0 .event edge, v0x5b0067aa4d20_0, v0x5b0067aa3920_0, v0x5b0067aa4180_0, v0x5b0067aa4970_0;
E_0x5b0067a63620/1 .event edge, v0x5b0067aa4c60_0, v0x5b0067aa4b80_0, v0x5b0067aa4aa0_0;
E_0x5b0067a63620 .event/or E_0x5b0067a63620/0, E_0x5b0067a63620/1;
S_0x5b0067a88400 .scope module, "HZ" "hazard_unit" 2 207, 2 1481 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_hazard_detection";
    .port_info 1 /INPUT 1 "enable_forwarding";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_Rt";
    .port_info 4 /INPUT 1 "ID_EX_RegWrite";
    .port_info 5 /INPUT 5 "ID_EX_Rd";
    .port_info 6 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 7 /INPUT 5 "EX_MEM_Rd";
    .port_info 8 /INPUT 5 "IF_ID_Rs";
    .port_info 9 /INPUT 5 "IF_ID_Rt";
    .port_info 10 /OUTPUT 1 "stall";
L_0x5b0067ad3120 .functor BUFZ 1, v0x5b0067aa7bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5b0067ad3450 .functor AND 1, L_0x5b0067ad3120, L_0x5b0067ad3270, C4<1>, C4<1>;
L_0x5b0067ad3560 .functor OR 1, L_0x5b0067ad3310, L_0x5b0067ad33b0, C4<0>, C4<0>;
L_0x5b0067ad3670 .functor AND 1, L_0x5b0067ad3450, L_0x5b0067ad3560, C4<1>, C4<1>;
L_0x5b0067ad3ad0 .functor AND 1, v0x5b0067aa8190_0, L_0x5b0067ad3780, C4<1>, C4<1>;
L_0x5b0067ad3bd0 .functor OR 1, L_0x5b0067ad38b0, L_0x5b0067ad39a0, C4<0>, C4<0>;
L_0x5b0067ad3d20 .functor AND 1, L_0x5b0067ad3ad0, L_0x5b0067ad3bd0, C4<1>, C4<1>;
L_0x5b0067ad40b0 .functor AND 1, v0x5b0067aa3920_0, L_0x5b0067ad3e30, C4<1>, C4<1>;
L_0x5b0067ad41c0 .functor OR 1, L_0x5b0067ad3f20, L_0x5b0067ad4010, C4<0>, C4<0>;
L_0x5b0067ad42d0 .functor AND 1, L_0x5b0067ad40b0, L_0x5b0067ad41c0, C4<1>, C4<1>;
v0x5b0067aa4f50_0 .net "EX_MEM_Rd", 4 0, v0x5b0067aa4180_0;  alias, 1 drivers
v0x5b0067aa5080_0 .net "EX_MEM_RegWrite", 0 0, v0x5b0067aa3920_0;  alias, 1 drivers
v0x5b0067aa5190_0 .net "ID_EX_MemRead", 0 0, v0x5b0067aa7bd0_0;  alias, 1 drivers
v0x5b0067aa5230_0 .net "ID_EX_Rd", 4 0, L_0x5b0067ad2060;  alias, 1 drivers
v0x5b0067aa52d0_0 .net "ID_EX_RegWrite", 0 0, v0x5b0067aa8190_0;  alias, 1 drivers
v0x5b0067aa53c0_0 .net "ID_EX_Rt", 4 0, v0x5b0067aa92d0_0;  alias, 1 drivers
v0x5b0067aa5460_0 .net "IF_ID_Rs", 4 0, L_0x5b0067ad4440;  1 drivers
v0x5b0067aa5500_0 .net "IF_ID_Rt", 4 0, L_0x5b0067ad46b0;  1 drivers
v0x5b0067aa55a0_0 .net *"_ivl_11", 0 0, L_0x5b0067ad3450;  1 drivers
v0x5b0067aa5660_0 .net *"_ivl_13", 0 0, L_0x5b0067ad3560;  1 drivers
L_0x77b3ec1865b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aa5720_0 .net/2u *"_ivl_16", 4 0, L_0x77b3ec1865b8;  1 drivers
L_0x77b3ec186570 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aa5800_0 .net/2u *"_ivl_2", 4 0, L_0x77b3ec186570;  1 drivers
v0x5b0067aa58e0_0 .net *"_ivl_25", 0 0, L_0x5b0067ad3ad0;  1 drivers
v0x5b0067aa59a0_0 .net *"_ivl_27", 0 0, L_0x5b0067ad3bd0;  1 drivers
L_0x77b3ec186600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aa5a60_0 .net/2u *"_ivl_30", 4 0, L_0x77b3ec186600;  1 drivers
v0x5b0067aa5b40_0 .net *"_ivl_39", 0 0, L_0x5b0067ad40b0;  1 drivers
v0x5b0067aa5c00_0 .net *"_ivl_41", 0 0, L_0x5b0067ad41c0;  1 drivers
v0x5b0067aa5dd0_0 .net "enable_forwarding", 0 0, L_0x77b3ec186b58;  alias, 1 drivers
v0x5b0067aa5ea0_0 .net "enable_hazard_detection", 0 0, L_0x77b3ec186ba0;  alias, 1 drivers
v0x5b0067aa5f40_0 .net "exmem_dest_valid", 0 0, L_0x5b0067ad3e30;  1 drivers
v0x5b0067aa6000_0 .net "exmem_raw_hazard", 0 0, L_0x5b0067ad42d0;  1 drivers
v0x5b0067aa60c0_0 .net "exmem_rs_match", 0 0, L_0x5b0067ad3f20;  1 drivers
v0x5b0067aa6180_0 .net "exmem_rt_match", 0 0, L_0x5b0067ad4010;  1 drivers
v0x5b0067aa6240_0 .net "idex_dest_valid", 0 0, L_0x5b0067ad3780;  1 drivers
v0x5b0067aa6300_0 .net "idex_raw_hazard", 0 0, L_0x5b0067ad3d20;  1 drivers
v0x5b0067aa63c0_0 .net "idex_rs_match", 0 0, L_0x5b0067ad38b0;  1 drivers
v0x5b0067aa6480_0 .net "idex_rt_match", 0 0, L_0x5b0067ad39a0;  1 drivers
v0x5b0067aa6540_0 .net "is_load", 0 0, L_0x5b0067ad3120;  1 drivers
v0x5b0067aa6600_0 .net "load_dest_valid", 0 0, L_0x5b0067ad3270;  1 drivers
v0x5b0067aa66c0_0 .net "load_rs_match", 0 0, L_0x5b0067ad3310;  1 drivers
v0x5b0067aa6780_0 .net "load_rt_match", 0 0, L_0x5b0067ad33b0;  1 drivers
v0x5b0067aa6840_0 .net "load_use_hazard", 0 0, L_0x5b0067ad3670;  1 drivers
v0x5b0067aa6900_0 .var "stall", 0 0;
E_0x5b0067a97ad0/0 .event edge, v0x5b0067aa5ea0_0, v0x5b0067aa4d20_0, v0x5b0067aa6840_0, v0x5b0067aa6300_0;
E_0x5b0067a97ad0/1 .event edge, v0x5b0067aa6000_0;
E_0x5b0067a97ad0 .event/or E_0x5b0067a97ad0/0, E_0x5b0067a97ad0/1;
L_0x5b0067ad3270 .cmp/ne 5, v0x5b0067aa92d0_0, L_0x77b3ec186570;
L_0x5b0067ad3310 .cmp/eq 5, v0x5b0067aa92d0_0, L_0x5b0067ad4440;
L_0x5b0067ad33b0 .cmp/eq 5, v0x5b0067aa92d0_0, L_0x5b0067ad46b0;
L_0x5b0067ad3780 .cmp/ne 5, L_0x5b0067ad2060, L_0x77b3ec1865b8;
L_0x5b0067ad38b0 .cmp/eq 5, L_0x5b0067ad2060, L_0x5b0067ad4440;
L_0x5b0067ad39a0 .cmp/eq 5, L_0x5b0067ad2060, L_0x5b0067ad46b0;
L_0x5b0067ad3e30 .cmp/ne 5, v0x5b0067aa4180_0, L_0x77b3ec186600;
L_0x5b0067ad3f20 .cmp/eq 5, v0x5b0067aa4180_0, L_0x5b0067ad4440;
L_0x5b0067ad4010 .cmp/eq 5, v0x5b0067aa4180_0, L_0x5b0067ad46b0;
S_0x5b0067a88fe0 .scope module, "IDEX" "ID_EX_reg" 2 132, 2 1130 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 1 "Halt_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /INPUT 32 "regdata1_in";
    .port_info 7 /INPUT 32 "regdata2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "rs_in";
    .port_info 10 /INPUT 5 "rt_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 1 "RegWrite_in";
    .port_info 13 /INPUT 1 "MemRead_in";
    .port_info 14 /INPUT 1 "MemWrite_in";
    .port_info 15 /INPUT 1 "MemToReg_in";
    .port_info 16 /INPUT 1 "RegDst_in";
    .port_info 17 /INPUT 1 "Branch_in";
    .port_info 18 /INPUT 1 "BranchNotEqual_in";
    .port_info 19 /INPUT 1 "ALUSrc_in";
    .port_info 20 /INPUT 4 "ALUOp_in";
    .port_info 21 /INPUT 1 "JAL_in";
    .port_info 22 /INPUT 32 "link_in";
    .port_info 23 /OUTPUT 32 "next_pc_out";
    .port_info 24 /OUTPUT 32 "regdata1_out";
    .port_info 25 /OUTPUT 32 "regdata2_out";
    .port_info 26 /OUTPUT 32 "imm_out";
    .port_info 27 /OUTPUT 5 "rs_out";
    .port_info 28 /OUTPUT 5 "rt_out";
    .port_info 29 /OUTPUT 5 "rd_out";
    .port_info 30 /OUTPUT 1 "RegWrite_out";
    .port_info 31 /OUTPUT 1 "MemRead_out";
    .port_info 32 /OUTPUT 1 "MemWrite_out";
    .port_info 33 /OUTPUT 1 "MemToReg_out";
    .port_info 34 /OUTPUT 1 "RegDst_out";
    .port_info 35 /OUTPUT 1 "Branch_out";
    .port_info 36 /OUTPUT 1 "BranchNotEqual_out";
    .port_info 37 /OUTPUT 1 "ALUSrc_out";
    .port_info 38 /OUTPUT 4 "ALUOp_out";
    .port_info 39 /OUTPUT 1 "Halt_out";
    .port_info 40 /OUTPUT 1 "JAL_out";
    .port_info 41 /OUTPUT 32 "link_out";
v0x5b0067aa71e0_0 .net "ALUOp_in", 3 0, v0x5b0067a56d40_0;  alias, 1 drivers
v0x5b0067aa72c0_0 .var "ALUOp_out", 3 0;
v0x5b0067aa7380_0 .net "ALUSrc_in", 0 0, v0x5b0067a56e40_0;  alias, 1 drivers
v0x5b0067aa7480_0 .var "ALUSrc_out", 0 0;
v0x5b0067aa7520_0 .net "BranchNotEqual_in", 0 0, v0x5b0067a72340_0;  alias, 1 drivers
v0x5b0067aa7610_0 .var "BranchNotEqual_out", 0 0;
v0x5b0067aa76b0_0 .net "Branch_in", 0 0, v0x5b0067a72c80_0;  alias, 1 drivers
v0x5b0067aa7780_0 .var "Branch_out", 0 0;
v0x5b0067aa7820_0 .net "Halt_in", 0 0, L_0x5b0067ad1580;  alias, 1 drivers
v0x5b0067aa78c0_0 .var "Halt_out", 0 0;
v0x5b0067aa7990_0 .net "JAL_in", 0 0, L_0x5b0067ad16e0;  alias, 1 drivers
v0x5b0067aa7a30_0 .var "JAL_out", 0 0;
v0x5b0067aa7b00_0 .net "MemRead_in", 0 0, v0x5b0067a6f790_0;  alias, 1 drivers
v0x5b0067aa7bd0_0 .var "MemRead_out", 0 0;
v0x5b0067aa7c70_0 .net "MemToReg_in", 0 0, v0x5b0067aa27f0_0;  alias, 1 drivers
v0x5b0067aa7d10_0 .var "MemToReg_out", 0 0;
v0x5b0067aa7de0_0 .net "MemWrite_in", 0 0, v0x5b0067aa28b0_0;  alias, 1 drivers
v0x5b0067aa7eb0_0 .var "MemWrite_out", 0 0;
v0x5b0067aa7f80_0 .net "RegDst_in", 0 0, v0x5b0067aa2970_0;  alias, 1 drivers
v0x5b0067aa8050_0 .var "RegDst_out", 0 0;
v0x5b0067aa80f0_0 .net "RegWrite_in", 0 0, L_0x5b0067ad1fb0;  1 drivers
v0x5b0067aa8190_0 .var "RegWrite_out", 0 0;
v0x5b0067aa8280_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067aa8320_0 .net "flush", 0 0, L_0x5b0067ad8170;  alias, 1 drivers
v0x5b0067aa83c0_0 .net "imm_in", 31 0, L_0x5b0067ad1000;  alias, 1 drivers
v0x5b0067aa8460_0 .var "imm_out", 31 0;
v0x5b0067aa8500_0 .net "link_in", 31 0, v0x5b0067aaa110_0;  alias, 1 drivers
v0x5b0067aa85c0_0 .var "link_out", 31 0;
v0x5b0067aa86b0_0 .net "next_pc_in", 31 0, v0x5b0067aaa110_0;  alias, 1 drivers
v0x5b0067aa8780_0 .var "next_pc_out", 31 0;
v0x5b0067aa8840_0 .net "rd_in", 4 0, L_0x5b0067acf0b0;  alias, 1 drivers
v0x5b0067aa8920_0 .var "rd_out", 4 0;
v0x5b0067aa8a00_0 .net "regdata1_in", 31 0, L_0x5b0067acf7b0;  alias, 1 drivers
v0x5b0067aa8cf0_0 .var "regdata1_out", 31 0;
v0x5b0067aa8dd0_0 .net "regdata2_in", 31 0, L_0x5b0067acfec0;  alias, 1 drivers
v0x5b0067aa8eb0_0 .var "regdata2_out", 31 0;
v0x5b0067aa8f90_0 .net "reset", 0 0, v0x5b0067abe760_0;  alias, 1 drivers
v0x5b0067aa9060_0 .net "rs_in", 4 0, L_0x5b0067aceea0;  alias, 1 drivers
v0x5b0067aa9120_0 .var "rs_out", 4 0;
v0x5b0067aa9210_0 .net "rt_in", 4 0, L_0x5b0067acf010;  alias, 1 drivers
v0x5b0067aa92d0_0 .var "rt_out", 4 0;
v0x5b0067aa93e0_0 .net "stall", 0 0, v0x5b0067aa6900_0;  alias, 1 drivers
S_0x5b0067a89330 .scope module, "IFID" "IF_ID_reg" 2 26, 2 1102 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "next_pc_out";
v0x5b0067aa9c70_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067aa9d80_0 .net "flush", 0 0, L_0x5b0067ad7e70;  alias, 1 drivers
v0x5b0067aa9e40_0 .net "instr_in", 31 0, v0x5b0067ab2ae0_0;  alias, 1 drivers
v0x5b0067aa9f00_0 .var "instr_out", 31 0;
v0x5b0067aa9fe0_0 .net "next_pc_in", 31 0, L_0x5b0067ace8c0;  alias, 1 drivers
v0x5b0067aaa110_0 .var "next_pc_out", 31 0;
v0x5b0067aaa220_0 .net "reset", 0 0, v0x5b0067abe760_0;  alias, 1 drivers
v0x5b0067aaa310_0 .net "stall", 0 0, v0x5b0067aa6900_0;  alias, 1 drivers
S_0x5b0067aaa550 .scope module, "MEMWB" "MEM_WB_reg" 2 321, 2 1308 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "mem_read_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemToReg_in";
    .port_info 10 /OUTPUT 32 "mem_read_out";
    .port_info 11 /OUTPUT 32 "alu_result_out";
    .port_info 12 /OUTPUT 5 "write_reg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemToReg_out";
    .port_info 15 /OUTPUT 1 "Halt_out";
    .port_info 16 /OUTPUT 1 "JAL_out";
    .port_info 17 /OUTPUT 32 "link_out";
v0x5b0067aaa940_0 .net "Halt_in", 0 0, v0x5b0067aa3170_0;  alias, 1 drivers
v0x5b0067aaaa00_0 .var "Halt_out", 0 0;
v0x5b0067aaaaa0_0 .net "JAL_in", 0 0, v0x5b0067aa32d0_0;  alias, 1 drivers
v0x5b0067aaab40_0 .var "JAL_out", 0 0;
v0x5b0067aaabe0_0 .net "MemToReg_in", 0 0, v0x5b0067aa3620_0;  alias, 1 drivers
v0x5b0067aaacd0_0 .var "MemToReg_out", 0 0;
v0x5b0067aaad70_0 .net "RegWrite_in", 0 0, v0x5b0067aa3920_0;  alias, 1 drivers
v0x5b0067aaae10_0 .var "RegWrite_out", 0 0;
v0x5b0067aaaeb0_0 .net "alu_result_in", 31 0, v0x5b0067aa3ac0_0;  alias, 1 drivers
v0x5b0067aaaf80_0 .var "alu_result_out", 31 0;
v0x5b0067aab020_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067aab0c0_0 .net "link_in", 31 0, v0x5b0067aa3d40_0;  alias, 1 drivers
v0x5b0067aab1b0_0 .var "link_out", 31 0;
v0x5b0067aab270_0 .net "mem_read_in", 31 0, v0x5b0067aafb60_0;  alias, 1 drivers
v0x5b0067aab350_0 .var "mem_read_out", 31 0;
v0x5b0067aab430_0 .net "reset", 0 0, v0x5b0067abe760_0;  alias, 1 drivers
v0x5b0067aab4d0_0 .net "write_reg_in", 4 0, v0x5b0067aa4180_0;  alias, 1 drivers
v0x5b0067aab590_0 .var "write_reg_out", 4 0;
S_0x5b0067aab940 .scope module, "alu_ex" "alu" 2 241, 2 387 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_sel";
    .port_info 3 /OUTPUT 32 "alu_out";
P_0x5b0067aabad0 .param/l "ADD" 0 2 393, C4<0000>;
P_0x5b0067aabb10 .param/l "AND" 0 2 395, C4<0010>;
P_0x5b0067aabb50 .param/l "MUL" 0 2 394, C4<0001>;
P_0x5b0067aabb90 .param/l "NOR" 0 2 398, C4<0101>;
P_0x5b0067aabbd0 .param/l "OR" 0 2 396, C4<0011>;
P_0x5b0067aabc10 .param/l "SLL" 0 2 399, C4<0110>;
P_0x5b0067aabc50 .param/l "SLT" 0 2 402, C4<1010>;
P_0x5b0067aabc90 .param/l "SRL" 0 2 400, C4<0111>;
P_0x5b0067aabcd0 .param/l "SUB" 0 2 401, C4<1000>;
P_0x5b0067aabd10 .param/l "XOR" 0 2 397, C4<0100>;
v0x5b0067aaa6e0_0 .net "a", 31 0, L_0x5b0067ad2980;  alias, 1 drivers
v0x5b0067aac290_0 .var "alu_out", 31 0;
v0x5b0067aac380_0 .net "alu_sel", 3 0, v0x5b0067aa72c0_0;  alias, 1 drivers
v0x5b0067aac480_0 .net "b", 31 0, L_0x5b0067ad21e0;  alias, 1 drivers
E_0x5b0067a97830 .event edge, v0x5b0067aa72c0_0, v0x5b0067aaa6e0_0, v0x5b0067aac480_0;
S_0x5b0067aac5d0 .scope module, "cache" "cache_controller" 2 288, 2 456 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cpu_read";
    .port_info 3 /INPUT 1 "cpu_write";
    .port_info 4 /INPUT 32 "cpu_addr";
    .port_info 5 /INPUT 32 "cpu_write_data";
    .port_info 6 /OUTPUT 32 "cpu_read_data";
    .port_info 7 /OUTPUT 1 "cache_stall";
    .port_info 8 /OUTPUT 1 "mem_write_en";
    .port_info 9 /OUTPUT 32 "mem_write_addr";
    .port_info 10 /OUTPUT 32 "mem_write_data";
    .port_info 11 /OUTPUT 1 "mem_read_en";
    .port_info 12 /OUTPUT 32 "mem_read_addr";
    .port_info 13 /INPUT 32 "mem_read_data";
P_0x5b0067aac7b0 .param/l "ALLOCATE" 0 2 498, C4<011>;
P_0x5b0067aac7f0 .param/l "COMPARE_TAG" 0 2 496, C4<001>;
P_0x5b0067aac830 .param/l "IDLE" 0 2 495, C4<000>;
P_0x5b0067aac870 .param/l "INDEX_BITS" 0 2 479, +C4<00000000000000000000000000000111>;
P_0x5b0067aac8b0 .param/l "NUM_SETS" 0 2 482, +C4<00000000000000000000000010000000>;
P_0x5b0067aac8f0 .param/l "OFFSET_BITS" 0 2 480, +C4<00000000000000000000000000000101>;
P_0x5b0067aac930 .param/l "TAG_BITS" 0 2 481, +C4<00000000000000000000000000010100>;
P_0x5b0067aac970 .param/l "WAYS" 0 2 478, +C4<00000000000000000000000000000010>;
P_0x5b0067aac9b0 .param/l "WORDS_PER_BLOCK" 0 2 483, +C4<00000000000000000000000000001000>;
P_0x5b0067aac9f0 .param/l "WRITE_BACK" 0 2 497, C4<010>;
P_0x5b0067aaca30 .param/l "WRITE_HIT" 0 2 499, C4<100>;
L_0x5b0067ad5880 .functor AND 1, L_0x5b0067ad4e60, L_0x5b0067ad5720, C4<1>, C4<1>;
L_0x5b0067ad5810 .functor AND 1, L_0x5b0067ad5990, L_0x5b0067ad6bc0, C4<1>, C4<1>;
L_0x5b0067ad6da0 .functor OR 1, L_0x5b0067ad5880, L_0x5b0067ad5810, C4<0>, C4<0>;
L_0x77b3ec186648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad030_0 .net *"_ivl_11", 3 0, L_0x77b3ec186648;  1 drivers
v0x5b0067aad110_0 .net *"_ivl_12", 11 0, L_0x5b0067ad4fa0;  1 drivers
L_0x77b3ec186690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad1f0_0 .net *"_ivl_15", 0 0, L_0x77b3ec186690;  1 drivers
L_0x77b3ec1866d8 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad2e0_0 .net/2u *"_ivl_16", 11 0, L_0x77b3ec1866d8;  1 drivers
v0x5b0067aad3c0_0 .net *"_ivl_19", 11 0, L_0x5b0067ad5080;  1 drivers
v0x5b0067aad4a0_0 .net *"_ivl_20", 19 0, L_0x5b0067ad5210;  1 drivers
v0x5b0067aad580_0 .net *"_ivl_22", 10 0, L_0x5b0067ad5300;  1 drivers
L_0x77b3ec186720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad660_0 .net *"_ivl_25", 3 0, L_0x77b3ec186720;  1 drivers
v0x5b0067aad740_0 .net *"_ivl_26", 11 0, L_0x5b0067ad5440;  1 drivers
L_0x77b3ec186768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad820_0 .net *"_ivl_29", 0 0, L_0x77b3ec186768;  1 drivers
L_0x77b3ec1867b0 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b0067aad900_0 .net/2u *"_ivl_30", 11 0, L_0x77b3ec1867b0;  1 drivers
v0x5b0067aad9e0_0 .net *"_ivl_33", 11 0, L_0x5b0067ad5590;  1 drivers
v0x5b0067aadac0_0 .net *"_ivl_34", 0 0, L_0x5b0067ad5720;  1 drivers
v0x5b0067aadb80_0 .net *"_ivl_38", 0 0, L_0x5b0067ad5990;  1 drivers
v0x5b0067aadc60_0 .net *"_ivl_40", 10 0, L_0x5b0067ad5a30;  1 drivers
L_0x77b3ec1867f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aadd40_0 .net *"_ivl_43", 3 0, L_0x77b3ec1867f8;  1 drivers
v0x5b0067aade20_0 .net *"_ivl_44", 11 0, L_0x5b0067ad5ba0;  1 drivers
L_0x77b3ec186840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aae010_0 .net *"_ivl_47", 0 0, L_0x77b3ec186840;  1 drivers
L_0x77b3ec186888 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b0067aae0f0_0 .net/2u *"_ivl_48", 11 0, L_0x77b3ec186888;  1 drivers
v0x5b0067aae1d0_0 .net *"_ivl_51", 11 0, L_0x5b0067ad5ce0;  1 drivers
L_0x77b3ec1868d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aae2b0_0 .net *"_ivl_56", 0 0, L_0x77b3ec1868d0;  1 drivers
v0x5b0067aae390_0 .net *"_ivl_57", 12 0, L_0x5b0067ad5eb0;  1 drivers
v0x5b0067aae470_0 .net *"_ivl_6", 0 0, L_0x5b0067ad4e60;  1 drivers
L_0x77b3ec186be8 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b0067aae550_0 .net/2u *"_ivl_61", 12 0, L_0x77b3ec186be8;  1 drivers
v0x5b0067aae630_0 .net *"_ivl_62", 12 0, L_0x5b0067ad5ff0;  1 drivers
v0x5b0067aae710_0 .net *"_ivl_64", 19 0, L_0x5b0067ad61d0;  1 drivers
v0x5b0067aae7f0_0 .net *"_ivl_66", 10 0, L_0x5b0067ad6270;  1 drivers
L_0x77b3ec186918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b0067aae8d0_0 .net *"_ivl_69", 3 0, L_0x77b3ec186918;  1 drivers
v0x5b0067aae9b0_0 .net *"_ivl_70", 11 0, L_0x5b0067ad6130;  1 drivers
L_0x77b3ec186960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aaea90_0 .net *"_ivl_73", 0 0, L_0x77b3ec186960;  1 drivers
L_0x77b3ec1869a8 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0x5b0067aaeb70_0 .net/2u *"_ivl_74", 11 0, L_0x77b3ec1869a8;  1 drivers
v0x5b0067aaec50_0 .net *"_ivl_77", 11 0, L_0x5b0067ad6670;  1 drivers
v0x5b0067aaed30_0 .net *"_ivl_8", 10 0, L_0x5b0067ad4f00;  1 drivers
L_0x77b3ec1869f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0067aaf020_0 .net *"_ivl_82", 0 0, L_0x77b3ec1869f0;  1 drivers
v0x5b0067aaf100_0 .net *"_ivl_83", 12 0, L_0x5b0067ad6870;  1 drivers
L_0x77b3ec186c30 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b0067aaf1e0_0 .net/2u *"_ivl_87", 12 0, L_0x77b3ec186c30;  1 drivers
v0x5b0067aaf2c0_0 .net *"_ivl_88", 12 0, L_0x5b0067ad69b0;  1 drivers
v0x5b0067aaf3a0_0 .net *"_ivl_90", 0 0, L_0x5b0067ad6bc0;  1 drivers
v0x5b0067aaf460_0 .net "addr_index", 6 0, L_0x5b0067ad4d20;  1 drivers
v0x5b0067aaf540_0 .net "addr_tag", 19 0, L_0x5b0067ad4bf0;  1 drivers
v0x5b0067aaf620_0 .net "addr_word_offset", 2 0, L_0x5b0067ad4dc0;  1 drivers
v0x5b0067aaf700_0 .var "alloc_counter", 2 0;
v0x5b0067aaf7e0_0 .net "cache_hit", 0 0, L_0x5b0067ad6da0;  1 drivers
v0x5b0067aaf8a0_0 .var "cache_stall", 0 0;
v0x5b0067aaf960_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067aafa00_0 .net "cpu_addr", 31 0, v0x5b0067aa3ac0_0;  alias, 1 drivers
v0x5b0067aafac0_0 .net "cpu_read", 0 0, v0x5b0067aa34a0_0;  alias, 1 drivers
v0x5b0067aafb60_0 .var "cpu_read_data", 31 0;
v0x5b0067aafc00_0 .net "cpu_write", 0 0, v0x5b0067aa37a0_0;  alias, 1 drivers
v0x5b0067aafcd0_0 .net "cpu_write_data", 31 0, v0x5b0067aa3fc0_0;  alias, 1 drivers
v0x5b0067aafda0 .array "data_block", 2047 0, 31 0;
v0x5b0067aafe40 .array "dirty_bit", 255 0, 0 0;
v0x5b0067aafee0_0 .var "hit_way", 0 0;
v0x5b0067aaff80_0 .var/i "i", 31 0;
v0x5b0067ab0060_0 .var/i "j", 31 0;
v0x5b0067ab0140_0 .var/i "k", 31 0;
v0x5b0067ab0220 .array "lru_bit", 127 0, 0 0;
v0x5b0067ab02c0_0 .var "mem_read_addr", 31 0;
v0x5b0067ab03a0_0 .net "mem_read_data", 31 0, L_0x5b0067ad73b0;  alias, 1 drivers
v0x5b0067ab0480_0 .var "mem_read_en", 0 0;
v0x5b0067ab0540_0 .var "mem_write_addr", 31 0;
v0x5b0067ab0620_0 .var "mem_write_data", 31 0;
v0x5b0067ab0700_0 .var "mem_write_en", 0 0;
v0x5b0067ab07c0_0 .net "reset", 0 0, v0x5b0067abe760_0;  alias, 1 drivers
v0x5b0067ab08f0_0 .var "saved_cpu_read", 0 0;
v0x5b0067ab09b0_0 .var "saved_cpu_write", 0 0;
v0x5b0067ab0a70_0 .var "saved_index", 6 0;
v0x5b0067ab0b50_0 .var "saved_tag", 19 0;
v0x5b0067ab0c30_0 .var "saved_word_offset", 2 0;
v0x5b0067ab0d10_0 .var "state", 2 0;
v0x5b0067ab0df0 .array "tag_field", 255 0, 19 0;
v0x5b0067ab0eb0 .array "valid_bit", 255 0, 0 0;
v0x5b0067ab0f50_0 .var "victim_way", 0 0;
v0x5b0067ab1010_0 .var "was_read", 0 0;
v0x5b0067ab10d0_0 .net "way0_hit", 0 0, L_0x5b0067ad5880;  1 drivers
v0x5b0067ab1190_0 .net "way1_hit", 0 0, L_0x5b0067ad5810;  1 drivers
v0x5b0067ab1250_0 .var "wb_counter", 2 0;
L_0x5b0067ad4bf0 .part v0x5b0067aa3ac0_0, 12, 20;
L_0x5b0067ad4d20 .part v0x5b0067aa3ac0_0, 5, 7;
L_0x5b0067ad4dc0 .part v0x5b0067aa3ac0_0, 2, 3;
L_0x5b0067ad4e60 .array/port v0x5b0067ab0eb0, L_0x5b0067ad5080;
L_0x5b0067ad4f00 .concat [ 7 4 0 0], v0x5b0067ab0a70_0, L_0x77b3ec186648;
L_0x5b0067ad4fa0 .concat [ 11 1 0 0], L_0x5b0067ad4f00, L_0x77b3ec186690;
L_0x5b0067ad5080 .arith/mult 12, L_0x5b0067ad4fa0, L_0x77b3ec1866d8;
L_0x5b0067ad5210 .array/port v0x5b0067ab0df0, L_0x5b0067ad5590;
L_0x5b0067ad5300 .concat [ 7 4 0 0], v0x5b0067ab0a70_0, L_0x77b3ec186720;
L_0x5b0067ad5440 .concat [ 11 1 0 0], L_0x5b0067ad5300, L_0x77b3ec186768;
L_0x5b0067ad5590 .arith/mult 12, L_0x5b0067ad5440, L_0x77b3ec1867b0;
L_0x5b0067ad5720 .cmp/eq 20, L_0x5b0067ad5210, v0x5b0067ab0b50_0;
L_0x5b0067ad5990 .array/port v0x5b0067ab0eb0, L_0x5b0067ad5ff0;
L_0x5b0067ad5a30 .concat [ 7 4 0 0], v0x5b0067ab0a70_0, L_0x77b3ec1867f8;
L_0x5b0067ad5ba0 .concat [ 11 1 0 0], L_0x5b0067ad5a30, L_0x77b3ec186840;
L_0x5b0067ad5ce0 .arith/mult 12, L_0x5b0067ad5ba0, L_0x77b3ec186888;
L_0x5b0067ad5eb0 .concat [ 12 1 0 0], L_0x5b0067ad5ce0, L_0x77b3ec1868d0;
L_0x5b0067ad5ff0 .arith/sum 13, L_0x5b0067ad5eb0, L_0x77b3ec186be8;
L_0x5b0067ad61d0 .array/port v0x5b0067ab0df0, L_0x5b0067ad69b0;
L_0x5b0067ad6270 .concat [ 7 4 0 0], v0x5b0067ab0a70_0, L_0x77b3ec186918;
L_0x5b0067ad6130 .concat [ 11 1 0 0], L_0x5b0067ad6270, L_0x77b3ec186960;
L_0x5b0067ad6670 .arith/mult 12, L_0x5b0067ad6130, L_0x77b3ec1869a8;
L_0x5b0067ad6870 .concat [ 12 1 0 0], L_0x5b0067ad6670, L_0x77b3ec1869f0;
L_0x5b0067ad69b0 .arith/sum 13, L_0x5b0067ad6870, L_0x77b3ec186c30;
L_0x5b0067ad6bc0 .cmp/eq 20, L_0x5b0067ad61d0, v0x5b0067ab0b50_0;
S_0x5b0067ab14f0 .scope module, "data_mem" "memoryFile" 2 305, 2 860 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
L_0x5b0067ad73b0 .functor BUFZ 32, L_0x5b0067ad6eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b0067ab16f0_0 .net *"_ivl_0", 31 0, L_0x5b0067ad6eb0;  1 drivers
v0x5b0067ab17f0_0 .net *"_ivl_10", 9 0, L_0x5b0067ad7220;  1 drivers
L_0x77b3ec186a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab18d0_0 .net *"_ivl_13", 1 0, L_0x77b3ec186a80;  1 drivers
v0x5b0067ab19c0_0 .net *"_ivl_3", 7 0, L_0x5b0067ad6f50;  1 drivers
v0x5b0067ab1aa0_0 .net *"_ivl_4", 7 0, L_0x5b0067ad70e0;  1 drivers
v0x5b0067ab1b80_0 .net *"_ivl_6", 5 0, L_0x5b0067ad6ff0;  1 drivers
L_0x77b3ec186a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab1c60_0 .net *"_ivl_8", 1 0, L_0x77b3ec186a38;  1 drivers
v0x5b0067ab1d40_0 .net "addr", 31 0, L_0x5b0067ad7470;  1 drivers
v0x5b0067ab1e20_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067ab1f50_0 .var/i "i", 31 0;
v0x5b0067ab2030 .array "mem", 255 0, 31 0;
v0x5b0067ab20f0_0 .net "readData", 31 0, L_0x5b0067ad73b0;  alias, 1 drivers
v0x5b0067ab21b0_0 .net "writeData", 31 0, v0x5b0067ab0620_0;  alias, 1 drivers
v0x5b0067ab2280_0 .net "writeEnable", 0 0, v0x5b0067ab0700_0;  alias, 1 drivers
E_0x5b0067a977b0 .event posedge, v0x5b0067aa3ba0_0;
L_0x5b0067ad6eb0 .array/port v0x5b0067ab2030, L_0x5b0067ad7220;
L_0x5b0067ad6f50 .part L_0x5b0067ad7470, 0, 8;
L_0x5b0067ad6ff0 .part L_0x5b0067ad6f50, 2, 6;
L_0x5b0067ad70e0 .concat [ 6 2 0 0], L_0x5b0067ad6ff0, L_0x77b3ec186a38;
L_0x5b0067ad7220 .concat [ 8 2 0 0], L_0x5b0067ad70e0, L_0x77b3ec186a80;
S_0x5b0067ab23e0 .scope module, "prog_mem" "programMem" 2 19, 2 881 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5b0067ab2a00_0 .net "instruction", 31 0, v0x5b0067ab2ae0_0;  alias, 1 drivers
v0x5b0067ab2ae0_0 .var "instruction_reg", 31 0;
v0x5b0067ab2ba0 .array "instructions", 0 127, 31 0;
v0x5b0067ab4080_0 .net "pc", 31 0, v0x5b0067abd4e0_0;  1 drivers
v0x5b0067ab2ba0_0 .array/port v0x5b0067ab2ba0, 0;
v0x5b0067ab2ba0_1 .array/port v0x5b0067ab2ba0, 1;
v0x5b0067ab2ba0_2 .array/port v0x5b0067ab2ba0, 2;
E_0x5b0067ab2590/0 .event edge, v0x5b0067ab4080_0, v0x5b0067ab2ba0_0, v0x5b0067ab2ba0_1, v0x5b0067ab2ba0_2;
v0x5b0067ab2ba0_3 .array/port v0x5b0067ab2ba0, 3;
v0x5b0067ab2ba0_4 .array/port v0x5b0067ab2ba0, 4;
v0x5b0067ab2ba0_5 .array/port v0x5b0067ab2ba0, 5;
v0x5b0067ab2ba0_6 .array/port v0x5b0067ab2ba0, 6;
E_0x5b0067ab2590/1 .event edge, v0x5b0067ab2ba0_3, v0x5b0067ab2ba0_4, v0x5b0067ab2ba0_5, v0x5b0067ab2ba0_6;
v0x5b0067ab2ba0_7 .array/port v0x5b0067ab2ba0, 7;
v0x5b0067ab2ba0_8 .array/port v0x5b0067ab2ba0, 8;
v0x5b0067ab2ba0_9 .array/port v0x5b0067ab2ba0, 9;
v0x5b0067ab2ba0_10 .array/port v0x5b0067ab2ba0, 10;
E_0x5b0067ab2590/2 .event edge, v0x5b0067ab2ba0_7, v0x5b0067ab2ba0_8, v0x5b0067ab2ba0_9, v0x5b0067ab2ba0_10;
v0x5b0067ab2ba0_11 .array/port v0x5b0067ab2ba0, 11;
v0x5b0067ab2ba0_12 .array/port v0x5b0067ab2ba0, 12;
v0x5b0067ab2ba0_13 .array/port v0x5b0067ab2ba0, 13;
v0x5b0067ab2ba0_14 .array/port v0x5b0067ab2ba0, 14;
E_0x5b0067ab2590/3 .event edge, v0x5b0067ab2ba0_11, v0x5b0067ab2ba0_12, v0x5b0067ab2ba0_13, v0x5b0067ab2ba0_14;
v0x5b0067ab2ba0_15 .array/port v0x5b0067ab2ba0, 15;
v0x5b0067ab2ba0_16 .array/port v0x5b0067ab2ba0, 16;
v0x5b0067ab2ba0_17 .array/port v0x5b0067ab2ba0, 17;
v0x5b0067ab2ba0_18 .array/port v0x5b0067ab2ba0, 18;
E_0x5b0067ab2590/4 .event edge, v0x5b0067ab2ba0_15, v0x5b0067ab2ba0_16, v0x5b0067ab2ba0_17, v0x5b0067ab2ba0_18;
v0x5b0067ab2ba0_19 .array/port v0x5b0067ab2ba0, 19;
v0x5b0067ab2ba0_20 .array/port v0x5b0067ab2ba0, 20;
v0x5b0067ab2ba0_21 .array/port v0x5b0067ab2ba0, 21;
v0x5b0067ab2ba0_22 .array/port v0x5b0067ab2ba0, 22;
E_0x5b0067ab2590/5 .event edge, v0x5b0067ab2ba0_19, v0x5b0067ab2ba0_20, v0x5b0067ab2ba0_21, v0x5b0067ab2ba0_22;
v0x5b0067ab2ba0_23 .array/port v0x5b0067ab2ba0, 23;
v0x5b0067ab2ba0_24 .array/port v0x5b0067ab2ba0, 24;
v0x5b0067ab2ba0_25 .array/port v0x5b0067ab2ba0, 25;
v0x5b0067ab2ba0_26 .array/port v0x5b0067ab2ba0, 26;
E_0x5b0067ab2590/6 .event edge, v0x5b0067ab2ba0_23, v0x5b0067ab2ba0_24, v0x5b0067ab2ba0_25, v0x5b0067ab2ba0_26;
v0x5b0067ab2ba0_27 .array/port v0x5b0067ab2ba0, 27;
v0x5b0067ab2ba0_28 .array/port v0x5b0067ab2ba0, 28;
v0x5b0067ab2ba0_29 .array/port v0x5b0067ab2ba0, 29;
v0x5b0067ab2ba0_30 .array/port v0x5b0067ab2ba0, 30;
E_0x5b0067ab2590/7 .event edge, v0x5b0067ab2ba0_27, v0x5b0067ab2ba0_28, v0x5b0067ab2ba0_29, v0x5b0067ab2ba0_30;
v0x5b0067ab2ba0_31 .array/port v0x5b0067ab2ba0, 31;
v0x5b0067ab2ba0_32 .array/port v0x5b0067ab2ba0, 32;
v0x5b0067ab2ba0_33 .array/port v0x5b0067ab2ba0, 33;
v0x5b0067ab2ba0_34 .array/port v0x5b0067ab2ba0, 34;
E_0x5b0067ab2590/8 .event edge, v0x5b0067ab2ba0_31, v0x5b0067ab2ba0_32, v0x5b0067ab2ba0_33, v0x5b0067ab2ba0_34;
v0x5b0067ab2ba0_35 .array/port v0x5b0067ab2ba0, 35;
v0x5b0067ab2ba0_36 .array/port v0x5b0067ab2ba0, 36;
v0x5b0067ab2ba0_37 .array/port v0x5b0067ab2ba0, 37;
v0x5b0067ab2ba0_38 .array/port v0x5b0067ab2ba0, 38;
E_0x5b0067ab2590/9 .event edge, v0x5b0067ab2ba0_35, v0x5b0067ab2ba0_36, v0x5b0067ab2ba0_37, v0x5b0067ab2ba0_38;
v0x5b0067ab2ba0_39 .array/port v0x5b0067ab2ba0, 39;
v0x5b0067ab2ba0_40 .array/port v0x5b0067ab2ba0, 40;
v0x5b0067ab2ba0_41 .array/port v0x5b0067ab2ba0, 41;
v0x5b0067ab2ba0_42 .array/port v0x5b0067ab2ba0, 42;
E_0x5b0067ab2590/10 .event edge, v0x5b0067ab2ba0_39, v0x5b0067ab2ba0_40, v0x5b0067ab2ba0_41, v0x5b0067ab2ba0_42;
v0x5b0067ab2ba0_43 .array/port v0x5b0067ab2ba0, 43;
v0x5b0067ab2ba0_44 .array/port v0x5b0067ab2ba0, 44;
v0x5b0067ab2ba0_45 .array/port v0x5b0067ab2ba0, 45;
v0x5b0067ab2ba0_46 .array/port v0x5b0067ab2ba0, 46;
E_0x5b0067ab2590/11 .event edge, v0x5b0067ab2ba0_43, v0x5b0067ab2ba0_44, v0x5b0067ab2ba0_45, v0x5b0067ab2ba0_46;
v0x5b0067ab2ba0_47 .array/port v0x5b0067ab2ba0, 47;
v0x5b0067ab2ba0_48 .array/port v0x5b0067ab2ba0, 48;
v0x5b0067ab2ba0_49 .array/port v0x5b0067ab2ba0, 49;
v0x5b0067ab2ba0_50 .array/port v0x5b0067ab2ba0, 50;
E_0x5b0067ab2590/12 .event edge, v0x5b0067ab2ba0_47, v0x5b0067ab2ba0_48, v0x5b0067ab2ba0_49, v0x5b0067ab2ba0_50;
v0x5b0067ab2ba0_51 .array/port v0x5b0067ab2ba0, 51;
v0x5b0067ab2ba0_52 .array/port v0x5b0067ab2ba0, 52;
v0x5b0067ab2ba0_53 .array/port v0x5b0067ab2ba0, 53;
v0x5b0067ab2ba0_54 .array/port v0x5b0067ab2ba0, 54;
E_0x5b0067ab2590/13 .event edge, v0x5b0067ab2ba0_51, v0x5b0067ab2ba0_52, v0x5b0067ab2ba0_53, v0x5b0067ab2ba0_54;
v0x5b0067ab2ba0_55 .array/port v0x5b0067ab2ba0, 55;
v0x5b0067ab2ba0_56 .array/port v0x5b0067ab2ba0, 56;
v0x5b0067ab2ba0_57 .array/port v0x5b0067ab2ba0, 57;
v0x5b0067ab2ba0_58 .array/port v0x5b0067ab2ba0, 58;
E_0x5b0067ab2590/14 .event edge, v0x5b0067ab2ba0_55, v0x5b0067ab2ba0_56, v0x5b0067ab2ba0_57, v0x5b0067ab2ba0_58;
v0x5b0067ab2ba0_59 .array/port v0x5b0067ab2ba0, 59;
v0x5b0067ab2ba0_60 .array/port v0x5b0067ab2ba0, 60;
v0x5b0067ab2ba0_61 .array/port v0x5b0067ab2ba0, 61;
v0x5b0067ab2ba0_62 .array/port v0x5b0067ab2ba0, 62;
E_0x5b0067ab2590/15 .event edge, v0x5b0067ab2ba0_59, v0x5b0067ab2ba0_60, v0x5b0067ab2ba0_61, v0x5b0067ab2ba0_62;
v0x5b0067ab2ba0_63 .array/port v0x5b0067ab2ba0, 63;
v0x5b0067ab2ba0_64 .array/port v0x5b0067ab2ba0, 64;
v0x5b0067ab2ba0_65 .array/port v0x5b0067ab2ba0, 65;
v0x5b0067ab2ba0_66 .array/port v0x5b0067ab2ba0, 66;
E_0x5b0067ab2590/16 .event edge, v0x5b0067ab2ba0_63, v0x5b0067ab2ba0_64, v0x5b0067ab2ba0_65, v0x5b0067ab2ba0_66;
v0x5b0067ab2ba0_67 .array/port v0x5b0067ab2ba0, 67;
v0x5b0067ab2ba0_68 .array/port v0x5b0067ab2ba0, 68;
v0x5b0067ab2ba0_69 .array/port v0x5b0067ab2ba0, 69;
v0x5b0067ab2ba0_70 .array/port v0x5b0067ab2ba0, 70;
E_0x5b0067ab2590/17 .event edge, v0x5b0067ab2ba0_67, v0x5b0067ab2ba0_68, v0x5b0067ab2ba0_69, v0x5b0067ab2ba0_70;
v0x5b0067ab2ba0_71 .array/port v0x5b0067ab2ba0, 71;
v0x5b0067ab2ba0_72 .array/port v0x5b0067ab2ba0, 72;
v0x5b0067ab2ba0_73 .array/port v0x5b0067ab2ba0, 73;
v0x5b0067ab2ba0_74 .array/port v0x5b0067ab2ba0, 74;
E_0x5b0067ab2590/18 .event edge, v0x5b0067ab2ba0_71, v0x5b0067ab2ba0_72, v0x5b0067ab2ba0_73, v0x5b0067ab2ba0_74;
v0x5b0067ab2ba0_75 .array/port v0x5b0067ab2ba0, 75;
v0x5b0067ab2ba0_76 .array/port v0x5b0067ab2ba0, 76;
v0x5b0067ab2ba0_77 .array/port v0x5b0067ab2ba0, 77;
v0x5b0067ab2ba0_78 .array/port v0x5b0067ab2ba0, 78;
E_0x5b0067ab2590/19 .event edge, v0x5b0067ab2ba0_75, v0x5b0067ab2ba0_76, v0x5b0067ab2ba0_77, v0x5b0067ab2ba0_78;
v0x5b0067ab2ba0_79 .array/port v0x5b0067ab2ba0, 79;
v0x5b0067ab2ba0_80 .array/port v0x5b0067ab2ba0, 80;
v0x5b0067ab2ba0_81 .array/port v0x5b0067ab2ba0, 81;
v0x5b0067ab2ba0_82 .array/port v0x5b0067ab2ba0, 82;
E_0x5b0067ab2590/20 .event edge, v0x5b0067ab2ba0_79, v0x5b0067ab2ba0_80, v0x5b0067ab2ba0_81, v0x5b0067ab2ba0_82;
v0x5b0067ab2ba0_83 .array/port v0x5b0067ab2ba0, 83;
v0x5b0067ab2ba0_84 .array/port v0x5b0067ab2ba0, 84;
v0x5b0067ab2ba0_85 .array/port v0x5b0067ab2ba0, 85;
v0x5b0067ab2ba0_86 .array/port v0x5b0067ab2ba0, 86;
E_0x5b0067ab2590/21 .event edge, v0x5b0067ab2ba0_83, v0x5b0067ab2ba0_84, v0x5b0067ab2ba0_85, v0x5b0067ab2ba0_86;
v0x5b0067ab2ba0_87 .array/port v0x5b0067ab2ba0, 87;
v0x5b0067ab2ba0_88 .array/port v0x5b0067ab2ba0, 88;
v0x5b0067ab2ba0_89 .array/port v0x5b0067ab2ba0, 89;
v0x5b0067ab2ba0_90 .array/port v0x5b0067ab2ba0, 90;
E_0x5b0067ab2590/22 .event edge, v0x5b0067ab2ba0_87, v0x5b0067ab2ba0_88, v0x5b0067ab2ba0_89, v0x5b0067ab2ba0_90;
v0x5b0067ab2ba0_91 .array/port v0x5b0067ab2ba0, 91;
v0x5b0067ab2ba0_92 .array/port v0x5b0067ab2ba0, 92;
v0x5b0067ab2ba0_93 .array/port v0x5b0067ab2ba0, 93;
v0x5b0067ab2ba0_94 .array/port v0x5b0067ab2ba0, 94;
E_0x5b0067ab2590/23 .event edge, v0x5b0067ab2ba0_91, v0x5b0067ab2ba0_92, v0x5b0067ab2ba0_93, v0x5b0067ab2ba0_94;
v0x5b0067ab2ba0_95 .array/port v0x5b0067ab2ba0, 95;
v0x5b0067ab2ba0_96 .array/port v0x5b0067ab2ba0, 96;
v0x5b0067ab2ba0_97 .array/port v0x5b0067ab2ba0, 97;
v0x5b0067ab2ba0_98 .array/port v0x5b0067ab2ba0, 98;
E_0x5b0067ab2590/24 .event edge, v0x5b0067ab2ba0_95, v0x5b0067ab2ba0_96, v0x5b0067ab2ba0_97, v0x5b0067ab2ba0_98;
v0x5b0067ab2ba0_99 .array/port v0x5b0067ab2ba0, 99;
v0x5b0067ab2ba0_100 .array/port v0x5b0067ab2ba0, 100;
v0x5b0067ab2ba0_101 .array/port v0x5b0067ab2ba0, 101;
v0x5b0067ab2ba0_102 .array/port v0x5b0067ab2ba0, 102;
E_0x5b0067ab2590/25 .event edge, v0x5b0067ab2ba0_99, v0x5b0067ab2ba0_100, v0x5b0067ab2ba0_101, v0x5b0067ab2ba0_102;
v0x5b0067ab2ba0_103 .array/port v0x5b0067ab2ba0, 103;
v0x5b0067ab2ba0_104 .array/port v0x5b0067ab2ba0, 104;
v0x5b0067ab2ba0_105 .array/port v0x5b0067ab2ba0, 105;
v0x5b0067ab2ba0_106 .array/port v0x5b0067ab2ba0, 106;
E_0x5b0067ab2590/26 .event edge, v0x5b0067ab2ba0_103, v0x5b0067ab2ba0_104, v0x5b0067ab2ba0_105, v0x5b0067ab2ba0_106;
v0x5b0067ab2ba0_107 .array/port v0x5b0067ab2ba0, 107;
v0x5b0067ab2ba0_108 .array/port v0x5b0067ab2ba0, 108;
v0x5b0067ab2ba0_109 .array/port v0x5b0067ab2ba0, 109;
v0x5b0067ab2ba0_110 .array/port v0x5b0067ab2ba0, 110;
E_0x5b0067ab2590/27 .event edge, v0x5b0067ab2ba0_107, v0x5b0067ab2ba0_108, v0x5b0067ab2ba0_109, v0x5b0067ab2ba0_110;
v0x5b0067ab2ba0_111 .array/port v0x5b0067ab2ba0, 111;
v0x5b0067ab2ba0_112 .array/port v0x5b0067ab2ba0, 112;
v0x5b0067ab2ba0_113 .array/port v0x5b0067ab2ba0, 113;
v0x5b0067ab2ba0_114 .array/port v0x5b0067ab2ba0, 114;
E_0x5b0067ab2590/28 .event edge, v0x5b0067ab2ba0_111, v0x5b0067ab2ba0_112, v0x5b0067ab2ba0_113, v0x5b0067ab2ba0_114;
v0x5b0067ab2ba0_115 .array/port v0x5b0067ab2ba0, 115;
v0x5b0067ab2ba0_116 .array/port v0x5b0067ab2ba0, 116;
v0x5b0067ab2ba0_117 .array/port v0x5b0067ab2ba0, 117;
v0x5b0067ab2ba0_118 .array/port v0x5b0067ab2ba0, 118;
E_0x5b0067ab2590/29 .event edge, v0x5b0067ab2ba0_115, v0x5b0067ab2ba0_116, v0x5b0067ab2ba0_117, v0x5b0067ab2ba0_118;
v0x5b0067ab2ba0_119 .array/port v0x5b0067ab2ba0, 119;
v0x5b0067ab2ba0_120 .array/port v0x5b0067ab2ba0, 120;
v0x5b0067ab2ba0_121 .array/port v0x5b0067ab2ba0, 121;
v0x5b0067ab2ba0_122 .array/port v0x5b0067ab2ba0, 122;
E_0x5b0067ab2590/30 .event edge, v0x5b0067ab2ba0_119, v0x5b0067ab2ba0_120, v0x5b0067ab2ba0_121, v0x5b0067ab2ba0_122;
v0x5b0067ab2ba0_123 .array/port v0x5b0067ab2ba0, 123;
v0x5b0067ab2ba0_124 .array/port v0x5b0067ab2ba0, 124;
v0x5b0067ab2ba0_125 .array/port v0x5b0067ab2ba0, 125;
v0x5b0067ab2ba0_126 .array/port v0x5b0067ab2ba0, 126;
E_0x5b0067ab2590/31 .event edge, v0x5b0067ab2ba0_123, v0x5b0067ab2ba0_124, v0x5b0067ab2ba0_125, v0x5b0067ab2ba0_126;
v0x5b0067ab2ba0_127 .array/port v0x5b0067ab2ba0, 127;
E_0x5b0067ab2590/32 .event edge, v0x5b0067ab2ba0_127;
E_0x5b0067ab2590 .event/or E_0x5b0067ab2590/0, E_0x5b0067ab2590/1, E_0x5b0067ab2590/2, E_0x5b0067ab2590/3, E_0x5b0067ab2590/4, E_0x5b0067ab2590/5, E_0x5b0067ab2590/6, E_0x5b0067ab2590/7, E_0x5b0067ab2590/8, E_0x5b0067ab2590/9, E_0x5b0067ab2590/10, E_0x5b0067ab2590/11, E_0x5b0067ab2590/12, E_0x5b0067ab2590/13, E_0x5b0067ab2590/14, E_0x5b0067ab2590/15, E_0x5b0067ab2590/16, E_0x5b0067ab2590/17, E_0x5b0067ab2590/18, E_0x5b0067ab2590/19, E_0x5b0067ab2590/20, E_0x5b0067ab2590/21, E_0x5b0067ab2590/22, E_0x5b0067ab2590/23, E_0x5b0067ab2590/24, E_0x5b0067ab2590/25, E_0x5b0067ab2590/26, E_0x5b0067ab2590/27, E_0x5b0067ab2590/28, E_0x5b0067ab2590/29, E_0x5b0067ab2590/30, E_0x5b0067ab2590/31, E_0x5b0067ab2590/32;
S_0x5b0067ab41c0 .scope module, "regFile" "registerFile" 2 80, 2 423 0, S_0x5b0067a51770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 5 "readReg1";
    .port_info 5 /INPUT 5 "readReg2";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0x5b0067a56c20 .functor AND 1, L_0x5b0067ad7c70, L_0x5b0067acf240, C4<1>, C4<1>;
L_0x5b0067a72bd0 .functor AND 1, L_0x5b0067a56c20, L_0x5b0067acf410, C4<1>, C4<1>;
L_0x5b0067a70020 .functor AND 1, L_0x5b0067ad7c70, L_0x5b0067acf940, C4<1>, C4<1>;
L_0x5b00679e9ed0 .functor AND 1, L_0x5b0067a70020, L_0x5b0067acfb00, C4<1>, C4<1>;
v0x5b0067ab44c0_0 .net *"_ivl_0", 0 0, L_0x5b0067acf240;  1 drivers
v0x5b0067ab4580_0 .net *"_ivl_10", 31 0, L_0x5b0067acf5a0;  1 drivers
v0x5b0067ab4660_0 .net *"_ivl_12", 6 0, L_0x5b0067acf640;  1 drivers
L_0x77b3ec1860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab4750_0 .net *"_ivl_15", 1 0, L_0x77b3ec1860f0;  1 drivers
v0x5b0067ab4830_0 .net *"_ivl_18", 0 0, L_0x5b0067acf940;  1 drivers
v0x5b0067ab4940_0 .net *"_ivl_21", 0 0, L_0x5b0067a70020;  1 drivers
L_0x77b3ec186138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab4a00_0 .net/2u *"_ivl_22", 4 0, L_0x77b3ec186138;  1 drivers
v0x5b0067ab4ae0_0 .net *"_ivl_24", 0 0, L_0x5b0067acfb00;  1 drivers
v0x5b0067ab4ba0_0 .net *"_ivl_27", 0 0, L_0x5b00679e9ed0;  1 drivers
v0x5b0067ab4cf0_0 .net *"_ivl_28", 31 0, L_0x5b0067acfc90;  1 drivers
v0x5b0067ab4dd0_0 .net *"_ivl_3", 0 0, L_0x5b0067a56c20;  1 drivers
v0x5b0067ab4e90_0 .net *"_ivl_30", 6 0, L_0x5b0067acfd80;  1 drivers
L_0x77b3ec186180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab4f70_0 .net *"_ivl_33", 1 0, L_0x77b3ec186180;  1 drivers
L_0x77b3ec1860a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0067ab5050_0 .net/2u *"_ivl_4", 4 0, L_0x77b3ec1860a8;  1 drivers
v0x5b0067ab5130_0 .net *"_ivl_6", 0 0, L_0x5b0067acf410;  1 drivers
v0x5b0067ab51f0_0 .net *"_ivl_9", 0 0, L_0x5b0067a72bd0;  1 drivers
v0x5b0067ab52b0_0 .net "clk", 0 0, v0x5b0067abe110_0;  alias, 1 drivers
v0x5b0067ab5350_0 .var/i "i", 31 0;
v0x5b0067ab5430_0 .net "readData1", 31 0, L_0x5b0067acf7b0;  alias, 1 drivers
v0x5b0067ab54f0_0 .net "readData2", 31 0, L_0x5b0067acfec0;  alias, 1 drivers
v0x5b0067ab55c0_0 .net "readReg1", 4 0, L_0x5b0067aceea0;  alias, 1 drivers
v0x5b0067ab5690_0 .net "readReg2", 4 0, L_0x5b0067acf010;  alias, 1 drivers
v0x5b0067ab5760 .array "registers", 31 0, 31 0;
v0x5b0067ab5800_0 .net "writeData", 31 0, L_0x5b0067ad7800;  alias, 1 drivers
v0x5b0067ab58e0_0 .net "writeEnable", 0 0, L_0x5b0067ad7c70;  alias, 1 drivers
v0x5b0067ab59a0_0 .net "writeReg", 4 0, L_0x5b0067ad79d0;  alias, 1 drivers
L_0x5b0067acf240 .cmp/eq 5, L_0x5b0067aceea0, L_0x5b0067ad79d0;
L_0x5b0067acf410 .cmp/ne 5, L_0x5b0067aceea0, L_0x77b3ec1860a8;
L_0x5b0067acf5a0 .array/port v0x5b0067ab5760, L_0x5b0067acf640;
L_0x5b0067acf640 .concat [ 5 2 0 0], L_0x5b0067aceea0, L_0x77b3ec1860f0;
L_0x5b0067acf7b0 .functor MUXZ 32, L_0x5b0067acf5a0, L_0x5b0067ad7800, L_0x5b0067a72bd0, C4<>;
L_0x5b0067acf940 .cmp/eq 5, L_0x5b0067acf010, L_0x5b0067ad79d0;
L_0x5b0067acfb00 .cmp/ne 5, L_0x5b0067acf010, L_0x77b3ec186138;
L_0x5b0067acfc90 .array/port v0x5b0067ab5760, L_0x5b0067acfd80;
L_0x5b0067acfd80 .concat [ 5 2 0 0], L_0x5b0067acf010, L_0x77b3ec186180;
L_0x5b0067acfec0 .functor MUXZ 32, L_0x5b0067acfc90, L_0x5b0067ad7800, L_0x5b00679e9ed0, C4<>;
    .scope S_0x5b0067ab23e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067ab2ae0_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 21727256, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 1151104, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537133062, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2890006528, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 599654392, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2946760708, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2948530176, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 8929322, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 285212675, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 545587199, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2411659264, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2409889796, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 8523800, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 292159490, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 23683106, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 25919520, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 21583906, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 23748644, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 25716773, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2903310336, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460836, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 556400639, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 354484220, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537460768, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366308416, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2903113856, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 556400639, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 354484218, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537468928, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 537526304, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2366308352, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 2368471040, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 558563327, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 356581368, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0067ab2ba0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5b0067ab23e0;
T_1 ;
    %wait E_0x5b0067ab2590;
    %ix/getv 4, v0x5b0067ab4080_0;
    %load/vec4a v0x5b0067ab2ba0, 4;
    %store/vec4 v0x5b0067ab2ae0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b0067a89330;
T_2 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067aaa220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa9f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aaa110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b0067aaa310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5b0067aa9f00_0;
    %assign/vec4 v0x5b0067aa9f00_0, 0;
    %load/vec4 v0x5b0067aaa110_0;
    %assign/vec4 v0x5b0067aaa110_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5b0067aa9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa9f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aaa110_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5b0067aa9e40_0;
    %assign/vec4 v0x5b0067aa9f00_0, 0;
    %load/vec4 v0x5b0067aa9fe0_0;
    %assign/vec4 v0x5b0067aaa110_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b0067a288f0;
T_3 ;
    %wait E_0x5b0067a5ce40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a6f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa28b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a72c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a72340_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a700d0_0, 0, 1;
    %load/vec4 v0x5b0067aa2bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %load/vec4 v0x5b0067aa2af0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a700d0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a6f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa27f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa28b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a72c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a72340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a72c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a72340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a700d0_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067aa2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a56e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa2970_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b0067a56d40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067a700d0_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b0067ab41c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067ab5350_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5b0067ab5350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b0067ab5350_0;
    %store/vec4a v0x5b0067ab5760, 4, 0;
    %load/vec4 v0x5b0067ab5350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067ab5350_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5b0067ab41c0;
T_5 ;
    %wait E_0x5b0067a977b0;
    %load/vec4 v0x5b0067ab58e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5b0067ab59a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b0067ab5800_0;
    %load/vec4 v0x5b0067ab59a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab5760, 0, 4;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab5760, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b0067a88fe0;
T_6 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067aa8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa9120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa92d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa8920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7480_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b0067aa72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa85c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5b0067aa8320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa8460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa9120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa92d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa8920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7480_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b0067aa72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa85c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5b0067aa93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7480_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b0067aa72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa7a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa85c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5b0067aa86b0_0;
    %assign/vec4 v0x5b0067aa8780_0, 0;
    %load/vec4 v0x5b0067aa8a00_0;
    %assign/vec4 v0x5b0067aa8cf0_0, 0;
    %load/vec4 v0x5b0067aa8dd0_0;
    %assign/vec4 v0x5b0067aa8eb0_0, 0;
    %load/vec4 v0x5b0067aa83c0_0;
    %assign/vec4 v0x5b0067aa8460_0, 0;
    %load/vec4 v0x5b0067aa9060_0;
    %assign/vec4 v0x5b0067aa9120_0, 0;
    %load/vec4 v0x5b0067aa9210_0;
    %assign/vec4 v0x5b0067aa92d0_0, 0;
    %load/vec4 v0x5b0067aa8840_0;
    %assign/vec4 v0x5b0067aa8920_0, 0;
    %load/vec4 v0x5b0067aa80f0_0;
    %assign/vec4 v0x5b0067aa8190_0, 0;
    %load/vec4 v0x5b0067aa7b00_0;
    %assign/vec4 v0x5b0067aa7bd0_0, 0;
    %load/vec4 v0x5b0067aa7de0_0;
    %assign/vec4 v0x5b0067aa7eb0_0, 0;
    %load/vec4 v0x5b0067aa7c70_0;
    %assign/vec4 v0x5b0067aa7d10_0, 0;
    %load/vec4 v0x5b0067aa7f80_0;
    %assign/vec4 v0x5b0067aa8050_0, 0;
    %load/vec4 v0x5b0067aa76b0_0;
    %assign/vec4 v0x5b0067aa7780_0, 0;
    %load/vec4 v0x5b0067aa7520_0;
    %assign/vec4 v0x5b0067aa7610_0, 0;
    %load/vec4 v0x5b0067aa7380_0;
    %assign/vec4 v0x5b0067aa7480_0, 0;
    %load/vec4 v0x5b0067aa71e0_0;
    %assign/vec4 v0x5b0067aa72c0_0, 0;
    %load/vec4 v0x5b0067aa7820_0;
    %assign/vec4 v0x5b0067aa78c0_0, 0;
    %load/vec4 v0x5b0067aa7990_0;
    %assign/vec4 v0x5b0067aa7a30_0, 0;
    %load/vec4 v0x5b0067aa8500_0;
    %assign/vec4 v0x5b0067aa85c0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b0067a88080;
T_7 ;
    %wait E_0x5b0067a63620;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0067aa4810_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0067aa48b0_0, 0, 2;
    %load/vec4 v0x5b0067aa4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b0067aa4770_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x5b0067aa4690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x5b0067aa4690_0;
    %load/vec4 v0x5b0067aa4970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b0067aa4810_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5b0067aa4c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.9, 10;
    %load/vec4 v0x5b0067aa4b80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x5b0067aa4b80_0;
    %load/vec4 v0x5b0067aa4970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b0067aa4810_0, 0, 2;
T_7.6 ;
T_7.3 ;
    %load/vec4 v0x5b0067aa4770_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.13, 10;
    %load/vec4 v0x5b0067aa4690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x5b0067aa4690_0;
    %load/vec4 v0x5b0067aa4aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b0067aa48b0_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5b0067aa4c60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.17, 10;
    %load/vec4 v0x5b0067aa4b80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x5b0067aa4b80_0;
    %load/vec4 v0x5b0067aa4aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b0067aa48b0_0, 0, 2;
T_7.14 ;
T_7.11 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b0067a88400;
T_8 ;
    %wait E_0x5b0067a97ad0;
    %load/vec4 v0x5b0067aa5ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067aa6900_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b0067aa5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5b0067aa6840_0;
    %store/vec4 v0x5b0067aa6900_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5b0067aa6840_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.5, 8;
    %load/vec4 v0x5b0067aa6300_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.5;
    %flag_get/vec4 8;
    %jmp/1 T_8.4, 8;
    %load/vec4 v0x5b0067aa6000_0;
    %or;
T_8.4;
    %store/vec4 v0x5b0067aa6900_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b0067aab940;
T_9 ;
    %wait E_0x5b0067a97830;
    %load/vec4 v0x5b0067aac380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %add;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %mul;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %and;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %or;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %xor;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %or;
    %inv;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %sub;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x5b0067aaa6e0_0;
    %load/vec4 v0x5b0067aac480_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x5b0067aac290_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b0067a649a0;
T_10 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067aa3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa3ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa3fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aa4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa34a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa3620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa3170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aa32d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aa3d40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5b0067aa39e0_0;
    %assign/vec4 v0x5b0067aa3ac0_0, 0;
    %load/vec4 v0x5b0067aa3ee0_0;
    %assign/vec4 v0x5b0067aa3fc0_0, 0;
    %load/vec4 v0x5b0067aa40a0_0;
    %assign/vec4 v0x5b0067aa4180_0, 0;
    %load/vec4 v0x5b0067aa3860_0;
    %assign/vec4 v0x5b0067aa3920_0, 0;
    %load/vec4 v0x5b0067aa3390_0;
    %assign/vec4 v0x5b0067aa34a0_0, 0;
    %load/vec4 v0x5b0067aa36e0_0;
    %assign/vec4 v0x5b0067aa37a0_0, 0;
    %load/vec4 v0x5b0067aa3560_0;
    %assign/vec4 v0x5b0067aa3620_0, 0;
    %load/vec4 v0x5b0067aa3090_0;
    %assign/vec4 v0x5b0067aa3170_0, 0;
    %load/vec4 v0x5b0067aa3230_0;
    %assign/vec4 v0x5b0067aa32d0_0, 0;
    %load/vec4 v0x5b0067aa3c60_0;
    %assign/vec4 v0x5b0067aa3d40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b0067aac5d0;
T_11 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067ab07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aafb60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab1250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067aaf700_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067aaff80_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5b0067aaff80_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5b0067aaff80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0220, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067ab0140_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5b0067ab0140_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b0067aaff80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5b0067ab0140_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0eb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b0067aaff80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5b0067ab0140_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafe40, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5b0067aaff80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5b0067ab0140_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0df0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067ab0060_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5b0067ab0060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b0067aaff80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x5b0067ab0140_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 42;
    %add;
    %pad/s 43;
    %load/vec4 v0x5b0067ab0060_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafda0, 0, 4;
    %load/vec4 v0x5b0067ab0060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067ab0060_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %load/vec4 v0x5b0067ab0140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067ab0140_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5b0067aaff80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067aaff80_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5b0067ab0d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0480_0, 0;
    %load/vec4 v0x5b0067aafac0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.17, 8;
    %load/vec4 v0x5b0067aafc00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.17;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x5b0067aaf540_0;
    %assign/vec4 v0x5b0067ab0b50_0, 0;
    %load/vec4 v0x5b0067aaf460_0;
    %assign/vec4 v0x5b0067ab0a70_0, 0;
    %load/vec4 v0x5b0067aaf620_0;
    %assign/vec4 v0x5b0067ab0c30_0, 0;
    %load/vec4 v0x5b0067aafac0_0;
    %assign/vec4 v0x5b0067ab08f0_0, 0;
    %load/vec4 v0x5b0067aafc00_0;
    %assign/vec4 v0x5b0067ab09b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
T_11.15 ;
    %jmp T_11.14;
T_11.9 ;
    %load/vec4 v0x5b0067aaf7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x5b0067ab10d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %assign/vec4 v0x5b0067aafee0_0, 0;
    %load/vec4 v0x5b0067ab08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x5b0067ab10d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067ab0c30_0;
    %pad/u 5;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafda0, 4;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %pushi/vec4 8, 0, 5;
    %pad/s 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5b0067ab0c30_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafda0, 4;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %assign/vec4 v0x5b0067aafb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %load/vec4 v0x5b0067ab10d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0220, 0, 4;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0x5b0067ab09b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
T_11.28 ;
T_11.23 ;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x5b0067ab08f0_0;
    %assign/vec4 v0x5b0067ab1010_0, 0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0f50_0, 0;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b0067ab0f50_0, 0;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0220, 4;
    %assign/vec4 v0x5b0067ab0f50_0, 0;
T_11.33 ;
T_11.31 ;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 5;
    %load/vec4a v0x5b0067ab0220, 5;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.38, 9;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 5;
    %load/vec4a v0x5b0067ab0220, 5;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafe40, 4;
    %and;
T_11.38;
    %flag_set/vec4 8;
    %jmp/1 T_11.37, 8;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.40, 11;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %and;
T_11.40;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.39, 10;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafe40, 4;
    %and;
T_11.39;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.37;
    %jmp/1 T_11.36, 8;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %pushi/vec4 1, 0, 2;
    %pad/s 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.42, 11;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0eb0, 4;
    %and;
T_11.42;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.41, 10;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafe40, 4;
    %and;
T_11.41;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.36;
    %jmp/0xz  T_11.34, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab1250_0, 0;
    %jmp T_11.35;
T_11.34 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067aaf700_0, 0;
T_11.35 ;
T_11.19 ;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v0x5b0067aafcd0_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067aafee0_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5b0067ab0c30_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafda0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067aafee0_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafe40, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %load/vec4 v0x5b0067aafee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.43, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.44, 8;
T_11.43 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.44, 8;
 ; End of false expr.
    %blend;
T_11.44;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0220, 0, 4;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b0067ab0700_0, 0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067ab0df0, 4;
    %load/vec4 v0x5b0067ab0a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0067ab1250_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5b0067ab0540_0, 0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5b0067ab1250_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafda0, 4;
    %assign/vec4 v0x5b0067ab0620_0, 0;
    %load/vec4 v0x5b0067ab1250_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0700_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067aaf700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab1250_0, 0;
    %jmp T_11.46;
T_11.45 ;
    %load/vec4 v0x5b0067ab1250_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5b0067ab1250_0, 0;
T_11.46 ;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b0067ab0480_0, 0;
    %load/vec4 v0x5b0067ab0b50_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0067aaf700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5b0067ab02c0_0, 0;
    %load/vec4 v0x5b0067aaf700_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_11.49, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x5b0067ab0480_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_11.49;
    %jmp/0xz  T_11.47, 5;
    %load/vec4 v0x5b0067ab03a0_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5b0067aaf700_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafda0, 0, 4;
T_11.47 ;
    %load/vec4 v0x5b0067aaf700_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.50, 4;
    %load/vec4 v0x5b0067ab03a0_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %pushi/vec4 7, 0, 4;
    %pad/s 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafda0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0eb0, 0, 4;
    %load/vec4 v0x5b0067ab0b50_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0df0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 11;
    %pad/u 12;
    %muli 2, 0, 12;
    %pad/u 13;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 3;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067aafe40, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab0480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067aaf700_0, 0;
    %load/vec4 v0x5b0067ab0f50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.52, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.53, 8;
T_11.52 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.53, 8;
 ; End of false expr.
    %blend;
T_11.53;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab0220, 0, 4;
    %load/vec4 v0x5b0067ab1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.54, 8;
    %load/vec4 v0x5b0067ab0a70_0;
    %pad/u 14;
    %pad/u 18;
    %muli 16, 0, 18;
    %pad/u 19;
    %load/vec4 v0x5b0067ab0f50_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v0x5b0067ab0c30_0;
    %pad/u 5;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5b0067aafda0, 4;
    %assign/vec4 v0x5b0067aafb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaf8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
    %jmp T_11.55;
T_11.54 ;
    %load/vec4 v0x5b0067ab0f50_0;
    %assign/vec4 v0x5b0067aafee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5b0067ab0d10_0, 0;
T_11.55 ;
    %jmp T_11.51;
T_11.50 ;
    %load/vec4 v0x5b0067aaf700_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5b0067aaf700_0, 0;
T_11.51 ;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b0067ab14f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067ab1f50_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5b0067ab1f50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b0067ab1f50_0;
    %store/vec4a v0x5b0067ab2030, 4, 0;
    %load/vec4 v0x5b0067ab1f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067ab1f50_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5b0067ab14f0;
T_13 ;
    %wait E_0x5b0067a977b0;
    %load/vec4 v0x5b0067ab2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5b0067ab21b0_0;
    %load/vec4 v0x5b0067ab1d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0067ab2030, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b0067aaa550;
T_14 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067aab430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aab350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aaaf80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b0067aab590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaacd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaaa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067aaab40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0067aab1b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5b0067aab270_0;
    %assign/vec4 v0x5b0067aab350_0, 0;
    %load/vec4 v0x5b0067aaaeb0_0;
    %assign/vec4 v0x5b0067aaaf80_0, 0;
    %load/vec4 v0x5b0067aab4d0_0;
    %assign/vec4 v0x5b0067aab590_0, 0;
    %load/vec4 v0x5b0067aaad70_0;
    %assign/vec4 v0x5b0067aaae10_0, 0;
    %load/vec4 v0x5b0067aaabe0_0;
    %assign/vec4 v0x5b0067aaacd0_0, 0;
    %load/vec4 v0x5b0067aaa940_0;
    %assign/vec4 v0x5b0067aaaa00_0, 0;
    %load/vec4 v0x5b0067aaaaa0_0;
    %assign/vec4 v0x5b0067aaab40_0, 0;
    %load/vec4 v0x5b0067aab0c0_0;
    %assign/vec4 v0x5b0067aab1b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b0067a51770;
T_15 ;
    %wait E_0x5b0067a97930;
    %load/vec4 v0x5b0067ab6040_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x5b0067abb310_0;
    %store/vec4 v0x5b0067ab86c0_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x5b0067ab9c40_0;
    %store/vec4 v0x5b0067ab86c0_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x5b0067aba140_0;
    %store/vec4 v0x5b0067ab86c0_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5b0067ab60e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %load/vec4 v0x5b0067abb3b0_0;
    %store/vec4 v0x5b0067ab88e0_0, 0, 32;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5b0067ab9c40_0;
    %store/vec4 v0x5b0067ab88e0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x5b0067aba140_0;
    %store/vec4 v0x5b0067ab88e0_0, 0, 32;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5b0067a51770;
T_16 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067abd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b0067ab8cf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5b0067ab8c30_0;
    %assign/vec4 v0x5b0067ab8cf0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5b0067a51770;
T_17 ;
    %wait E_0x5b0067a69270;
    %load/vec4 v0x5b0067abd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5b0067abb9d0_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5b0067ab8c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5b0067ab8e90_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5b0067abbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5b0067abbe60_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5b0067abbc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5b0067abbf40_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5b0067aba280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x5b0067abd4e0_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5b0067abd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x5b0067abd4e0_0;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5b0067abd4e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b0067abd4e0_0, 0;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5b0067a8ed10;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067abe110_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b0067abe110_0;
    %inv;
    %store/vec4 v0x5b0067abe110_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5b0067a8ed10;
T_19 ;
    %vpi_call 2 1556 "$dumpfile", "hw_cached.vcd" {0 0 0};
    %vpi_call 2 1557 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b0067a8ed10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0067abe760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abe200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abdd60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abde60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abdf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abe030_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b0067abe420_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067abe5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067abe6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0067abe500_0, 0, 32;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0067abe760_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 1573 "$display", "TIMEOUT after %d cycles", v0x5b0067abe200_0 {0 0 0};
    %vpi_call 2 1574 "$display", "Branches taken: %d", v0x5b0067abdd60_0 {0 0 0};
    %vpi_call 2 1575 "$display", "Final PC: %d", v0x5b0067abd4e0_0 {0 0 0};
    %vpi_call 2 1576 "$display", "Final $t1 (r9): %d (0x%h)", &A<v0x5b0067ab5760, 9>, &A<v0x5b0067ab5760, 9> {0 0 0};
    %vpi_call 2 1577 "$display", "Final $t0 (r8): %d", &A<v0x5b0067ab5760, 8> {0 0 0};
    %vpi_call 2 1578 "$display", "\000" {0 0 0};
    %vpi_call 2 1579 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1580 "$display", "Total memory accesses: %d", v0x5b0067abde60_0 {0 0 0};
    %vpi_call 2 1581 "$display", "Cache hits:            %d", v0x5b0067abdf40_0 {0 0 0};
    %vpi_call 2 1582 "$display", "Cache misses:          %d", v0x5b0067abe030_0 {0 0 0};
    %load/vec4 v0x5b0067abde60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x5b0067abdf40_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5b0067abde60_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5b0067abe380_0;
    %vpi_call 2 1585 "$display", "Hit rate:              %.2f%%", v0x5b0067abe380_0 {0 0 0};
T_19.0 ;
    %vpi_call 2 1587 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5b0067a8ed10;
T_20 ;
    %wait E_0x5b0067a977b0;
    %load/vec4 v0x5b0067abe2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 1593 "$display", "Program completed at time %t", $time {0 0 0};
    %vpi_call 2 1594 "$display", "Total cycles: %d, Branches taken: %d", v0x5b0067abe200_0, v0x5b0067abdd60_0 {0 0 0};
    %vpi_call 2 1595 "$display", "Final $t0 (r8): %d, Final $t1 (r9): %d", &A<v0x5b0067ab5760, 8>, &A<v0x5b0067ab5760, 9> {0 0 0};
    %vpi_call 2 1596 "$display", "\000" {0 0 0};
    %vpi_call 2 1597 "$display", "===== Cache Statistics =====" {0 0 0};
    %vpi_call 2 1598 "$display", "Total memory accesses: %d", v0x5b0067abde60_0 {0 0 0};
    %vpi_call 2 1599 "$display", "Cache hits:            %d", v0x5b0067abdf40_0 {0 0 0};
    %vpi_call 2 1600 "$display", "Cache misses:          %d", v0x5b0067abe030_0 {0 0 0};
    %load/vec4 v0x5b0067abde60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x5b0067abdf40_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5b0067abde60_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x5b0067abe380_0;
    %vpi_call 2 1603 "$display", "Hit rate:              %.2f%%", v0x5b0067abe380_0 {0 0 0};
T_20.2 ;
    %delay 1000, 0;
    %vpi_call 2 1605 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x5b0067abe760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5b0067abe200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067abe200_0, 0, 32;
    %load/vec4 v0x5b0067ab8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5b0067abdd60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067abdd60_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x5b0067ab0d10_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_20.10, 4;
    %load/vec4 v0x5b0067abe420_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5b0067abde60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067abde60_0, 0, 32;
    %load/vec4 v0x5b0067aaf7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x5b0067abdf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067abdf40_0, 0, 32;
    %load/vec4 v0x5b0067abde60_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.13, 5;
    %load/vec4 v0x5b0067ab0b50_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0067ab0c30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %vpi_call 2 1621 "$display", "  Access %d: HIT - addr=0x%h, R=%b W=%b", v0x5b0067abde60_0, S<0,vec4,u32>, v0x5b0067ab08f0_0, v0x5b0067ab09b0_0 {1 0 0};
T_20.13 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x5b0067abe030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0067abe030_0, 0, 32;
    %load/vec4 v0x5b0067abde60_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.15, 5;
    %load/vec4 v0x5b0067ab0b50_0;
    %load/vec4 v0x5b0067ab0a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0067ab0c30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %vpi_call 2 1628 "$display", "  Access %d: MISS - addr=0x%h, R=%b W=%b", v0x5b0067abde60_0, S<0,vec4,u32>, v0x5b0067ab08f0_0, v0x5b0067ab09b0_0 {1 0 0};
T_20.15 ;
T_20.12 ;
T_20.8 ;
    %load/vec4 v0x5b0067ab0d10_0;
    %store/vec4 v0x5b0067abe420_0, 0, 3;
    %load/vec4 v0x5b0067ab98d0_0;
    %store/vec4 v0x5b0067abe5e0_0, 0, 1;
    %load/vec4 v0x5b0067ab9ab0_0;
    %store/vec4 v0x5b0067abe6a0_0, 0, 1;
    %load/vec4 v0x5b0067ab9c40_0;
    %store/vec4 v0x5b0067abe500_0, 0, 32;
T_20.4 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cached_processor.v";
