
zephyr.elf:     file format elf32-littlearm


Disassembly of section .boot2:

10000000 <.boot2>:
10000000:	4b32b500 	.word	0x4b32b500
10000004:	60582021 	.word	0x60582021
10000008:	21026898 	.word	0x21026898
1000000c:	60984388 	.word	0x60984388
10000010:	611860d8 	.word	0x611860d8
10000014:	4b2e6158 	.word	0x4b2e6158
10000018:	60992100 	.word	0x60992100
1000001c:	61592104 	.word	0x61592104
10000020:	22f02101 	.word	0x22f02101
10000024:	492b5099 	.word	0x492b5099
10000028:	21016019 	.word	0x21016019
1000002c:	20356099 	.word	0x20356099
10000030:	f844f000 	.word	0xf844f000
10000034:	42902202 	.word	0x42902202
10000038:	2106d014 	.word	0x2106d014
1000003c:	f0006619 	.word	0xf0006619
10000040:	6e19f834 	.word	0x6e19f834
10000044:	66192101 	.word	0x66192101
10000048:	66182000 	.word	0x66182000
1000004c:	f000661a 	.word	0xf000661a
10000050:	6e19f82c 	.word	0x6e19f82c
10000054:	6e196e19 	.word	0x6e196e19
10000058:	f0002005 	.word	0xf0002005
1000005c:	2101f82f 	.word	0x2101f82f
10000060:	d1f94208 	.word	0xd1f94208
10000064:	60992100 	.word	0x60992100
10000068:	6019491b 	.word	0x6019491b
1000006c:	60592100 	.word	0x60592100
10000070:	481b491a 	.word	0x481b491a
10000074:	21016001 	.word	0x21016001
10000078:	21eb6099 	.word	0x21eb6099
1000007c:	21a06619 	.word	0x21a06619
10000080:	f0006619 	.word	0xf0006619
10000084:	2100f812 	.word	0x2100f812
10000088:	49166099 	.word	0x49166099
1000008c:	60014814 	.word	0x60014814
10000090:	60992101 	.word	0x60992101
10000094:	2800bc01 	.word	0x2800bc01
10000098:	4700d000 	.word	0x4700d000
1000009c:	49134812 	.word	0x49134812
100000a0:	c8036008 	.word	0xc8036008
100000a4:	8808f380 	.word	0x8808f380
100000a8:	b5034708 	.word	0xb5034708
100000ac:	20046a99 	.word	0x20046a99
100000b0:	d0fb4201 	.word	0xd0fb4201
100000b4:	42012001 	.word	0x42012001
100000b8:	bd03d1f8 	.word	0xbd03d1f8
100000bc:	6618b502 	.word	0x6618b502
100000c0:	f7ff6618 	.word	0xf7ff6618
100000c4:	6e18fff2 	.word	0x6e18fff2
100000c8:	bd026e18 	.word	0xbd026e18
100000cc:	40020000 	.word	0x40020000
100000d0:	18000000 	.word	0x18000000
100000d4:	00070000 	.word	0x00070000
100000d8:	005f0300 	.word	0x005f0300
100000dc:	00002221 	.word	0x00002221
100000e0:	180000f4 	.word	0x180000f4
100000e4:	a0002022 	.word	0xa0002022
100000e8:	10000100 	.word	0x10000100
100000ec:	e000ed08 	.word	0xe000ed08
	...
100000fc:	d58f0b07 	.word	0xd58f0b07

Disassembly of section rom_start:

10000100 <_vector_table>:
10000100:	20000fa0 100033e5 100052cb 100033a1     ... .3...R...3..
	...
1000012c:	100031dd 00000000 00000000 1000317d     .1..........}1..
1000013c:	10003bfd                                .;..

10000140 <_irq_vector_table>:
10000140:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
10000150:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
10000160:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
10000170:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
10000180:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
10000190:	1000324d 1000324d 1000324d 1000324d     M2..M2..M2..M2..
100001a0:	1000324d 1000324d                       M2..M2..

Disassembly of section text:

100001a8 <__gnu_thumb1_case_uqi>:
100001a8:	b402      	push	{r1}
100001aa:	4671      	mov	r1, lr
100001ac:	0849      	lsrs	r1, r1, #1
100001ae:	0049      	lsls	r1, r1, #1
100001b0:	5c09      	ldrb	r1, [r1, r0]
100001b2:	0049      	lsls	r1, r1, #1
100001b4:	448e      	add	lr, r1
100001b6:	bc02      	pop	{r1}
100001b8:	4770      	bx	lr
100001ba:	46c0      	nop			; (mov r8, r8)

100001bc <__gnu_thumb1_case_shi>:
100001bc:	b403      	push	{r0, r1}
100001be:	4671      	mov	r1, lr
100001c0:	0849      	lsrs	r1, r1, #1
100001c2:	0040      	lsls	r0, r0, #1
100001c4:	0049      	lsls	r1, r1, #1
100001c6:	5e09      	ldrsh	r1, [r1, r0]
100001c8:	0049      	lsls	r1, r1, #1
100001ca:	448e      	add	lr, r1
100001cc:	bc03      	pop	{r0, r1}
100001ce:	4770      	bx	lr

100001d0 <__udivsi3>:
100001d0:	2900      	cmp	r1, #0
100001d2:	d034      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>

100001d4 <.udivsi3_skip_div0_test>:
100001d4:	2301      	movs	r3, #1
100001d6:	2200      	movs	r2, #0
100001d8:	b410      	push	{r4}
100001da:	4288      	cmp	r0, r1
100001dc:	d32c      	bcc.n	10000238 <.udivsi3_skip_div0_test+0x64>
100001de:	2401      	movs	r4, #1
100001e0:	0724      	lsls	r4, r4, #28
100001e2:	42a1      	cmp	r1, r4
100001e4:	d204      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001e6:	4281      	cmp	r1, r0
100001e8:	d202      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001ea:	0109      	lsls	r1, r1, #4
100001ec:	011b      	lsls	r3, r3, #4
100001ee:	e7f8      	b.n	100001e2 <.udivsi3_skip_div0_test+0xe>
100001f0:	00e4      	lsls	r4, r4, #3
100001f2:	42a1      	cmp	r1, r4
100001f4:	d204      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001f6:	4281      	cmp	r1, r0
100001f8:	d202      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001fa:	0049      	lsls	r1, r1, #1
100001fc:	005b      	lsls	r3, r3, #1
100001fe:	e7f8      	b.n	100001f2 <.udivsi3_skip_div0_test+0x1e>
10000200:	4288      	cmp	r0, r1
10000202:	d301      	bcc.n	10000208 <.udivsi3_skip_div0_test+0x34>
10000204:	1a40      	subs	r0, r0, r1
10000206:	431a      	orrs	r2, r3
10000208:	084c      	lsrs	r4, r1, #1
1000020a:	42a0      	cmp	r0, r4
1000020c:	d302      	bcc.n	10000214 <.udivsi3_skip_div0_test+0x40>
1000020e:	1b00      	subs	r0, r0, r4
10000210:	085c      	lsrs	r4, r3, #1
10000212:	4322      	orrs	r2, r4
10000214:	088c      	lsrs	r4, r1, #2
10000216:	42a0      	cmp	r0, r4
10000218:	d302      	bcc.n	10000220 <.udivsi3_skip_div0_test+0x4c>
1000021a:	1b00      	subs	r0, r0, r4
1000021c:	089c      	lsrs	r4, r3, #2
1000021e:	4322      	orrs	r2, r4
10000220:	08cc      	lsrs	r4, r1, #3
10000222:	42a0      	cmp	r0, r4
10000224:	d302      	bcc.n	1000022c <.udivsi3_skip_div0_test+0x58>
10000226:	1b00      	subs	r0, r0, r4
10000228:	08dc      	lsrs	r4, r3, #3
1000022a:	4322      	orrs	r2, r4
1000022c:	2800      	cmp	r0, #0
1000022e:	d003      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000230:	091b      	lsrs	r3, r3, #4
10000232:	d001      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000234:	0909      	lsrs	r1, r1, #4
10000236:	e7e3      	b.n	10000200 <.udivsi3_skip_div0_test+0x2c>
10000238:	0010      	movs	r0, r2
1000023a:	bc10      	pop	{r4}
1000023c:	4770      	bx	lr
1000023e:	b501      	push	{r0, lr}
10000240:	2000      	movs	r0, #0
10000242:	f000 f80b 	bl	1000025c <__aeabi_idiv0>
10000246:	bd02      	pop	{r1, pc}

10000248 <__aeabi_uidivmod>:
10000248:	2900      	cmp	r1, #0
1000024a:	d0f8      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>
1000024c:	b503      	push	{r0, r1, lr}
1000024e:	f7ff ffc1 	bl	100001d4 <.udivsi3_skip_div0_test>
10000252:	bc0e      	pop	{r1, r2, r3}
10000254:	4342      	muls	r2, r0
10000256:	1a89      	subs	r1, r1, r2
10000258:	4718      	bx	r3
1000025a:	46c0      	nop			; (mov r8, r8)

1000025c <__aeabi_idiv0>:
1000025c:	4770      	bx	lr
1000025e:	46c0      	nop			; (mov r8, r8)

10000260 <__aeabi_cdrcmple>:
10000260:	4684      	mov	ip, r0
10000262:	0010      	movs	r0, r2
10000264:	4662      	mov	r2, ip
10000266:	468c      	mov	ip, r1
10000268:	0019      	movs	r1, r3
1000026a:	4663      	mov	r3, ip
1000026c:	e000      	b.n	10000270 <__aeabi_cdcmpeq>
1000026e:	46c0      	nop			; (mov r8, r8)

10000270 <__aeabi_cdcmpeq>:
10000270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10000272:	f000 fd77 	bl	10000d64 <__ledf2>
10000276:	2800      	cmp	r0, #0
10000278:	d401      	bmi.n	1000027e <__aeabi_cdcmpeq+0xe>
1000027a:	2100      	movs	r1, #0
1000027c:	42c8      	cmn	r0, r1
1000027e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10000280 <__aeabi_dcmpeq>:
10000280:	b510      	push	{r4, lr}
10000282:	f000 fcb7 	bl	10000bf4 <__eqdf2>
10000286:	4240      	negs	r0, r0
10000288:	3001      	adds	r0, #1
1000028a:	bd10      	pop	{r4, pc}

1000028c <__aeabi_dcmplt>:
1000028c:	b510      	push	{r4, lr}
1000028e:	f000 fd69 	bl	10000d64 <__ledf2>
10000292:	2800      	cmp	r0, #0
10000294:	db01      	blt.n	1000029a <__aeabi_dcmplt+0xe>
10000296:	2000      	movs	r0, #0
10000298:	bd10      	pop	{r4, pc}
1000029a:	2001      	movs	r0, #1
1000029c:	bd10      	pop	{r4, pc}
1000029e:	46c0      	nop			; (mov r8, r8)

100002a0 <__aeabi_dcmple>:
100002a0:	b510      	push	{r4, lr}
100002a2:	f000 fd5f 	bl	10000d64 <__ledf2>
100002a6:	2800      	cmp	r0, #0
100002a8:	dd01      	ble.n	100002ae <__aeabi_dcmple+0xe>
100002aa:	2000      	movs	r0, #0
100002ac:	bd10      	pop	{r4, pc}
100002ae:	2001      	movs	r0, #1
100002b0:	bd10      	pop	{r4, pc}
100002b2:	46c0      	nop			; (mov r8, r8)

100002b4 <__aeabi_dcmpgt>:
100002b4:	b510      	push	{r4, lr}
100002b6:	f000 fcdf 	bl	10000c78 <__gedf2>
100002ba:	2800      	cmp	r0, #0
100002bc:	dc01      	bgt.n	100002c2 <__aeabi_dcmpgt+0xe>
100002be:	2000      	movs	r0, #0
100002c0:	bd10      	pop	{r4, pc}
100002c2:	2001      	movs	r0, #1
100002c4:	bd10      	pop	{r4, pc}
100002c6:	46c0      	nop			; (mov r8, r8)

100002c8 <__aeabi_dcmpge>:
100002c8:	b510      	push	{r4, lr}
100002ca:	f000 fcd5 	bl	10000c78 <__gedf2>
100002ce:	2800      	cmp	r0, #0
100002d0:	da01      	bge.n	100002d6 <__aeabi_dcmpge+0xe>
100002d2:	2000      	movs	r0, #0
100002d4:	bd10      	pop	{r4, pc}
100002d6:	2001      	movs	r0, #1
100002d8:	bd10      	pop	{r4, pc}
100002da:	46c0      	nop			; (mov r8, r8)

100002dc <__clzsi2>:
100002dc:	211c      	movs	r1, #28
100002de:	2301      	movs	r3, #1
100002e0:	041b      	lsls	r3, r3, #16
100002e2:	4298      	cmp	r0, r3
100002e4:	d301      	bcc.n	100002ea <__clzsi2+0xe>
100002e6:	0c00      	lsrs	r0, r0, #16
100002e8:	3910      	subs	r1, #16
100002ea:	0a1b      	lsrs	r3, r3, #8
100002ec:	4298      	cmp	r0, r3
100002ee:	d301      	bcc.n	100002f4 <__clzsi2+0x18>
100002f0:	0a00      	lsrs	r0, r0, #8
100002f2:	3908      	subs	r1, #8
100002f4:	091b      	lsrs	r3, r3, #4
100002f6:	4298      	cmp	r0, r3
100002f8:	d301      	bcc.n	100002fe <__clzsi2+0x22>
100002fa:	0900      	lsrs	r0, r0, #4
100002fc:	3904      	subs	r1, #4
100002fe:	a202      	add	r2, pc, #8	; (adr r2, 10000308 <__clzsi2+0x2c>)
10000300:	5c10      	ldrb	r0, [r2, r0]
10000302:	1840      	adds	r0, r0, r1
10000304:	4770      	bx	lr
10000306:	46c0      	nop			; (mov r8, r8)
10000308:	02020304 	.word	0x02020304
1000030c:	01010101 	.word	0x01010101
	...

10000318 <__ctzsi2>:
10000318:	4241      	negs	r1, r0
1000031a:	4008      	ands	r0, r1
1000031c:	211c      	movs	r1, #28
1000031e:	2301      	movs	r3, #1
10000320:	041b      	lsls	r3, r3, #16
10000322:	4298      	cmp	r0, r3
10000324:	d301      	bcc.n	1000032a <__ctzsi2+0x12>
10000326:	0c00      	lsrs	r0, r0, #16
10000328:	3910      	subs	r1, #16
1000032a:	0a1b      	lsrs	r3, r3, #8
1000032c:	4298      	cmp	r0, r3
1000032e:	d301      	bcc.n	10000334 <__ctzsi2+0x1c>
10000330:	0a00      	lsrs	r0, r0, #8
10000332:	3908      	subs	r1, #8
10000334:	091b      	lsrs	r3, r3, #4
10000336:	4298      	cmp	r0, r3
10000338:	d301      	bcc.n	1000033e <__ctzsi2+0x26>
1000033a:	0900      	lsrs	r0, r0, #4
1000033c:	3904      	subs	r1, #4
1000033e:	a202      	add	r2, pc, #8	; (adr r2, 10000348 <__ctzsi2+0x30>)
10000340:	5c10      	ldrb	r0, [r2, r0]
10000342:	1a40      	subs	r0, r0, r1
10000344:	4770      	bx	lr
10000346:	46c0      	nop			; (mov r8, r8)
10000348:	1d1d1c1b 	.word	0x1d1d1c1b
1000034c:	1e1e1e1e 	.word	0x1e1e1e1e
10000350:	1f1f1f1f 	.word	0x1f1f1f1f
10000354:	1f1f1f1f 	.word	0x1f1f1f1f

10000358 <__aeabi_uldivmod>:
10000358:	2b00      	cmp	r3, #0
1000035a:	d111      	bne.n	10000380 <__aeabi_uldivmod+0x28>
1000035c:	2a00      	cmp	r2, #0
1000035e:	d10f      	bne.n	10000380 <__aeabi_uldivmod+0x28>
10000360:	2900      	cmp	r1, #0
10000362:	d100      	bne.n	10000366 <__aeabi_uldivmod+0xe>
10000364:	2800      	cmp	r0, #0
10000366:	d002      	beq.n	1000036e <__aeabi_uldivmod+0x16>
10000368:	2100      	movs	r1, #0
1000036a:	43c9      	mvns	r1, r1
1000036c:	0008      	movs	r0, r1
1000036e:	b407      	push	{r0, r1, r2}
10000370:	4802      	ldr	r0, [pc, #8]	; (1000037c <__aeabi_uldivmod+0x24>)
10000372:	a102      	add	r1, pc, #8	; (adr r1, 1000037c <__aeabi_uldivmod+0x24>)
10000374:	1840      	adds	r0, r0, r1
10000376:	9002      	str	r0, [sp, #8]
10000378:	bd03      	pop	{r0, r1, pc}
1000037a:	46c0      	nop			; (mov r8, r8)
1000037c:	fffffee1 	.word	0xfffffee1
10000380:	b403      	push	{r0, r1}
10000382:	4668      	mov	r0, sp
10000384:	b501      	push	{r0, lr}
10000386:	9802      	ldr	r0, [sp, #8]
10000388:	f001 fc2b 	bl	10001be2 <__udivmoddi4>
1000038c:	9b01      	ldr	r3, [sp, #4]
1000038e:	469e      	mov	lr, r3
10000390:	b002      	add	sp, #8
10000392:	bc0c      	pop	{r2, r3}
10000394:	4770      	bx	lr
10000396:	46c0      	nop			; (mov r8, r8)

10000398 <__aeabi_f2ulz>:
10000398:	b5d0      	push	{r4, r6, r7, lr}
1000039a:	f001 fab9 	bl	10001910 <__aeabi_f2d>
1000039e:	2200      	movs	r2, #0
100003a0:	4b0b      	ldr	r3, [pc, #44]	; (100003d0 <__aeabi_f2ulz+0x38>)
100003a2:	0006      	movs	r6, r0
100003a4:	000f      	movs	r7, r1
100003a6:	f000 fd55 	bl	10000e54 <__aeabi_dmul>
100003aa:	f001 fba3 	bl	10001af4 <__aeabi_d2uiz>
100003ae:	0004      	movs	r4, r0
100003b0:	f001 fa8e 	bl	100018d0 <__aeabi_ui2d>
100003b4:	2200      	movs	r2, #0
100003b6:	4b07      	ldr	r3, [pc, #28]	; (100003d4 <__aeabi_f2ulz+0x3c>)
100003b8:	f000 fd4c 	bl	10000e54 <__aeabi_dmul>
100003bc:	0002      	movs	r2, r0
100003be:	000b      	movs	r3, r1
100003c0:	0030      	movs	r0, r6
100003c2:	0039      	movs	r1, r7
100003c4:	f000 ff70 	bl	100012a8 <__aeabi_dsub>
100003c8:	f001 fb94 	bl	10001af4 <__aeabi_d2uiz>
100003cc:	0021      	movs	r1, r4
100003ce:	bdd0      	pop	{r4, r6, r7, pc}
100003d0:	3df00000 	.word	0x3df00000
100003d4:	41f00000 	.word	0x41f00000

100003d8 <__aeabi_fdiv>:
100003d8:	b5f0      	push	{r4, r5, r6, r7, lr}
100003da:	0fc3      	lsrs	r3, r0, #31
100003dc:	b085      	sub	sp, #20
100003de:	0244      	lsls	r4, r0, #9
100003e0:	0045      	lsls	r5, r0, #1
100003e2:	1c0f      	adds	r7, r1, #0
100003e4:	0a64      	lsrs	r4, r4, #9
100003e6:	0e2d      	lsrs	r5, r5, #24
100003e8:	9303      	str	r3, [sp, #12]
100003ea:	9302      	str	r3, [sp, #8]
100003ec:	d00a      	beq.n	10000404 <__aeabi_fdiv+0x2c>
100003ee:	2dff      	cmp	r5, #255	; 0xff
100003f0:	d03b      	beq.n	1000046a <__aeabi_fdiv+0x92>
100003f2:	2380      	movs	r3, #128	; 0x80
100003f4:	00e4      	lsls	r4, r4, #3
100003f6:	04db      	lsls	r3, r3, #19
100003f8:	431c      	orrs	r4, r3
100003fa:	2300      	movs	r3, #0
100003fc:	3d7f      	subs	r5, #127	; 0x7f
100003fe:	9501      	str	r5, [sp, #4]
10000400:	9300      	str	r3, [sp, #0]
10000402:	e00e      	b.n	10000422 <__aeabi_fdiv+0x4a>
10000404:	2301      	movs	r3, #1
10000406:	9401      	str	r4, [sp, #4]
10000408:	9300      	str	r3, [sp, #0]
1000040a:	2c00      	cmp	r4, #0
1000040c:	d009      	beq.n	10000422 <__aeabi_fdiv+0x4a>
1000040e:	0020      	movs	r0, r4
10000410:	f7ff ff64 	bl	100002dc <__clzsi2>
10000414:	1f43      	subs	r3, r0, #5
10000416:	409c      	lsls	r4, r3
10000418:	2376      	movs	r3, #118	; 0x76
1000041a:	425b      	negs	r3, r3
1000041c:	1a1b      	subs	r3, r3, r0
1000041e:	9301      	str	r3, [sp, #4]
10000420:	9500      	str	r5, [sp, #0]
10000422:	027d      	lsls	r5, r7, #9
10000424:	007e      	lsls	r6, r7, #1
10000426:	0a6d      	lsrs	r5, r5, #9
10000428:	0e36      	lsrs	r6, r6, #24
1000042a:	0fff      	lsrs	r7, r7, #31
1000042c:	2e00      	cmp	r6, #0
1000042e:	d023      	beq.n	10000478 <__aeabi_fdiv+0xa0>
10000430:	2eff      	cmp	r6, #255	; 0xff
10000432:	d02e      	beq.n	10000492 <__aeabi_fdiv+0xba>
10000434:	2380      	movs	r3, #128	; 0x80
10000436:	00ed      	lsls	r5, r5, #3
10000438:	04db      	lsls	r3, r3, #19
1000043a:	431d      	orrs	r5, r3
1000043c:	0033      	movs	r3, r6
1000043e:	3b7f      	subs	r3, #127	; 0x7f
10000440:	2200      	movs	r2, #0
10000442:	9801      	ldr	r0, [sp, #4]
10000444:	9903      	ldr	r1, [sp, #12]
10000446:	1ac3      	subs	r3, r0, r3
10000448:	9800      	ldr	r0, [sp, #0]
1000044a:	4079      	eors	r1, r7
1000044c:	0080      	lsls	r0, r0, #2
1000044e:	4310      	orrs	r0, r2
10000450:	3801      	subs	r0, #1
10000452:	280e      	cmp	r0, #14
10000454:	d823      	bhi.n	1000049e <__aeabi_fdiv+0xc6>
10000456:	f7ff fea7 	bl	100001a8 <__gnu_thumb1_case_uqi>
1000045a:	994d      	.short	0x994d
1000045c:	99929973 	.word	0x99929973
10000460:	924d4d73 	.word	0x924d4d73
10000464:	61616173 	.word	0x61616173
10000468:	53          	.byte	0x53
10000469:	00          	.byte	0x00
1000046a:	2302      	movs	r3, #2
1000046c:	9501      	str	r5, [sp, #4]
1000046e:	9300      	str	r3, [sp, #0]
10000470:	2c00      	cmp	r4, #0
10000472:	d0d6      	beq.n	10000422 <__aeabi_fdiv+0x4a>
10000474:	3301      	adds	r3, #1
10000476:	e7c3      	b.n	10000400 <__aeabi_fdiv+0x28>
10000478:	002b      	movs	r3, r5
1000047a:	2201      	movs	r2, #1
1000047c:	2d00      	cmp	r5, #0
1000047e:	d0e0      	beq.n	10000442 <__aeabi_fdiv+0x6a>
10000480:	0028      	movs	r0, r5
10000482:	f7ff ff2b 	bl	100002dc <__clzsi2>
10000486:	1f43      	subs	r3, r0, #5
10000488:	409d      	lsls	r5, r3
1000048a:	2376      	movs	r3, #118	; 0x76
1000048c:	425b      	negs	r3, r3
1000048e:	1a1b      	subs	r3, r3, r0
10000490:	e7d6      	b.n	10000440 <__aeabi_fdiv+0x68>
10000492:	0033      	movs	r3, r6
10000494:	2202      	movs	r2, #2
10000496:	2d00      	cmp	r5, #0
10000498:	d0d3      	beq.n	10000442 <__aeabi_fdiv+0x6a>
1000049a:	3201      	adds	r2, #1
1000049c:	e7d1      	b.n	10000442 <__aeabi_fdiv+0x6a>
1000049e:	0164      	lsls	r4, r4, #5
100004a0:	016d      	lsls	r5, r5, #5
100004a2:	42ac      	cmp	r4, r5
100004a4:	d328      	bcc.n	100004f8 <__aeabi_fdiv+0x120>
100004a6:	201a      	movs	r0, #26
100004a8:	2201      	movs	r2, #1
100004aa:	1b64      	subs	r4, r4, r5
100004ac:	2601      	movs	r6, #1
100004ae:	0027      	movs	r7, r4
100004b0:	0052      	lsls	r2, r2, #1
100004b2:	0064      	lsls	r4, r4, #1
100004b4:	2f00      	cmp	r7, #0
100004b6:	db01      	blt.n	100004bc <__aeabi_fdiv+0xe4>
100004b8:	42a5      	cmp	r5, r4
100004ba:	d801      	bhi.n	100004c0 <__aeabi_fdiv+0xe8>
100004bc:	1b64      	subs	r4, r4, r5
100004be:	4332      	orrs	r2, r6
100004c0:	3801      	subs	r0, #1
100004c2:	2800      	cmp	r0, #0
100004c4:	d1f3      	bne.n	100004ae <__aeabi_fdiv+0xd6>
100004c6:	1e60      	subs	r0, r4, #1
100004c8:	4184      	sbcs	r4, r0
100004ca:	4314      	orrs	r4, r2
100004cc:	0018      	movs	r0, r3
100004ce:	307f      	adds	r0, #127	; 0x7f
100004d0:	2800      	cmp	r0, #0
100004d2:	dd38      	ble.n	10000546 <__aeabi_fdiv+0x16e>
100004d4:	0762      	lsls	r2, r4, #29
100004d6:	d004      	beq.n	100004e2 <__aeabi_fdiv+0x10a>
100004d8:	220f      	movs	r2, #15
100004da:	4022      	ands	r2, r4
100004dc:	2a04      	cmp	r2, #4
100004de:	d000      	beq.n	100004e2 <__aeabi_fdiv+0x10a>
100004e0:	3404      	adds	r4, #4
100004e2:	0122      	lsls	r2, r4, #4
100004e4:	d503      	bpl.n	100004ee <__aeabi_fdiv+0x116>
100004e6:	3380      	adds	r3, #128	; 0x80
100004e8:	0018      	movs	r0, r3
100004ea:	4a2b      	ldr	r2, [pc, #172]	; (10000598 <__aeabi_fdiv+0x1c0>)
100004ec:	4014      	ands	r4, r2
100004ee:	08e5      	lsrs	r5, r4, #3
100004f0:	28fe      	cmp	r0, #254	; 0xfe
100004f2:	dd1d      	ble.n	10000530 <__aeabi_fdiv+0x158>
100004f4:	2500      	movs	r5, #0
100004f6:	e00f      	b.n	10000518 <__aeabi_fdiv+0x140>
100004f8:	201b      	movs	r0, #27
100004fa:	2200      	movs	r2, #0
100004fc:	3b01      	subs	r3, #1
100004fe:	e7d5      	b.n	100004ac <__aeabi_fdiv+0xd4>
10000500:	2380      	movs	r3, #128	; 0x80
10000502:	03db      	lsls	r3, r3, #15
10000504:	421c      	tst	r4, r3
10000506:	d003      	beq.n	10000510 <__aeabi_fdiv+0x138>
10000508:	421d      	tst	r5, r3
1000050a:	d101      	bne.n	10000510 <__aeabi_fdiv+0x138>
1000050c:	002c      	movs	r4, r5
1000050e:	9702      	str	r7, [sp, #8]
10000510:	2580      	movs	r5, #128	; 0x80
10000512:	9902      	ldr	r1, [sp, #8]
10000514:	03ed      	lsls	r5, r5, #15
10000516:	4325      	orrs	r5, r4
10000518:	20ff      	movs	r0, #255	; 0xff
1000051a:	e009      	b.n	10000530 <__aeabi_fdiv+0x158>
1000051c:	9903      	ldr	r1, [sp, #12]
1000051e:	9a00      	ldr	r2, [sp, #0]
10000520:	2a02      	cmp	r2, #2
10000522:	d0e7      	beq.n	100004f4 <__aeabi_fdiv+0x11c>
10000524:	2a03      	cmp	r2, #3
10000526:	d02f      	beq.n	10000588 <__aeabi_fdiv+0x1b0>
10000528:	2500      	movs	r5, #0
1000052a:	0028      	movs	r0, r5
1000052c:	2a01      	cmp	r2, #1
1000052e:	d1cd      	bne.n	100004cc <__aeabi_fdiv+0xf4>
10000530:	026d      	lsls	r5, r5, #9
10000532:	0a6d      	lsrs	r5, r5, #9
10000534:	05c0      	lsls	r0, r0, #23
10000536:	4328      	orrs	r0, r5
10000538:	07c9      	lsls	r1, r1, #31
1000053a:	4308      	orrs	r0, r1
1000053c:	b005      	add	sp, #20
1000053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000540:	002c      	movs	r4, r5
10000542:	0039      	movs	r1, r7
10000544:	e7ec      	b.n	10000520 <__aeabi_fdiv+0x148>
10000546:	2201      	movs	r2, #1
10000548:	2500      	movs	r5, #0
1000054a:	1a12      	subs	r2, r2, r0
1000054c:	0028      	movs	r0, r5
1000054e:	2a1b      	cmp	r2, #27
10000550:	dcee      	bgt.n	10000530 <__aeabi_fdiv+0x158>
10000552:	339e      	adds	r3, #158	; 0x9e
10000554:	0025      	movs	r5, r4
10000556:	409c      	lsls	r4, r3
10000558:	40d5      	lsrs	r5, r2
1000055a:	1e63      	subs	r3, r4, #1
1000055c:	419c      	sbcs	r4, r3
1000055e:	4325      	orrs	r5, r4
10000560:	076b      	lsls	r3, r5, #29
10000562:	d004      	beq.n	1000056e <__aeabi_fdiv+0x196>
10000564:	230f      	movs	r3, #15
10000566:	402b      	ands	r3, r5
10000568:	2b04      	cmp	r3, #4
1000056a:	d000      	beq.n	1000056e <__aeabi_fdiv+0x196>
1000056c:	3504      	adds	r5, #4
1000056e:	2380      	movs	r3, #128	; 0x80
10000570:	0028      	movs	r0, r5
10000572:	04db      	lsls	r3, r3, #19
10000574:	4018      	ands	r0, r3
10000576:	421d      	tst	r5, r3
10000578:	d10b      	bne.n	10000592 <__aeabi_fdiv+0x1ba>
1000057a:	08ed      	lsrs	r5, r5, #3
1000057c:	e7d8      	b.n	10000530 <__aeabi_fdiv+0x158>
1000057e:	2480      	movs	r4, #128	; 0x80
10000580:	2300      	movs	r3, #0
10000582:	03e4      	lsls	r4, r4, #15
10000584:	9302      	str	r3, [sp, #8]
10000586:	e7c3      	b.n	10000510 <__aeabi_fdiv+0x138>
10000588:	9102      	str	r1, [sp, #8]
1000058a:	e7c1      	b.n	10000510 <__aeabi_fdiv+0x138>
1000058c:	2500      	movs	r5, #0
1000058e:	0028      	movs	r0, r5
10000590:	e7ce      	b.n	10000530 <__aeabi_fdiv+0x158>
10000592:	2500      	movs	r5, #0
10000594:	2001      	movs	r0, #1
10000596:	e7cb      	b.n	10000530 <__aeabi_fdiv+0x158>
10000598:	f7ffffff 	.word	0xf7ffffff

1000059c <__aeabi_ui2f>:
1000059c:	2300      	movs	r3, #0
1000059e:	b570      	push	{r4, r5, r6, lr}
100005a0:	0004      	movs	r4, r0
100005a2:	4298      	cmp	r0, r3
100005a4:	d009      	beq.n	100005ba <__aeabi_ui2f+0x1e>
100005a6:	f7ff fe99 	bl	100002dc <__clzsi2>
100005aa:	239e      	movs	r3, #158	; 0x9e
100005ac:	1a1b      	subs	r3, r3, r0
100005ae:	2b96      	cmp	r3, #150	; 0x96
100005b0:	dc08      	bgt.n	100005c4 <__aeabi_ui2f+0x28>
100005b2:	2808      	cmp	r0, #8
100005b4:	d029      	beq.n	1000060a <__aeabi_ui2f+0x6e>
100005b6:	3808      	subs	r0, #8
100005b8:	4084      	lsls	r4, r0
100005ba:	0264      	lsls	r4, r4, #9
100005bc:	05d8      	lsls	r0, r3, #23
100005be:	0a64      	lsrs	r4, r4, #9
100005c0:	4320      	orrs	r0, r4
100005c2:	bd70      	pop	{r4, r5, r6, pc}
100005c4:	2b99      	cmp	r3, #153	; 0x99
100005c6:	dd1b      	ble.n	10000600 <__aeabi_ui2f+0x64>
100005c8:	0002      	movs	r2, r0
100005ca:	0021      	movs	r1, r4
100005cc:	321b      	adds	r2, #27
100005ce:	4091      	lsls	r1, r2
100005d0:	000a      	movs	r2, r1
100005d2:	1e51      	subs	r1, r2, #1
100005d4:	418a      	sbcs	r2, r1
100005d6:	2105      	movs	r1, #5
100005d8:	1a09      	subs	r1, r1, r0
100005da:	40cc      	lsrs	r4, r1
100005dc:	4314      	orrs	r4, r2
100005de:	0022      	movs	r2, r4
100005e0:	4d0b      	ldr	r5, [pc, #44]	; (10000610 <__aeabi_ui2f+0x74>)
100005e2:	402a      	ands	r2, r5
100005e4:	0761      	lsls	r1, r4, #29
100005e6:	d004      	beq.n	100005f2 <__aeabi_ui2f+0x56>
100005e8:	210f      	movs	r1, #15
100005ea:	4021      	ands	r1, r4
100005ec:	2904      	cmp	r1, #4
100005ee:	d000      	beq.n	100005f2 <__aeabi_ui2f+0x56>
100005f0:	3204      	adds	r2, #4
100005f2:	0151      	lsls	r1, r2, #5
100005f4:	d502      	bpl.n	100005fc <__aeabi_ui2f+0x60>
100005f6:	239f      	movs	r3, #159	; 0x9f
100005f8:	402a      	ands	r2, r5
100005fa:	1a1b      	subs	r3, r3, r0
100005fc:	08d4      	lsrs	r4, r2, #3
100005fe:	e7dc      	b.n	100005ba <__aeabi_ui2f+0x1e>
10000600:	1f42      	subs	r2, r0, #5
10000602:	2805      	cmp	r0, #5
10000604:	d0eb      	beq.n	100005de <__aeabi_ui2f+0x42>
10000606:	4094      	lsls	r4, r2
10000608:	e7e9      	b.n	100005de <__aeabi_ui2f+0x42>
1000060a:	2396      	movs	r3, #150	; 0x96
1000060c:	e7d5      	b.n	100005ba <__aeabi_ui2f+0x1e>
1000060e:	46c0      	nop			; (mov r8, r8)
10000610:	fbffffff 	.word	0xfbffffff

10000614 <__aeabi_dadd>:
10000614:	b5f0      	push	{r4, r5, r6, r7, lr}
10000616:	b087      	sub	sp, #28
10000618:	9204      	str	r2, [sp, #16]
1000061a:	9305      	str	r3, [sp, #20]
1000061c:	0fcb      	lsrs	r3, r1, #31
1000061e:	9301      	str	r3, [sp, #4]
10000620:	9b05      	ldr	r3, [sp, #20]
10000622:	030d      	lsls	r5, r1, #12
10000624:	004c      	lsls	r4, r1, #1
10000626:	0a6d      	lsrs	r5, r5, #9
10000628:	0f41      	lsrs	r1, r0, #29
1000062a:	005f      	lsls	r7, r3, #1
1000062c:	4329      	orrs	r1, r5
1000062e:	031d      	lsls	r5, r3, #12
10000630:	0d7b      	lsrs	r3, r7, #21
10000632:	9302      	str	r3, [sp, #8]
10000634:	9b05      	ldr	r3, [sp, #20]
10000636:	0a6d      	lsrs	r5, r5, #9
10000638:	0fdb      	lsrs	r3, r3, #31
1000063a:	9303      	str	r3, [sp, #12]
1000063c:	9b04      	ldr	r3, [sp, #16]
1000063e:	9a04      	ldr	r2, [sp, #16]
10000640:	0f5b      	lsrs	r3, r3, #29
10000642:	432b      	orrs	r3, r5
10000644:	9e01      	ldr	r6, [sp, #4]
10000646:	9d02      	ldr	r5, [sp, #8]
10000648:	9f03      	ldr	r7, [sp, #12]
1000064a:	0d64      	lsrs	r4, r4, #21
1000064c:	00c0      	lsls	r0, r0, #3
1000064e:	00d2      	lsls	r2, r2, #3
10000650:	1b65      	subs	r5, r4, r5
10000652:	42be      	cmp	r6, r7
10000654:	d000      	beq.n	10000658 <__aeabi_dadd+0x44>
10000656:	e12c      	b.n	100008b2 <__aeabi_dadd+0x29e>
10000658:	4ebb      	ldr	r6, [pc, #748]	; (10000948 <__aeabi_dadd+0x334>)
1000065a:	46b4      	mov	ip, r6
1000065c:	2d00      	cmp	r5, #0
1000065e:	dc00      	bgt.n	10000662 <__aeabi_dadd+0x4e>
10000660:	e070      	b.n	10000744 <__aeabi_dadd+0x130>
10000662:	9e02      	ldr	r6, [sp, #8]
10000664:	2e00      	cmp	r6, #0
10000666:	d11e      	bne.n	100006a6 <__aeabi_dadd+0x92>
10000668:	001e      	movs	r6, r3
1000066a:	4316      	orrs	r6, r2
1000066c:	d100      	bne.n	10000670 <__aeabi_dadd+0x5c>
1000066e:	e29b      	b.n	10000ba8 <__aeabi_dadd+0x594>
10000670:	1e6e      	subs	r6, r5, #1
10000672:	2d01      	cmp	r5, #1
10000674:	d113      	bne.n	1000069e <__aeabi_dadd+0x8a>
10000676:	1882      	adds	r2, r0, r2
10000678:	4282      	cmp	r2, r0
1000067a:	4180      	sbcs	r0, r0
1000067c:	18c9      	adds	r1, r1, r3
1000067e:	4240      	negs	r0, r0
10000680:	1809      	adds	r1, r1, r0
10000682:	2401      	movs	r4, #1
10000684:	0010      	movs	r0, r2
10000686:	020b      	lsls	r3, r1, #8
10000688:	d400      	bmi.n	1000068c <__aeabi_dadd+0x78>
1000068a:	e072      	b.n	10000772 <__aeabi_dadd+0x15e>
1000068c:	2402      	movs	r4, #2
1000068e:	4baf      	ldr	r3, [pc, #700]	; (1000094c <__aeabi_dadd+0x338>)
10000690:	0842      	lsrs	r2, r0, #1
10000692:	400b      	ands	r3, r1
10000694:	2101      	movs	r1, #1
10000696:	4001      	ands	r1, r0
10000698:	430a      	orrs	r2, r1
1000069a:	07d8      	lsls	r0, r3, #31
1000069c:	e106      	b.n	100008ac <__aeabi_dadd+0x298>
1000069e:	4565      	cmp	r5, ip
100006a0:	d11c      	bne.n	100006dc <__aeabi_dadd+0xc8>
100006a2:	4ca9      	ldr	r4, [pc, #676]	; (10000948 <__aeabi_dadd+0x334>)
100006a4:	e065      	b.n	10000772 <__aeabi_dadd+0x15e>
100006a6:	4564      	cmp	r4, ip
100006a8:	d063      	beq.n	10000772 <__aeabi_dadd+0x15e>
100006aa:	2d38      	cmp	r5, #56	; 0x38
100006ac:	dc47      	bgt.n	1000073e <__aeabi_dadd+0x12a>
100006ae:	2680      	movs	r6, #128	; 0x80
100006b0:	0436      	lsls	r6, r6, #16
100006b2:	4333      	orrs	r3, r6
100006b4:	002e      	movs	r6, r5
100006b6:	2e1f      	cmp	r6, #31
100006b8:	dc2f      	bgt.n	1000071a <__aeabi_dadd+0x106>
100006ba:	2520      	movs	r5, #32
100006bc:	001f      	movs	r7, r3
100006be:	1bad      	subs	r5, r5, r6
100006c0:	40af      	lsls	r7, r5
100006c2:	9502      	str	r5, [sp, #8]
100006c4:	003d      	movs	r5, r7
100006c6:	0017      	movs	r7, r2
100006c8:	40f7      	lsrs	r7, r6
100006ca:	432f      	orrs	r7, r5
100006cc:	9d02      	ldr	r5, [sp, #8]
100006ce:	40f3      	lsrs	r3, r6
100006d0:	40aa      	lsls	r2, r5
100006d2:	1e55      	subs	r5, r2, #1
100006d4:	41aa      	sbcs	r2, r5
100006d6:	001d      	movs	r5, r3
100006d8:	4317      	orrs	r7, r2
100006da:	e003      	b.n	100006e4 <__aeabi_dadd+0xd0>
100006dc:	2701      	movs	r7, #1
100006de:	9d02      	ldr	r5, [sp, #8]
100006e0:	2e38      	cmp	r6, #56	; 0x38
100006e2:	dde8      	ble.n	100006b6 <__aeabi_dadd+0xa2>
100006e4:	183f      	adds	r7, r7, r0
100006e6:	4287      	cmp	r7, r0
100006e8:	4180      	sbcs	r0, r0
100006ea:	1869      	adds	r1, r5, r1
100006ec:	4240      	negs	r0, r0
100006ee:	1809      	adds	r1, r1, r0
100006f0:	0038      	movs	r0, r7
100006f2:	020b      	lsls	r3, r1, #8
100006f4:	d53d      	bpl.n	10000772 <__aeabi_dadd+0x15e>
100006f6:	2500      	movs	r5, #0
100006f8:	3401      	adds	r4, #1
100006fa:	002f      	movs	r7, r5
100006fc:	4564      	cmp	r4, ip
100006fe:	d1c6      	bne.n	1000068e <__aeabi_dadd+0x7a>
10000700:	4b93      	ldr	r3, [pc, #588]	; (10000950 <__aeabi_dadd+0x33c>)
10000702:	0524      	lsls	r4, r4, #20
10000704:	401c      	ands	r4, r3
10000706:	033b      	lsls	r3, r7, #12
10000708:	0b1b      	lsrs	r3, r3, #12
1000070a:	431c      	orrs	r4, r3
1000070c:	9b01      	ldr	r3, [sp, #4]
1000070e:	0028      	movs	r0, r5
10000710:	07db      	lsls	r3, r3, #31
10000712:	431c      	orrs	r4, r3
10000714:	0021      	movs	r1, r4
10000716:	b007      	add	sp, #28
10000718:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000071a:	0035      	movs	r5, r6
1000071c:	001f      	movs	r7, r3
1000071e:	3d20      	subs	r5, #32
10000720:	40ef      	lsrs	r7, r5
10000722:	003d      	movs	r5, r7
10000724:	2700      	movs	r7, #0
10000726:	2e20      	cmp	r6, #32
10000728:	d003      	beq.n	10000732 <__aeabi_dadd+0x11e>
1000072a:	3740      	adds	r7, #64	; 0x40
1000072c:	1bbf      	subs	r7, r7, r6
1000072e:	40bb      	lsls	r3, r7
10000730:	001f      	movs	r7, r3
10000732:	4317      	orrs	r7, r2
10000734:	1e7b      	subs	r3, r7, #1
10000736:	419f      	sbcs	r7, r3
10000738:	432f      	orrs	r7, r5
1000073a:	2500      	movs	r5, #0
1000073c:	e7d2      	b.n	100006e4 <__aeabi_dadd+0xd0>
1000073e:	2500      	movs	r5, #0
10000740:	2701      	movs	r7, #1
10000742:	e7cf      	b.n	100006e4 <__aeabi_dadd+0xd0>
10000744:	2d00      	cmp	r5, #0
10000746:	d06f      	beq.n	10000828 <__aeabi_dadd+0x214>
10000748:	9d02      	ldr	r5, [sp, #8]
1000074a:	1b2e      	subs	r6, r5, r4
1000074c:	2c00      	cmp	r4, #0
1000074e:	d130      	bne.n	100007b2 <__aeabi_dadd+0x19e>
10000750:	000d      	movs	r5, r1
10000752:	4305      	orrs	r5, r0
10000754:	d100      	bne.n	10000758 <__aeabi_dadd+0x144>
10000756:	e221      	b.n	10000b9c <__aeabi_dadd+0x588>
10000758:	1e75      	subs	r5, r6, #1
1000075a:	2e01      	cmp	r6, #1
1000075c:	d124      	bne.n	100007a8 <__aeabi_dadd+0x194>
1000075e:	1880      	adds	r0, r0, r2
10000760:	4290      	cmp	r0, r2
10000762:	4192      	sbcs	r2, r2
10000764:	18c9      	adds	r1, r1, r3
10000766:	4252      	negs	r2, r2
10000768:	1889      	adds	r1, r1, r2
1000076a:	3401      	adds	r4, #1
1000076c:	020b      	lsls	r3, r1, #8
1000076e:	d500      	bpl.n	10000772 <__aeabi_dadd+0x15e>
10000770:	e78c      	b.n	1000068c <__aeabi_dadd+0x78>
10000772:	0743      	lsls	r3, r0, #29
10000774:	d009      	beq.n	1000078a <__aeabi_dadd+0x176>
10000776:	230f      	movs	r3, #15
10000778:	4003      	ands	r3, r0
1000077a:	2b04      	cmp	r3, #4
1000077c:	d005      	beq.n	1000078a <__aeabi_dadd+0x176>
1000077e:	1d03      	adds	r3, r0, #4
10000780:	4283      	cmp	r3, r0
10000782:	4180      	sbcs	r0, r0
10000784:	4240      	negs	r0, r0
10000786:	1809      	adds	r1, r1, r0
10000788:	0018      	movs	r0, r3
1000078a:	4b6f      	ldr	r3, [pc, #444]	; (10000948 <__aeabi_dadd+0x334>)
1000078c:	020a      	lsls	r2, r1, #8
1000078e:	d400      	bmi.n	10000792 <__aeabi_dadd+0x17e>
10000790:	e210      	b.n	10000bb4 <__aeabi_dadd+0x5a0>
10000792:	2500      	movs	r5, #0
10000794:	3401      	adds	r4, #1
10000796:	002f      	movs	r7, r5
10000798:	429c      	cmp	r4, r3
1000079a:	d0b1      	beq.n	10000700 <__aeabi_dadd+0xec>
1000079c:	4b6b      	ldr	r3, [pc, #428]	; (1000094c <__aeabi_dadd+0x338>)
1000079e:	08c0      	lsrs	r0, r0, #3
100007a0:	400b      	ands	r3, r1
100007a2:	075d      	lsls	r5, r3, #29
100007a4:	4305      	orrs	r5, r0
100007a6:	e1f2      	b.n	10000b8e <__aeabi_dadd+0x57a>
100007a8:	4566      	cmp	r6, ip
100007aa:	d11d      	bne.n	100007e8 <__aeabi_dadd+0x1d4>
100007ac:	0019      	movs	r1, r3
100007ae:	0010      	movs	r0, r2
100007b0:	e777      	b.n	100006a2 <__aeabi_dadd+0x8e>
100007b2:	9c02      	ldr	r4, [sp, #8]
100007b4:	4564      	cmp	r4, ip
100007b6:	d0f9      	beq.n	100007ac <__aeabi_dadd+0x198>
100007b8:	2e38      	cmp	r6, #56	; 0x38
100007ba:	dc32      	bgt.n	10000822 <__aeabi_dadd+0x20e>
100007bc:	2480      	movs	r4, #128	; 0x80
100007be:	0035      	movs	r5, r6
100007c0:	0424      	lsls	r4, r4, #16
100007c2:	4321      	orrs	r1, r4
100007c4:	2d1f      	cmp	r5, #31
100007c6:	dc1a      	bgt.n	100007fe <__aeabi_dadd+0x1ea>
100007c8:	2420      	movs	r4, #32
100007ca:	000e      	movs	r6, r1
100007cc:	1b67      	subs	r7, r4, r5
100007ce:	40be      	lsls	r6, r7
100007d0:	0034      	movs	r4, r6
100007d2:	0006      	movs	r6, r0
100007d4:	40b8      	lsls	r0, r7
100007d6:	40ee      	lsrs	r6, r5
100007d8:	4334      	orrs	r4, r6
100007da:	0006      	movs	r6, r0
100007dc:	40e9      	lsrs	r1, r5
100007de:	1e70      	subs	r0, r6, #1
100007e0:	4186      	sbcs	r6, r0
100007e2:	4326      	orrs	r6, r4
100007e4:	000c      	movs	r4, r1
100007e6:	e002      	b.n	100007ee <__aeabi_dadd+0x1da>
100007e8:	2601      	movs	r6, #1
100007ea:	2d38      	cmp	r5, #56	; 0x38
100007ec:	ddea      	ble.n	100007c4 <__aeabi_dadd+0x1b0>
100007ee:	18b0      	adds	r0, r6, r2
100007f0:	4290      	cmp	r0, r2
100007f2:	4192      	sbcs	r2, r2
100007f4:	18e4      	adds	r4, r4, r3
100007f6:	4252      	negs	r2, r2
100007f8:	18a1      	adds	r1, r4, r2
100007fa:	9c02      	ldr	r4, [sp, #8]
100007fc:	e779      	b.n	100006f2 <__aeabi_dadd+0xde>
100007fe:	002c      	movs	r4, r5
10000800:	000e      	movs	r6, r1
10000802:	3c20      	subs	r4, #32
10000804:	40e6      	lsrs	r6, r4
10000806:	0034      	movs	r4, r6
10000808:	2600      	movs	r6, #0
1000080a:	2d20      	cmp	r5, #32
1000080c:	d003      	beq.n	10000816 <__aeabi_dadd+0x202>
1000080e:	3640      	adds	r6, #64	; 0x40
10000810:	1b76      	subs	r6, r6, r5
10000812:	40b1      	lsls	r1, r6
10000814:	000e      	movs	r6, r1
10000816:	4306      	orrs	r6, r0
10000818:	1e71      	subs	r1, r6, #1
1000081a:	418e      	sbcs	r6, r1
1000081c:	4326      	orrs	r6, r4
1000081e:	2400      	movs	r4, #0
10000820:	e7e5      	b.n	100007ee <__aeabi_dadd+0x1da>
10000822:	2400      	movs	r4, #0
10000824:	2601      	movs	r6, #1
10000826:	e7e2      	b.n	100007ee <__aeabi_dadd+0x1da>
10000828:	4f4a      	ldr	r7, [pc, #296]	; (10000954 <__aeabi_dadd+0x340>)
1000082a:	1c66      	adds	r6, r4, #1
1000082c:	423e      	tst	r6, r7
1000082e:	d130      	bne.n	10000892 <__aeabi_dadd+0x27e>
10000830:	000d      	movs	r5, r1
10000832:	4305      	orrs	r5, r0
10000834:	2c00      	cmp	r4, #0
10000836:	d112      	bne.n	1000085e <__aeabi_dadd+0x24a>
10000838:	2d00      	cmp	r5, #0
1000083a:	d100      	bne.n	1000083e <__aeabi_dadd+0x22a>
1000083c:	e1b1      	b.n	10000ba2 <__aeabi_dadd+0x58e>
1000083e:	001d      	movs	r5, r3
10000840:	4315      	orrs	r5, r2
10000842:	d096      	beq.n	10000772 <__aeabi_dadd+0x15e>
10000844:	1882      	adds	r2, r0, r2
10000846:	4282      	cmp	r2, r0
10000848:	4180      	sbcs	r0, r0
1000084a:	18c9      	adds	r1, r1, r3
1000084c:	4240      	negs	r0, r0
1000084e:	1809      	adds	r1, r1, r0
10000850:	0010      	movs	r0, r2
10000852:	020b      	lsls	r3, r1, #8
10000854:	d58d      	bpl.n	10000772 <__aeabi_dadd+0x15e>
10000856:	4b3d      	ldr	r3, [pc, #244]	; (1000094c <__aeabi_dadd+0x338>)
10000858:	4019      	ands	r1, r3
1000085a:	0034      	movs	r4, r6
1000085c:	e789      	b.n	10000772 <__aeabi_dadd+0x15e>
1000085e:	2d00      	cmp	r5, #0
10000860:	d0a4      	beq.n	100007ac <__aeabi_dadd+0x198>
10000862:	001d      	movs	r5, r3
10000864:	4664      	mov	r4, ip
10000866:	4315      	orrs	r5, r2
10000868:	d083      	beq.n	10000772 <__aeabi_dadd+0x15e>
1000086a:	2580      	movs	r5, #128	; 0x80
1000086c:	074c      	lsls	r4, r1, #29
1000086e:	08c0      	lsrs	r0, r0, #3
10000870:	08c9      	lsrs	r1, r1, #3
10000872:	032d      	lsls	r5, r5, #12
10000874:	4320      	orrs	r0, r4
10000876:	4229      	tst	r1, r5
10000878:	d006      	beq.n	10000888 <__aeabi_dadd+0x274>
1000087a:	08dc      	lsrs	r4, r3, #3
1000087c:	422c      	tst	r4, r5
1000087e:	d103      	bne.n	10000888 <__aeabi_dadd+0x274>
10000880:	0021      	movs	r1, r4
10000882:	08d0      	lsrs	r0, r2, #3
10000884:	075b      	lsls	r3, r3, #29
10000886:	4318      	orrs	r0, r3
10000888:	00cb      	lsls	r3, r1, #3
1000088a:	0f41      	lsrs	r1, r0, #29
1000088c:	4319      	orrs	r1, r3
1000088e:	00c0      	lsls	r0, r0, #3
10000890:	e707      	b.n	100006a2 <__aeabi_dadd+0x8e>
10000892:	0034      	movs	r4, r6
10000894:	002f      	movs	r7, r5
10000896:	4566      	cmp	r6, ip
10000898:	d100      	bne.n	1000089c <__aeabi_dadd+0x288>
1000089a:	e731      	b.n	10000700 <__aeabi_dadd+0xec>
1000089c:	1882      	adds	r2, r0, r2
1000089e:	4282      	cmp	r2, r0
100008a0:	4180      	sbcs	r0, r0
100008a2:	18cb      	adds	r3, r1, r3
100008a4:	4240      	negs	r0, r0
100008a6:	181b      	adds	r3, r3, r0
100008a8:	07d8      	lsls	r0, r3, #31
100008aa:	0852      	lsrs	r2, r2, #1
100008ac:	4310      	orrs	r0, r2
100008ae:	0859      	lsrs	r1, r3, #1
100008b0:	e75f      	b.n	10000772 <__aeabi_dadd+0x15e>
100008b2:	2d00      	cmp	r5, #0
100008b4:	dd65      	ble.n	10000982 <__aeabi_dadd+0x36e>
100008b6:	9e02      	ldr	r6, [sp, #8]
100008b8:	2e00      	cmp	r6, #0
100008ba:	d125      	bne.n	10000908 <__aeabi_dadd+0x2f4>
100008bc:	001e      	movs	r6, r3
100008be:	4316      	orrs	r6, r2
100008c0:	d100      	bne.n	100008c4 <__aeabi_dadd+0x2b0>
100008c2:	e171      	b.n	10000ba8 <__aeabi_dadd+0x594>
100008c4:	1e6e      	subs	r6, r5, #1
100008c6:	2d01      	cmp	r5, #1
100008c8:	d10e      	bne.n	100008e8 <__aeabi_dadd+0x2d4>
100008ca:	1a82      	subs	r2, r0, r2
100008cc:	4290      	cmp	r0, r2
100008ce:	4180      	sbcs	r0, r0
100008d0:	1ac9      	subs	r1, r1, r3
100008d2:	4240      	negs	r0, r0
100008d4:	1a09      	subs	r1, r1, r0
100008d6:	2401      	movs	r4, #1
100008d8:	0010      	movs	r0, r2
100008da:	020b      	lsls	r3, r1, #8
100008dc:	d400      	bmi.n	100008e0 <__aeabi_dadd+0x2cc>
100008de:	e748      	b.n	10000772 <__aeabi_dadd+0x15e>
100008e0:	0249      	lsls	r1, r1, #9
100008e2:	0006      	movs	r6, r0
100008e4:	0a4d      	lsrs	r5, r1, #9
100008e6:	e107      	b.n	10000af8 <__aeabi_dadd+0x4e4>
100008e8:	4f17      	ldr	r7, [pc, #92]	; (10000948 <__aeabi_dadd+0x334>)
100008ea:	42bd      	cmp	r5, r7
100008ec:	d100      	bne.n	100008f0 <__aeabi_dadd+0x2dc>
100008ee:	e6d8      	b.n	100006a2 <__aeabi_dadd+0x8e>
100008f0:	2501      	movs	r5, #1
100008f2:	9f02      	ldr	r7, [sp, #8]
100008f4:	2e38      	cmp	r6, #56	; 0x38
100008f6:	dd11      	ble.n	1000091c <__aeabi_dadd+0x308>
100008f8:	1b45      	subs	r5, r0, r5
100008fa:	42a8      	cmp	r0, r5
100008fc:	4180      	sbcs	r0, r0
100008fe:	1bc9      	subs	r1, r1, r7
10000900:	4240      	negs	r0, r0
10000902:	1a09      	subs	r1, r1, r0
10000904:	0028      	movs	r0, r5
10000906:	e7e8      	b.n	100008da <__aeabi_dadd+0x2c6>
10000908:	4e0f      	ldr	r6, [pc, #60]	; (10000948 <__aeabi_dadd+0x334>)
1000090a:	42b4      	cmp	r4, r6
1000090c:	d100      	bne.n	10000910 <__aeabi_dadd+0x2fc>
1000090e:	e730      	b.n	10000772 <__aeabi_dadd+0x15e>
10000910:	2d38      	cmp	r5, #56	; 0x38
10000912:	dc33      	bgt.n	1000097c <__aeabi_dadd+0x368>
10000914:	2680      	movs	r6, #128	; 0x80
10000916:	0436      	lsls	r6, r6, #16
10000918:	4333      	orrs	r3, r6
1000091a:	002e      	movs	r6, r5
1000091c:	2e1f      	cmp	r6, #31
1000091e:	dc1b      	bgt.n	10000958 <__aeabi_dadd+0x344>
10000920:	2720      	movs	r7, #32
10000922:	1bbd      	subs	r5, r7, r6
10000924:	9502      	str	r5, [sp, #8]
10000926:	001d      	movs	r5, r3
10000928:	9f02      	ldr	r7, [sp, #8]
1000092a:	40f3      	lsrs	r3, r6
1000092c:	40bd      	lsls	r5, r7
1000092e:	46ac      	mov	ip, r5
10000930:	0015      	movs	r5, r2
10000932:	4667      	mov	r7, ip
10000934:	40f5      	lsrs	r5, r6
10000936:	433d      	orrs	r5, r7
10000938:	9f02      	ldr	r7, [sp, #8]
1000093a:	40ba      	lsls	r2, r7
1000093c:	1e57      	subs	r7, r2, #1
1000093e:	41ba      	sbcs	r2, r7
10000940:	001f      	movs	r7, r3
10000942:	4315      	orrs	r5, r2
10000944:	e7d8      	b.n	100008f8 <__aeabi_dadd+0x2e4>
10000946:	46c0      	nop			; (mov r8, r8)
10000948:	000007ff 	.word	0x000007ff
1000094c:	ff7fffff 	.word	0xff7fffff
10000950:	7ff00000 	.word	0x7ff00000
10000954:	000007fe 	.word	0x000007fe
10000958:	0035      	movs	r5, r6
1000095a:	001f      	movs	r7, r3
1000095c:	3d20      	subs	r5, #32
1000095e:	40ef      	lsrs	r7, r5
10000960:	003d      	movs	r5, r7
10000962:	2700      	movs	r7, #0
10000964:	2e20      	cmp	r6, #32
10000966:	d003      	beq.n	10000970 <__aeabi_dadd+0x35c>
10000968:	3740      	adds	r7, #64	; 0x40
1000096a:	1bbe      	subs	r6, r7, r6
1000096c:	40b3      	lsls	r3, r6
1000096e:	001f      	movs	r7, r3
10000970:	4317      	orrs	r7, r2
10000972:	1e7b      	subs	r3, r7, #1
10000974:	419f      	sbcs	r7, r3
10000976:	433d      	orrs	r5, r7
10000978:	2700      	movs	r7, #0
1000097a:	e7bd      	b.n	100008f8 <__aeabi_dadd+0x2e4>
1000097c:	2700      	movs	r7, #0
1000097e:	2501      	movs	r5, #1
10000980:	e7ba      	b.n	100008f8 <__aeabi_dadd+0x2e4>
10000982:	2d00      	cmp	r5, #0
10000984:	d059      	beq.n	10000a3a <__aeabi_dadd+0x426>
10000986:	9d02      	ldr	r5, [sp, #8]
10000988:	1b2e      	subs	r6, r5, r4
1000098a:	2c00      	cmp	r4, #0
1000098c:	d116      	bne.n	100009bc <__aeabi_dadd+0x3a8>
1000098e:	000d      	movs	r5, r1
10000990:	4305      	orrs	r5, r0
10000992:	d00f      	beq.n	100009b4 <__aeabi_dadd+0x3a0>
10000994:	1e75      	subs	r5, r6, #1
10000996:	2e01      	cmp	r6, #1
10000998:	d109      	bne.n	100009ae <__aeabi_dadd+0x39a>
1000099a:	1a10      	subs	r0, r2, r0
1000099c:	4282      	cmp	r2, r0
1000099e:	4192      	sbcs	r2, r2
100009a0:	1a59      	subs	r1, r3, r1
100009a2:	9b03      	ldr	r3, [sp, #12]
100009a4:	4252      	negs	r2, r2
100009a6:	1a89      	subs	r1, r1, r2
100009a8:	9301      	str	r3, [sp, #4]
100009aa:	3401      	adds	r4, #1
100009ac:	e795      	b.n	100008da <__aeabi_dadd+0x2c6>
100009ae:	4f8e      	ldr	r7, [pc, #568]	; (10000be8 <__aeabi_dadd+0x5d4>)
100009b0:	42be      	cmp	r6, r7
100009b2:	d121      	bne.n	100009f8 <__aeabi_dadd+0x3e4>
100009b4:	0019      	movs	r1, r3
100009b6:	0010      	movs	r0, r2
100009b8:	0034      	movs	r4, r6
100009ba:	e050      	b.n	10000a5e <__aeabi_dadd+0x44a>
100009bc:	4c8a      	ldr	r4, [pc, #552]	; (10000be8 <__aeabi_dadd+0x5d4>)
100009be:	9d02      	ldr	r5, [sp, #8]
100009c0:	42a5      	cmp	r5, r4
100009c2:	d100      	bne.n	100009c6 <__aeabi_dadd+0x3b2>
100009c4:	e0f2      	b.n	10000bac <__aeabi_dadd+0x598>
100009c6:	2e38      	cmp	r6, #56	; 0x38
100009c8:	dc34      	bgt.n	10000a34 <__aeabi_dadd+0x420>
100009ca:	2480      	movs	r4, #128	; 0x80
100009cc:	0035      	movs	r5, r6
100009ce:	0424      	lsls	r4, r4, #16
100009d0:	4321      	orrs	r1, r4
100009d2:	2d1f      	cmp	r5, #31
100009d4:	dc1d      	bgt.n	10000a12 <__aeabi_dadd+0x3fe>
100009d6:	2620      	movs	r6, #32
100009d8:	000c      	movs	r4, r1
100009da:	1b76      	subs	r6, r6, r5
100009dc:	40b4      	lsls	r4, r6
100009de:	46a4      	mov	ip, r4
100009e0:	0004      	movs	r4, r0
100009e2:	40b0      	lsls	r0, r6
100009e4:	40ec      	lsrs	r4, r5
100009e6:	4667      	mov	r7, ip
100009e8:	1e46      	subs	r6, r0, #1
100009ea:	41b0      	sbcs	r0, r6
100009ec:	40e9      	lsrs	r1, r5
100009ee:	433c      	orrs	r4, r7
100009f0:	4304      	orrs	r4, r0
100009f2:	0026      	movs	r6, r4
100009f4:	000c      	movs	r4, r1
100009f6:	e002      	b.n	100009fe <__aeabi_dadd+0x3ea>
100009f8:	2601      	movs	r6, #1
100009fa:	2d38      	cmp	r5, #56	; 0x38
100009fc:	dde9      	ble.n	100009d2 <__aeabi_dadd+0x3be>
100009fe:	1b90      	subs	r0, r2, r6
10000a00:	4282      	cmp	r2, r0
10000a02:	4192      	sbcs	r2, r2
10000a04:	1b1c      	subs	r4, r3, r4
10000a06:	9b03      	ldr	r3, [sp, #12]
10000a08:	4252      	negs	r2, r2
10000a0a:	1aa1      	subs	r1, r4, r2
10000a0c:	9301      	str	r3, [sp, #4]
10000a0e:	9c02      	ldr	r4, [sp, #8]
10000a10:	e763      	b.n	100008da <__aeabi_dadd+0x2c6>
10000a12:	002c      	movs	r4, r5
10000a14:	000e      	movs	r6, r1
10000a16:	3c20      	subs	r4, #32
10000a18:	40e6      	lsrs	r6, r4
10000a1a:	2400      	movs	r4, #0
10000a1c:	2d20      	cmp	r5, #32
10000a1e:	d003      	beq.n	10000a28 <__aeabi_dadd+0x414>
10000a20:	3440      	adds	r4, #64	; 0x40
10000a22:	1b64      	subs	r4, r4, r5
10000a24:	40a1      	lsls	r1, r4
10000a26:	000c      	movs	r4, r1
10000a28:	4304      	orrs	r4, r0
10000a2a:	1e61      	subs	r1, r4, #1
10000a2c:	418c      	sbcs	r4, r1
10000a2e:	4326      	orrs	r6, r4
10000a30:	2400      	movs	r4, #0
10000a32:	e7e4      	b.n	100009fe <__aeabi_dadd+0x3ea>
10000a34:	2400      	movs	r4, #0
10000a36:	2601      	movs	r6, #1
10000a38:	e7e1      	b.n	100009fe <__aeabi_dadd+0x3ea>
10000a3a:	4e6c      	ldr	r6, [pc, #432]	; (10000bec <__aeabi_dadd+0x5d8>)
10000a3c:	1c65      	adds	r5, r4, #1
10000a3e:	4235      	tst	r5, r6
10000a40:	d14a      	bne.n	10000ad8 <__aeabi_dadd+0x4c4>
10000a42:	000d      	movs	r5, r1
10000a44:	001f      	movs	r7, r3
10000a46:	4305      	orrs	r5, r0
10000a48:	4317      	orrs	r7, r2
10000a4a:	2c00      	cmp	r4, #0
10000a4c:	d123      	bne.n	10000a96 <__aeabi_dadd+0x482>
10000a4e:	2d00      	cmp	r5, #0
10000a50:	d108      	bne.n	10000a64 <__aeabi_dadd+0x450>
10000a52:	1e3d      	subs	r5, r7, #0
10000a54:	9701      	str	r7, [sp, #4]
10000a56:	d100      	bne.n	10000a5a <__aeabi_dadd+0x446>
10000a58:	e652      	b.n	10000700 <__aeabi_dadd+0xec>
10000a5a:	0019      	movs	r1, r3
10000a5c:	0010      	movs	r0, r2
10000a5e:	9b03      	ldr	r3, [sp, #12]
10000a60:	9301      	str	r3, [sp, #4]
10000a62:	e686      	b.n	10000772 <__aeabi_dadd+0x15e>
10000a64:	2f00      	cmp	r7, #0
10000a66:	d100      	bne.n	10000a6a <__aeabi_dadd+0x456>
10000a68:	e683      	b.n	10000772 <__aeabi_dadd+0x15e>
10000a6a:	1a86      	subs	r6, r0, r2
10000a6c:	42b0      	cmp	r0, r6
10000a6e:	41bf      	sbcs	r7, r7
10000a70:	1acd      	subs	r5, r1, r3
10000a72:	427f      	negs	r7, r7
10000a74:	1bed      	subs	r5, r5, r7
10000a76:	022f      	lsls	r7, r5, #8
10000a78:	d506      	bpl.n	10000a88 <__aeabi_dadd+0x474>
10000a7a:	1a10      	subs	r0, r2, r0
10000a7c:	4282      	cmp	r2, r0
10000a7e:	4192      	sbcs	r2, r2
10000a80:	1a59      	subs	r1, r3, r1
10000a82:	4252      	negs	r2, r2
10000a84:	1a89      	subs	r1, r1, r2
10000a86:	e7ea      	b.n	10000a5e <__aeabi_dadd+0x44a>
10000a88:	0037      	movs	r7, r6
10000a8a:	432f      	orrs	r7, r5
10000a8c:	d100      	bne.n	10000a90 <__aeabi_dadd+0x47c>
10000a8e:	e0a5      	b.n	10000bdc <__aeabi_dadd+0x5c8>
10000a90:	0029      	movs	r1, r5
10000a92:	0030      	movs	r0, r6
10000a94:	e66d      	b.n	10000772 <__aeabi_dadd+0x15e>
10000a96:	2d00      	cmp	r5, #0
10000a98:	d107      	bne.n	10000aaa <__aeabi_dadd+0x496>
10000a9a:	2f00      	cmp	r7, #0
10000a9c:	d100      	bne.n	10000aa0 <__aeabi_dadd+0x48c>
10000a9e:	e094      	b.n	10000bca <__aeabi_dadd+0x5b6>
10000aa0:	0019      	movs	r1, r3
10000aa2:	9b03      	ldr	r3, [sp, #12]
10000aa4:	0010      	movs	r0, r2
10000aa6:	9301      	str	r3, [sp, #4]
10000aa8:	e5fb      	b.n	100006a2 <__aeabi_dadd+0x8e>
10000aaa:	2f00      	cmp	r7, #0
10000aac:	d100      	bne.n	10000ab0 <__aeabi_dadd+0x49c>
10000aae:	e5f8      	b.n	100006a2 <__aeabi_dadd+0x8e>
10000ab0:	2580      	movs	r5, #128	; 0x80
10000ab2:	074c      	lsls	r4, r1, #29
10000ab4:	08c0      	lsrs	r0, r0, #3
10000ab6:	08c9      	lsrs	r1, r1, #3
10000ab8:	032d      	lsls	r5, r5, #12
10000aba:	4320      	orrs	r0, r4
10000abc:	4229      	tst	r1, r5
10000abe:	d100      	bne.n	10000ac2 <__aeabi_dadd+0x4ae>
10000ac0:	e6e2      	b.n	10000888 <__aeabi_dadd+0x274>
10000ac2:	08dc      	lsrs	r4, r3, #3
10000ac4:	422c      	tst	r4, r5
10000ac6:	d000      	beq.n	10000aca <__aeabi_dadd+0x4b6>
10000ac8:	e6de      	b.n	10000888 <__aeabi_dadd+0x274>
10000aca:	075b      	lsls	r3, r3, #29
10000acc:	08d0      	lsrs	r0, r2, #3
10000ace:	4318      	orrs	r0, r3
10000ad0:	9b03      	ldr	r3, [sp, #12]
10000ad2:	0021      	movs	r1, r4
10000ad4:	9301      	str	r3, [sp, #4]
10000ad6:	e6d7      	b.n	10000888 <__aeabi_dadd+0x274>
10000ad8:	1a86      	subs	r6, r0, r2
10000ada:	42b0      	cmp	r0, r6
10000adc:	41bf      	sbcs	r7, r7
10000ade:	1acd      	subs	r5, r1, r3
10000ae0:	427f      	negs	r7, r7
10000ae2:	1bed      	subs	r5, r5, r7
10000ae4:	022f      	lsls	r7, r5, #8
10000ae6:	d528      	bpl.n	10000b3a <__aeabi_dadd+0x526>
10000ae8:	1a16      	subs	r6, r2, r0
10000aea:	42b2      	cmp	r2, r6
10000aec:	4192      	sbcs	r2, r2
10000aee:	1a5b      	subs	r3, r3, r1
10000af0:	4252      	negs	r2, r2
10000af2:	1a9d      	subs	r5, r3, r2
10000af4:	9b03      	ldr	r3, [sp, #12]
10000af6:	9301      	str	r3, [sp, #4]
10000af8:	2d00      	cmp	r5, #0
10000afa:	d025      	beq.n	10000b48 <__aeabi_dadd+0x534>
10000afc:	0028      	movs	r0, r5
10000afe:	f7ff fbed 	bl	100002dc <__clzsi2>
10000b02:	0003      	movs	r3, r0
10000b04:	3b08      	subs	r3, #8
10000b06:	2220      	movs	r2, #32
10000b08:	0031      	movs	r1, r6
10000b0a:	1ad2      	subs	r2, r2, r3
10000b0c:	409d      	lsls	r5, r3
10000b0e:	40d1      	lsrs	r1, r2
10000b10:	4329      	orrs	r1, r5
10000b12:	0035      	movs	r5, r6
10000b14:	409d      	lsls	r5, r3
10000b16:	429c      	cmp	r4, r3
10000b18:	dc3b      	bgt.n	10000b92 <__aeabi_dadd+0x57e>
10000b1a:	1b1a      	subs	r2, r3, r4
10000b1c:	3201      	adds	r2, #1
10000b1e:	2320      	movs	r3, #32
10000b20:	0008      	movs	r0, r1
10000b22:	1a9b      	subs	r3, r3, r2
10000b24:	002c      	movs	r4, r5
10000b26:	409d      	lsls	r5, r3
10000b28:	4098      	lsls	r0, r3
10000b2a:	40d4      	lsrs	r4, r2
10000b2c:	1e6b      	subs	r3, r5, #1
10000b2e:	419d      	sbcs	r5, r3
10000b30:	40d1      	lsrs	r1, r2
10000b32:	4320      	orrs	r0, r4
10000b34:	4328      	orrs	r0, r5
10000b36:	2400      	movs	r4, #0
10000b38:	e61b      	b.n	10000772 <__aeabi_dadd+0x15e>
10000b3a:	0037      	movs	r7, r6
10000b3c:	432f      	orrs	r7, r5
10000b3e:	d1db      	bne.n	10000af8 <__aeabi_dadd+0x4e4>
10000b40:	003d      	movs	r5, r7
10000b42:	003c      	movs	r4, r7
10000b44:	9701      	str	r7, [sp, #4]
10000b46:	e5db      	b.n	10000700 <__aeabi_dadd+0xec>
10000b48:	0030      	movs	r0, r6
10000b4a:	f7ff fbc7 	bl	100002dc <__clzsi2>
10000b4e:	0003      	movs	r3, r0
10000b50:	3318      	adds	r3, #24
10000b52:	2b1f      	cmp	r3, #31
10000b54:	ddd7      	ble.n	10000b06 <__aeabi_dadd+0x4f2>
10000b56:	0031      	movs	r1, r6
10000b58:	3808      	subs	r0, #8
10000b5a:	4081      	lsls	r1, r0
10000b5c:	429c      	cmp	r4, r3
10000b5e:	dc12      	bgt.n	10000b86 <__aeabi_dadd+0x572>
10000b60:	1b1b      	subs	r3, r3, r4
10000b62:	1c5a      	adds	r2, r3, #1
10000b64:	2a1f      	cmp	r2, #31
10000b66:	ddda      	ble.n	10000b1e <__aeabi_dadd+0x50a>
10000b68:	000c      	movs	r4, r1
10000b6a:	3b1f      	subs	r3, #31
10000b6c:	40dc      	lsrs	r4, r3
10000b6e:	0028      	movs	r0, r5
10000b70:	2a20      	cmp	r2, #32
10000b72:	d003      	beq.n	10000b7c <__aeabi_dadd+0x568>
10000b74:	2340      	movs	r3, #64	; 0x40
10000b76:	1a9b      	subs	r3, r3, r2
10000b78:	4099      	lsls	r1, r3
10000b7a:	0008      	movs	r0, r1
10000b7c:	1e43      	subs	r3, r0, #1
10000b7e:	4198      	sbcs	r0, r3
10000b80:	2100      	movs	r1, #0
10000b82:	4320      	orrs	r0, r4
10000b84:	e7d7      	b.n	10000b36 <__aeabi_dadd+0x522>
10000b86:	1ae4      	subs	r4, r4, r3
10000b88:	4b19      	ldr	r3, [pc, #100]	; (10000bf0 <__aeabi_dadd+0x5dc>)
10000b8a:	400b      	ands	r3, r1
10000b8c:	075d      	lsls	r5, r3, #29
10000b8e:	08df      	lsrs	r7, r3, #3
10000b90:	e5b6      	b.n	10000700 <__aeabi_dadd+0xec>
10000b92:	1ae4      	subs	r4, r4, r3
10000b94:	4b16      	ldr	r3, [pc, #88]	; (10000bf0 <__aeabi_dadd+0x5dc>)
10000b96:	0028      	movs	r0, r5
10000b98:	4019      	ands	r1, r3
10000b9a:	e5ea      	b.n	10000772 <__aeabi_dadd+0x15e>
10000b9c:	0019      	movs	r1, r3
10000b9e:	0010      	movs	r0, r2
10000ba0:	e65b      	b.n	1000085a <__aeabi_dadd+0x246>
10000ba2:	0019      	movs	r1, r3
10000ba4:	0010      	movs	r0, r2
10000ba6:	e5e4      	b.n	10000772 <__aeabi_dadd+0x15e>
10000ba8:	002c      	movs	r4, r5
10000baa:	e5e2      	b.n	10000772 <__aeabi_dadd+0x15e>
10000bac:	0019      	movs	r1, r3
10000bae:	0010      	movs	r0, r2
10000bb0:	9c02      	ldr	r4, [sp, #8]
10000bb2:	e754      	b.n	10000a5e <__aeabi_dadd+0x44a>
10000bb4:	074a      	lsls	r2, r1, #29
10000bb6:	08c7      	lsrs	r7, r0, #3
10000bb8:	4317      	orrs	r7, r2
10000bba:	003d      	movs	r5, r7
10000bbc:	08c9      	lsrs	r1, r1, #3
10000bbe:	429c      	cmp	r4, r3
10000bc0:	d10f      	bne.n	10000be2 <__aeabi_dadd+0x5ce>
10000bc2:	430d      	orrs	r5, r1
10000bc4:	d104      	bne.n	10000bd0 <__aeabi_dadd+0x5bc>
10000bc6:	002f      	movs	r7, r5
10000bc8:	e59a      	b.n	10000700 <__aeabi_dadd+0xec>
10000bca:	2180      	movs	r1, #128	; 0x80
10000bcc:	9701      	str	r7, [sp, #4]
10000bce:	0309      	lsls	r1, r1, #12
10000bd0:	003d      	movs	r5, r7
10000bd2:	2780      	movs	r7, #128	; 0x80
10000bd4:	033f      	lsls	r7, r7, #12
10000bd6:	4c04      	ldr	r4, [pc, #16]	; (10000be8 <__aeabi_dadd+0x5d4>)
10000bd8:	430f      	orrs	r7, r1
10000bda:	e591      	b.n	10000700 <__aeabi_dadd+0xec>
10000bdc:	003d      	movs	r5, r7
10000bde:	9701      	str	r7, [sp, #4]
10000be0:	e58e      	b.n	10000700 <__aeabi_dadd+0xec>
10000be2:	000f      	movs	r7, r1
10000be4:	e58c      	b.n	10000700 <__aeabi_dadd+0xec>
10000be6:	46c0      	nop			; (mov r8, r8)
10000be8:	000007ff 	.word	0x000007ff
10000bec:	000007fe 	.word	0x000007fe
10000bf0:	ff7fffff 	.word	0xff7fffff

10000bf4 <__eqdf2>:
10000bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
10000bf6:	000d      	movs	r5, r1
10000bf8:	b087      	sub	sp, #28
10000bfa:	9200      	str	r2, [sp, #0]
10000bfc:	9301      	str	r3, [sp, #4]
10000bfe:	0004      	movs	r4, r0
10000c00:	9004      	str	r0, [sp, #16]
10000c02:	9801      	ldr	r0, [sp, #4]
10000c04:	0feb      	lsrs	r3, r5, #31
10000c06:	0046      	lsls	r6, r0, #1
10000c08:	0fc7      	lsrs	r7, r0, #31
10000c0a:	481a      	ldr	r0, [pc, #104]	; (10000c74 <__eqdf2+0x80>)
10000c0c:	9303      	str	r3, [sp, #12]
10000c0e:	4684      	mov	ip, r0
10000c10:	9b00      	ldr	r3, [sp, #0]
10000c12:	0309      	lsls	r1, r1, #12
10000c14:	9305      	str	r3, [sp, #20]
10000c16:	9b01      	ldr	r3, [sp, #4]
10000c18:	006a      	lsls	r2, r5, #1
10000c1a:	031b      	lsls	r3, r3, #12
10000c1c:	2001      	movs	r0, #1
10000c1e:	0b09      	lsrs	r1, r1, #12
10000c20:	0d52      	lsrs	r2, r2, #21
10000c22:	0b1b      	lsrs	r3, r3, #12
10000c24:	0d76      	lsrs	r6, r6, #21
10000c26:	4562      	cmp	r2, ip
10000c28:	d003      	beq.n	10000c32 <__eqdf2+0x3e>
10000c2a:	4566      	cmp	r6, ip
10000c2c:	d10d      	bne.n	10000c4a <__eqdf2+0x56>
10000c2e:	b007      	add	sp, #28
10000c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000c32:	4296      	cmp	r6, r2
10000c34:	d1fb      	bne.n	10000c2e <__eqdf2+0x3a>
10000c36:	9a00      	ldr	r2, [sp, #0]
10000c38:	430b      	orrs	r3, r1
10000c3a:	4313      	orrs	r3, r2
10000c3c:	4323      	orrs	r3, r4
10000c3e:	d1f6      	bne.n	10000c2e <__eqdf2+0x3a>
10000c40:	9b03      	ldr	r3, [sp, #12]
10000c42:	1bd8      	subs	r0, r3, r7
10000c44:	1e43      	subs	r3, r0, #1
10000c46:	4198      	sbcs	r0, r3
10000c48:	e7f1      	b.n	10000c2e <__eqdf2+0x3a>
10000c4a:	2001      	movs	r0, #1
10000c4c:	42b2      	cmp	r2, r6
10000c4e:	d1ee      	bne.n	10000c2e <__eqdf2+0x3a>
10000c50:	4299      	cmp	r1, r3
10000c52:	d1ec      	bne.n	10000c2e <__eqdf2+0x3a>
10000c54:	9b04      	ldr	r3, [sp, #16]
10000c56:	9e05      	ldr	r6, [sp, #20]
10000c58:	42b3      	cmp	r3, r6
10000c5a:	d1e8      	bne.n	10000c2e <__eqdf2+0x3a>
10000c5c:	9b03      	ldr	r3, [sp, #12]
10000c5e:	42bb      	cmp	r3, r7
10000c60:	d006      	beq.n	10000c70 <__eqdf2+0x7c>
10000c62:	2a00      	cmp	r2, #0
10000c64:	d1e3      	bne.n	10000c2e <__eqdf2+0x3a>
10000c66:	4321      	orrs	r1, r4
10000c68:	1e4b      	subs	r3, r1, #1
10000c6a:	4199      	sbcs	r1, r3
10000c6c:	0008      	movs	r0, r1
10000c6e:	e7de      	b.n	10000c2e <__eqdf2+0x3a>
10000c70:	2000      	movs	r0, #0
10000c72:	e7dc      	b.n	10000c2e <__eqdf2+0x3a>
10000c74:	000007ff 	.word	0x000007ff

10000c78 <__gedf2>:
10000c78:	b5f0      	push	{r4, r5, r6, r7, lr}
10000c7a:	b087      	sub	sp, #28
10000c7c:	9000      	str	r0, [sp, #0]
10000c7e:	9101      	str	r1, [sp, #4]
10000c80:	001d      	movs	r5, r3
10000c82:	9b00      	ldr	r3, [sp, #0]
10000c84:	0014      	movs	r4, r2
10000c86:	9304      	str	r3, [sp, #16]
10000c88:	9b01      	ldr	r3, [sp, #4]
10000c8a:	0329      	lsls	r1, r5, #12
10000c8c:	031a      	lsls	r2, r3, #12
10000c8e:	0b13      	lsrs	r3, r2, #12
10000c90:	4a33      	ldr	r2, [pc, #204]	; (10000d60 <__gedf2+0xe8>)
10000c92:	9303      	str	r3, [sp, #12]
10000c94:	4694      	mov	ip, r2
10000c96:	9b01      	ldr	r3, [sp, #4]
10000c98:	0068      	lsls	r0, r5, #1
10000c9a:	005f      	lsls	r7, r3, #1
10000c9c:	0d7b      	lsrs	r3, r7, #21
10000c9e:	9302      	str	r3, [sp, #8]
10000ca0:	9a02      	ldr	r2, [sp, #8]
10000ca2:	9b01      	ldr	r3, [sp, #4]
10000ca4:	9405      	str	r4, [sp, #20]
10000ca6:	0fdb      	lsrs	r3, r3, #31
10000ca8:	0b09      	lsrs	r1, r1, #12
10000caa:	0d40      	lsrs	r0, r0, #21
10000cac:	0fee      	lsrs	r6, r5, #31
10000cae:	4562      	cmp	r2, ip
10000cb0:	d112      	bne.n	10000cd8 <__gedf2+0x60>
10000cb2:	9a00      	ldr	r2, [sp, #0]
10000cb4:	9f03      	ldr	r7, [sp, #12]
10000cb6:	4317      	orrs	r7, r2
10000cb8:	d14f      	bne.n	10000d5a <__gedf2+0xe2>
10000cba:	9a02      	ldr	r2, [sp, #8]
10000cbc:	4290      	cmp	r0, r2
10000cbe:	d004      	beq.n	10000cca <__gedf2+0x52>
10000cc0:	2001      	movs	r0, #1
10000cc2:	2b00      	cmp	r3, #0
10000cc4:	d006      	beq.n	10000cd4 <__gedf2+0x5c>
10000cc6:	3802      	subs	r0, #2
10000cc8:	e004      	b.n	10000cd4 <__gedf2+0x5c>
10000cca:	4321      	orrs	r1, r4
10000ccc:	1e08      	subs	r0, r1, #0
10000cce:	d144      	bne.n	10000d5a <__gedf2+0xe2>
10000cd0:	42b3      	cmp	r3, r6
10000cd2:	d1f5      	bne.n	10000cc0 <__gedf2+0x48>
10000cd4:	b007      	add	sp, #28
10000cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000cd8:	4560      	cmp	r0, ip
10000cda:	d111      	bne.n	10000d00 <__gedf2+0x88>
10000cdc:	4321      	orrs	r1, r4
10000cde:	d13c      	bne.n	10000d5a <__gedf2+0xe2>
10000ce0:	9a02      	ldr	r2, [sp, #8]
10000ce2:	2a00      	cmp	r2, #0
10000ce4:	d004      	beq.n	10000cf0 <__gedf2+0x78>
10000ce6:	42b3      	cmp	r3, r6
10000ce8:	d1ea      	bne.n	10000cc0 <__gedf2+0x48>
10000cea:	1e18      	subs	r0, r3, #0
10000cec:	d1f2      	bne.n	10000cd4 <__gedf2+0x5c>
10000cee:	e005      	b.n	10000cfc <__gedf2+0x84>
10000cf0:	9a00      	ldr	r2, [sp, #0]
10000cf2:	9903      	ldr	r1, [sp, #12]
10000cf4:	4311      	orrs	r1, r2
10000cf6:	d1f6      	bne.n	10000ce6 <__gedf2+0x6e>
10000cf8:	1e30      	subs	r0, r6, #0
10000cfa:	d1eb      	bne.n	10000cd4 <__gedf2+0x5c>
10000cfc:	2001      	movs	r0, #1
10000cfe:	e02d      	b.n	10000d5c <__gedf2+0xe4>
10000d00:	9a02      	ldr	r2, [sp, #8]
10000d02:	2a00      	cmp	r2, #0
10000d04:	d017      	beq.n	10000d36 <__gedf2+0xbe>
10000d06:	2800      	cmp	r0, #0
10000d08:	d0da      	beq.n	10000cc0 <__gedf2+0x48>
10000d0a:	42b3      	cmp	r3, r6
10000d0c:	d1d8      	bne.n	10000cc0 <__gedf2+0x48>
10000d0e:	9a02      	ldr	r2, [sp, #8]
10000d10:	4282      	cmp	r2, r0
10000d12:	dcd5      	bgt.n	10000cc0 <__gedf2+0x48>
10000d14:	9a02      	ldr	r2, [sp, #8]
10000d16:	4282      	cmp	r2, r0
10000d18:	dbe7      	blt.n	10000cea <__gedf2+0x72>
10000d1a:	9a03      	ldr	r2, [sp, #12]
10000d1c:	428a      	cmp	r2, r1
10000d1e:	d8cf      	bhi.n	10000cc0 <__gedf2+0x48>
10000d20:	d1e3      	bne.n	10000cea <__gedf2+0x72>
10000d22:	9a04      	ldr	r2, [sp, #16]
10000d24:	9905      	ldr	r1, [sp, #20]
10000d26:	428a      	cmp	r2, r1
10000d28:	d8ca      	bhi.n	10000cc0 <__gedf2+0x48>
10000d2a:	9a04      	ldr	r2, [sp, #16]
10000d2c:	9905      	ldr	r1, [sp, #20]
10000d2e:	2000      	movs	r0, #0
10000d30:	428a      	cmp	r2, r1
10000d32:	d2cf      	bcs.n	10000cd4 <__gedf2+0x5c>
10000d34:	e7d9      	b.n	10000cea <__gedf2+0x72>
10000d36:	9f00      	ldr	r7, [sp, #0]
10000d38:	9a03      	ldr	r2, [sp, #12]
10000d3a:	4317      	orrs	r7, r2
10000d3c:	2800      	cmp	r0, #0
10000d3e:	d002      	beq.n	10000d46 <__gedf2+0xce>
10000d40:	2f00      	cmp	r7, #0
10000d42:	d0d9      	beq.n	10000cf8 <__gedf2+0x80>
10000d44:	e7cf      	b.n	10000ce6 <__gedf2+0x6e>
10000d46:	430c      	orrs	r4, r1
10000d48:	d004      	beq.n	10000d54 <__gedf2+0xdc>
10000d4a:	2f00      	cmp	r7, #0
10000d4c:	d0d4      	beq.n	10000cf8 <__gedf2+0x80>
10000d4e:	42b3      	cmp	r3, r6
10000d50:	d0e3      	beq.n	10000d1a <__gedf2+0xa2>
10000d52:	e7b5      	b.n	10000cc0 <__gedf2+0x48>
10000d54:	2f00      	cmp	r7, #0
10000d56:	d0bd      	beq.n	10000cd4 <__gedf2+0x5c>
10000d58:	e7b2      	b.n	10000cc0 <__gedf2+0x48>
10000d5a:	2002      	movs	r0, #2
10000d5c:	4240      	negs	r0, r0
10000d5e:	e7b9      	b.n	10000cd4 <__gedf2+0x5c>
10000d60:	000007ff 	.word	0x000007ff

10000d64 <__ledf2>:
10000d64:	b5f0      	push	{r4, r5, r6, r7, lr}
10000d66:	b087      	sub	sp, #28
10000d68:	9000      	str	r0, [sp, #0]
10000d6a:	9101      	str	r1, [sp, #4]
10000d6c:	001d      	movs	r5, r3
10000d6e:	9b00      	ldr	r3, [sp, #0]
10000d70:	0014      	movs	r4, r2
10000d72:	9304      	str	r3, [sp, #16]
10000d74:	9b01      	ldr	r3, [sp, #4]
10000d76:	0068      	lsls	r0, r5, #1
10000d78:	031a      	lsls	r2, r3, #12
10000d7a:	0b13      	lsrs	r3, r2, #12
10000d7c:	4a34      	ldr	r2, [pc, #208]	; (10000e50 <__ledf2+0xec>)
10000d7e:	9303      	str	r3, [sp, #12]
10000d80:	4694      	mov	ip, r2
10000d82:	9b01      	ldr	r3, [sp, #4]
10000d84:	9405      	str	r4, [sp, #20]
10000d86:	005f      	lsls	r7, r3, #1
10000d88:	0d7b      	lsrs	r3, r7, #21
10000d8a:	9302      	str	r3, [sp, #8]
10000d8c:	9b01      	ldr	r3, [sp, #4]
10000d8e:	9a02      	ldr	r2, [sp, #8]
10000d90:	0fd9      	lsrs	r1, r3, #31
10000d92:	032b      	lsls	r3, r5, #12
10000d94:	0b1b      	lsrs	r3, r3, #12
10000d96:	0d40      	lsrs	r0, r0, #21
10000d98:	0fee      	lsrs	r6, r5, #31
10000d9a:	4562      	cmp	r2, ip
10000d9c:	d113      	bne.n	10000dc6 <__ledf2+0x62>
10000d9e:	9a00      	ldr	r2, [sp, #0]
10000da0:	9f03      	ldr	r7, [sp, #12]
10000da2:	4317      	orrs	r7, r2
10000da4:	d152      	bne.n	10000e4c <__ledf2+0xe8>
10000da6:	9a02      	ldr	r2, [sp, #8]
10000da8:	4290      	cmp	r0, r2
10000daa:	d004      	beq.n	10000db6 <__ledf2+0x52>
10000dac:	2001      	movs	r0, #1
10000dae:	2900      	cmp	r1, #0
10000db0:	d007      	beq.n	10000dc2 <__ledf2+0x5e>
10000db2:	3802      	subs	r0, #2
10000db4:	e005      	b.n	10000dc2 <__ledf2+0x5e>
10000db6:	2002      	movs	r0, #2
10000db8:	4323      	orrs	r3, r4
10000dba:	d102      	bne.n	10000dc2 <__ledf2+0x5e>
10000dbc:	0018      	movs	r0, r3
10000dbe:	42b1      	cmp	r1, r6
10000dc0:	d1f4      	bne.n	10000dac <__ledf2+0x48>
10000dc2:	b007      	add	sp, #28
10000dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000dc6:	4560      	cmp	r0, ip
10000dc8:	d113      	bne.n	10000df2 <__ledf2+0x8e>
10000dca:	2002      	movs	r0, #2
10000dcc:	4323      	orrs	r3, r4
10000dce:	d1f8      	bne.n	10000dc2 <__ledf2+0x5e>
10000dd0:	9b02      	ldr	r3, [sp, #8]
10000dd2:	2b00      	cmp	r3, #0
10000dd4:	d004      	beq.n	10000de0 <__ledf2+0x7c>
10000dd6:	42b1      	cmp	r1, r6
10000dd8:	d1e8      	bne.n	10000dac <__ledf2+0x48>
10000dda:	1e08      	subs	r0, r1, #0
10000ddc:	d1f1      	bne.n	10000dc2 <__ledf2+0x5e>
10000dde:	e005      	b.n	10000dec <__ledf2+0x88>
10000de0:	9b00      	ldr	r3, [sp, #0]
10000de2:	9a03      	ldr	r2, [sp, #12]
10000de4:	431a      	orrs	r2, r3
10000de6:	d1f6      	bne.n	10000dd6 <__ledf2+0x72>
10000de8:	1e30      	subs	r0, r6, #0
10000dea:	d1ea      	bne.n	10000dc2 <__ledf2+0x5e>
10000dec:	2001      	movs	r0, #1
10000dee:	4240      	negs	r0, r0
10000df0:	e7e7      	b.n	10000dc2 <__ledf2+0x5e>
10000df2:	9a02      	ldr	r2, [sp, #8]
10000df4:	2a00      	cmp	r2, #0
10000df6:	d017      	beq.n	10000e28 <__ledf2+0xc4>
10000df8:	2800      	cmp	r0, #0
10000dfa:	d0d7      	beq.n	10000dac <__ledf2+0x48>
10000dfc:	42b1      	cmp	r1, r6
10000dfe:	d1d5      	bne.n	10000dac <__ledf2+0x48>
10000e00:	9a02      	ldr	r2, [sp, #8]
10000e02:	4282      	cmp	r2, r0
10000e04:	dcd2      	bgt.n	10000dac <__ledf2+0x48>
10000e06:	9a02      	ldr	r2, [sp, #8]
10000e08:	4282      	cmp	r2, r0
10000e0a:	dbe6      	blt.n	10000dda <__ledf2+0x76>
10000e0c:	9a03      	ldr	r2, [sp, #12]
10000e0e:	429a      	cmp	r2, r3
10000e10:	d8cc      	bhi.n	10000dac <__ledf2+0x48>
10000e12:	d1e2      	bne.n	10000dda <__ledf2+0x76>
10000e14:	9b04      	ldr	r3, [sp, #16]
10000e16:	9a05      	ldr	r2, [sp, #20]
10000e18:	4293      	cmp	r3, r2
10000e1a:	d8c7      	bhi.n	10000dac <__ledf2+0x48>
10000e1c:	9b04      	ldr	r3, [sp, #16]
10000e1e:	9a05      	ldr	r2, [sp, #20]
10000e20:	2000      	movs	r0, #0
10000e22:	4293      	cmp	r3, r2
10000e24:	d2cd      	bcs.n	10000dc2 <__ledf2+0x5e>
10000e26:	e7d8      	b.n	10000dda <__ledf2+0x76>
10000e28:	9f00      	ldr	r7, [sp, #0]
10000e2a:	9a03      	ldr	r2, [sp, #12]
10000e2c:	4317      	orrs	r7, r2
10000e2e:	2800      	cmp	r0, #0
10000e30:	d002      	beq.n	10000e38 <__ledf2+0xd4>
10000e32:	2f00      	cmp	r7, #0
10000e34:	d0d8      	beq.n	10000de8 <__ledf2+0x84>
10000e36:	e7ce      	b.n	10000dd6 <__ledf2+0x72>
10000e38:	431c      	orrs	r4, r3
10000e3a:	d004      	beq.n	10000e46 <__ledf2+0xe2>
10000e3c:	2f00      	cmp	r7, #0
10000e3e:	d0d3      	beq.n	10000de8 <__ledf2+0x84>
10000e40:	42b1      	cmp	r1, r6
10000e42:	d0e3      	beq.n	10000e0c <__ledf2+0xa8>
10000e44:	e7b2      	b.n	10000dac <__ledf2+0x48>
10000e46:	2f00      	cmp	r7, #0
10000e48:	d0bb      	beq.n	10000dc2 <__ledf2+0x5e>
10000e4a:	e7af      	b.n	10000dac <__ledf2+0x48>
10000e4c:	2002      	movs	r0, #2
10000e4e:	e7b8      	b.n	10000dc2 <__ledf2+0x5e>
10000e50:	000007ff 	.word	0x000007ff

10000e54 <__aeabi_dmul>:
10000e54:	b5f0      	push	{r4, r5, r6, r7, lr}
10000e56:	b08b      	sub	sp, #44	; 0x2c
10000e58:	9200      	str	r2, [sp, #0]
10000e5a:	9301      	str	r3, [sp, #4]
10000e5c:	030d      	lsls	r5, r1, #12
10000e5e:	004b      	lsls	r3, r1, #1
10000e60:	0fca      	lsrs	r2, r1, #31
10000e62:	0006      	movs	r6, r0
10000e64:	0b2d      	lsrs	r5, r5, #12
10000e66:	0d5b      	lsrs	r3, r3, #21
10000e68:	9205      	str	r2, [sp, #20]
10000e6a:	d100      	bne.n	10000e6e <__aeabi_dmul+0x1a>
10000e6c:	e114      	b.n	10001098 <__aeabi_dmul+0x244>
10000e6e:	4acf      	ldr	r2, [pc, #828]	; (100011ac <__aeabi_dmul+0x358>)
10000e70:	4293      	cmp	r3, r2
10000e72:	d100      	bne.n	10000e76 <__aeabi_dmul+0x22>
10000e74:	e138      	b.n	100010e8 <__aeabi_dmul+0x294>
10000e76:	00ed      	lsls	r5, r5, #3
10000e78:	0f42      	lsrs	r2, r0, #29
10000e7a:	432a      	orrs	r2, r5
10000e7c:	2580      	movs	r5, #128	; 0x80
10000e7e:	042d      	lsls	r5, r5, #16
10000e80:	4315      	orrs	r5, r2
10000e82:	4acb      	ldr	r2, [pc, #812]	; (100011b0 <__aeabi_dmul+0x35c>)
10000e84:	00c4      	lsls	r4, r0, #3
10000e86:	189b      	adds	r3, r3, r2
10000e88:	9303      	str	r3, [sp, #12]
10000e8a:	2300      	movs	r3, #0
10000e8c:	9302      	str	r3, [sp, #8]
10000e8e:	9b01      	ldr	r3, [sp, #4]
10000e90:	9800      	ldr	r0, [sp, #0]
10000e92:	031e      	lsls	r6, r3, #12
10000e94:	005a      	lsls	r2, r3, #1
10000e96:	0fdb      	lsrs	r3, r3, #31
10000e98:	0b36      	lsrs	r6, r6, #12
10000e9a:	0d52      	lsrs	r2, r2, #21
10000e9c:	9304      	str	r3, [sp, #16]
10000e9e:	d100      	bne.n	10000ea2 <__aeabi_dmul+0x4e>
10000ea0:	e131      	b.n	10001106 <__aeabi_dmul+0x2b2>
10000ea2:	4bc2      	ldr	r3, [pc, #776]	; (100011ac <__aeabi_dmul+0x358>)
10000ea4:	429a      	cmp	r2, r3
10000ea6:	d100      	bne.n	10000eaa <__aeabi_dmul+0x56>
10000ea8:	e153      	b.n	10001152 <__aeabi_dmul+0x2fe>
10000eaa:	0f43      	lsrs	r3, r0, #29
10000eac:	00f6      	lsls	r6, r6, #3
10000eae:	4333      	orrs	r3, r6
10000eb0:	2680      	movs	r6, #128	; 0x80
10000eb2:	49bf      	ldr	r1, [pc, #764]	; (100011b0 <__aeabi_dmul+0x35c>)
10000eb4:	0436      	lsls	r6, r6, #16
10000eb6:	431e      	orrs	r6, r3
10000eb8:	00c3      	lsls	r3, r0, #3
10000eba:	1850      	adds	r0, r2, r1
10000ebc:	2200      	movs	r2, #0
10000ebe:	9905      	ldr	r1, [sp, #20]
10000ec0:	9f04      	ldr	r7, [sp, #16]
10000ec2:	4079      	eors	r1, r7
10000ec4:	9100      	str	r1, [sp, #0]
10000ec6:	9903      	ldr	r1, [sp, #12]
10000ec8:	1841      	adds	r1, r0, r1
10000eca:	9106      	str	r1, [sp, #24]
10000ecc:	3101      	adds	r1, #1
10000ece:	9103      	str	r1, [sp, #12]
10000ed0:	9902      	ldr	r1, [sp, #8]
10000ed2:	0088      	lsls	r0, r1, #2
10000ed4:	4310      	orrs	r0, r2
10000ed6:	280a      	cmp	r0, #10
10000ed8:	dd00      	ble.n	10000edc <__aeabi_dmul+0x88>
10000eda:	e173      	b.n	100011c4 <__aeabi_dmul+0x370>
10000edc:	2802      	cmp	r0, #2
10000ede:	dd00      	ble.n	10000ee2 <__aeabi_dmul+0x8e>
10000ee0:	e146      	b.n	10001170 <__aeabi_dmul+0x31c>
10000ee2:	3801      	subs	r0, #1
10000ee4:	2801      	cmp	r0, #1
10000ee6:	d800      	bhi.n	10000eea <__aeabi_dmul+0x96>
10000ee8:	e155      	b.n	10001196 <__aeabi_dmul+0x342>
10000eea:	0c19      	lsrs	r1, r3, #16
10000eec:	b29b      	uxth	r3, r3
10000eee:	9102      	str	r1, [sp, #8]
10000ef0:	0019      	movs	r1, r3
10000ef2:	0c22      	lsrs	r2, r4, #16
10000ef4:	b2a4      	uxth	r4, r4
10000ef6:	4351      	muls	r1, r2
10000ef8:	0020      	movs	r0, r4
10000efa:	468c      	mov	ip, r1
10000efc:	9f02      	ldr	r7, [sp, #8]
10000efe:	9902      	ldr	r1, [sp, #8]
10000f00:	4358      	muls	r0, r3
10000f02:	4351      	muls	r1, r2
10000f04:	4367      	muls	r7, r4
10000f06:	9105      	str	r1, [sp, #20]
10000f08:	4467      	add	r7, ip
10000f0a:	0c01      	lsrs	r1, r0, #16
10000f0c:	19c9      	adds	r1, r1, r7
10000f0e:	9004      	str	r0, [sp, #16]
10000f10:	458c      	cmp	ip, r1
10000f12:	d905      	bls.n	10000f20 <__aeabi_dmul+0xcc>
10000f14:	2080      	movs	r0, #128	; 0x80
10000f16:	0240      	lsls	r0, r0, #9
10000f18:	4684      	mov	ip, r0
10000f1a:	9f05      	ldr	r7, [sp, #20]
10000f1c:	4467      	add	r7, ip
10000f1e:	9705      	str	r7, [sp, #20]
10000f20:	0c08      	lsrs	r0, r1, #16
10000f22:	4684      	mov	ip, r0
10000f24:	4668      	mov	r0, sp
10000f26:	8a00      	ldrh	r0, [r0, #16]
10000f28:	0409      	lsls	r1, r1, #16
10000f2a:	1809      	adds	r1, r1, r0
10000f2c:	9109      	str	r1, [sp, #36]	; 0x24
10000f2e:	0c31      	lsrs	r1, r6, #16
10000f30:	b2b6      	uxth	r6, r6
10000f32:	9104      	str	r1, [sp, #16]
10000f34:	0030      	movs	r0, r6
10000f36:	0021      	movs	r1, r4
10000f38:	9f04      	ldr	r7, [sp, #16]
10000f3a:	4350      	muls	r0, r2
10000f3c:	437c      	muls	r4, r7
10000f3e:	4371      	muls	r1, r6
10000f40:	437a      	muls	r2, r7
10000f42:	1824      	adds	r4, r4, r0
10000f44:	0c0f      	lsrs	r7, r1, #16
10000f46:	193c      	adds	r4, r7, r4
10000f48:	42a0      	cmp	r0, r4
10000f4a:	d902      	bls.n	10000f52 <__aeabi_dmul+0xfe>
10000f4c:	2080      	movs	r0, #128	; 0x80
10000f4e:	0240      	lsls	r0, r0, #9
10000f50:	1812      	adds	r2, r2, r0
10000f52:	0c20      	lsrs	r0, r4, #16
10000f54:	1882      	adds	r2, r0, r2
10000f56:	0424      	lsls	r4, r4, #16
10000f58:	b289      	uxth	r1, r1
10000f5a:	9207      	str	r2, [sp, #28]
10000f5c:	1862      	adds	r2, r4, r1
10000f5e:	9208      	str	r2, [sp, #32]
10000f60:	9908      	ldr	r1, [sp, #32]
10000f62:	4662      	mov	r2, ip
10000f64:	468c      	mov	ip, r1
10000f66:	0c29      	lsrs	r1, r5, #16
10000f68:	b2ad      	uxth	r5, r5
10000f6a:	0028      	movs	r0, r5
10000f6c:	9f02      	ldr	r7, [sp, #8]
10000f6e:	4358      	muls	r0, r3
10000f70:	436f      	muls	r7, r5
10000f72:	434b      	muls	r3, r1
10000f74:	4462      	add	r2, ip
10000f76:	4694      	mov	ip, r2
10000f78:	9c02      	ldr	r4, [sp, #8]
10000f7a:	18ff      	adds	r7, r7, r3
10000f7c:	0c02      	lsrs	r2, r0, #16
10000f7e:	19d2      	adds	r2, r2, r7
10000f80:	434c      	muls	r4, r1
10000f82:	4293      	cmp	r3, r2
10000f84:	d902      	bls.n	10000f8c <__aeabi_dmul+0x138>
10000f86:	2380      	movs	r3, #128	; 0x80
10000f88:	025b      	lsls	r3, r3, #9
10000f8a:	18e4      	adds	r4, r4, r3
10000f8c:	0c13      	lsrs	r3, r2, #16
10000f8e:	191b      	adds	r3, r3, r4
10000f90:	9302      	str	r3, [sp, #8]
10000f92:	002b      	movs	r3, r5
10000f94:	b280      	uxth	r0, r0
10000f96:	0412      	lsls	r2, r2, #16
10000f98:	1812      	adds	r2, r2, r0
10000f9a:	9804      	ldr	r0, [sp, #16]
10000f9c:	4373      	muls	r3, r6
10000f9e:	4345      	muls	r5, r0
10000fa0:	434e      	muls	r6, r1
10000fa2:	4341      	muls	r1, r0
10000fa4:	19a8      	adds	r0, r5, r6
10000fa6:	0c1d      	lsrs	r5, r3, #16
10000fa8:	182d      	adds	r5, r5, r0
10000faa:	42ae      	cmp	r6, r5
10000fac:	d902      	bls.n	10000fb4 <__aeabi_dmul+0x160>
10000fae:	2080      	movs	r0, #128	; 0x80
10000fb0:	0240      	lsls	r0, r0, #9
10000fb2:	1809      	adds	r1, r1, r0
10000fb4:	9c05      	ldr	r4, [sp, #20]
10000fb6:	4660      	mov	r0, ip
10000fb8:	46a4      	mov	ip, r4
10000fba:	9c08      	ldr	r4, [sp, #32]
10000fbc:	4460      	add	r0, ip
10000fbe:	42a0      	cmp	r0, r4
10000fc0:	41bf      	sbcs	r7, r7
10000fc2:	1880      	adds	r0, r0, r2
10000fc4:	4290      	cmp	r0, r2
10000fc6:	4192      	sbcs	r2, r2
10000fc8:	042e      	lsls	r6, r5, #16
10000fca:	b29b      	uxth	r3, r3
10000fcc:	18f6      	adds	r6, r6, r3
10000fce:	9b07      	ldr	r3, [sp, #28]
10000fd0:	427f      	negs	r7, r7
10000fd2:	18f6      	adds	r6, r6, r3
10000fd4:	4253      	negs	r3, r2
10000fd6:	9304      	str	r3, [sp, #16]
10000fd8:	9b02      	ldr	r3, [sp, #8]
10000fda:	19f4      	adds	r4, r6, r7
10000fdc:	469c      	mov	ip, r3
10000fde:	44a4      	add	ip, r4
10000fe0:	4663      	mov	r3, ip
10000fe2:	9a04      	ldr	r2, [sp, #16]
10000fe4:	42bc      	cmp	r4, r7
10000fe6:	41a4      	sbcs	r4, r4
10000fe8:	189b      	adds	r3, r3, r2
10000fea:	9a07      	ldr	r2, [sp, #28]
10000fec:	4264      	negs	r4, r4
10000fee:	4296      	cmp	r6, r2
10000ff0:	41b6      	sbcs	r6, r6
10000ff2:	9a02      	ldr	r2, [sp, #8]
10000ff4:	4276      	negs	r6, r6
10000ff6:	4334      	orrs	r4, r6
10000ff8:	0c2d      	lsrs	r5, r5, #16
10000ffa:	1964      	adds	r4, r4, r5
10000ffc:	4594      	cmp	ip, r2
10000ffe:	41ad      	sbcs	r5, r5
10001000:	9a04      	ldr	r2, [sp, #16]
10001002:	426d      	negs	r5, r5
10001004:	4293      	cmp	r3, r2
10001006:	4192      	sbcs	r2, r2
10001008:	4252      	negs	r2, r2
1000100a:	4315      	orrs	r5, r2
1000100c:	1964      	adds	r4, r4, r5
1000100e:	9a09      	ldr	r2, [sp, #36]	; 0x24
10001010:	1864      	adds	r4, r4, r1
10001012:	0241      	lsls	r1, r0, #9
10001014:	4311      	orrs	r1, r2
10001016:	1e4a      	subs	r2, r1, #1
10001018:	4191      	sbcs	r1, r2
1000101a:	0dc0      	lsrs	r0, r0, #23
1000101c:	0dde      	lsrs	r6, r3, #23
1000101e:	0264      	lsls	r4, r4, #9
10001020:	4301      	orrs	r1, r0
10001022:	025b      	lsls	r3, r3, #9
10001024:	4326      	orrs	r6, r4
10001026:	430b      	orrs	r3, r1
10001028:	01e4      	lsls	r4, r4, #7
1000102a:	d400      	bmi.n	1000102e <__aeabi_dmul+0x1da>
1000102c:	e0df      	b.n	100011ee <__aeabi_dmul+0x39a>
1000102e:	2101      	movs	r1, #1
10001030:	085a      	lsrs	r2, r3, #1
10001032:	400b      	ands	r3, r1
10001034:	431a      	orrs	r2, r3
10001036:	07f3      	lsls	r3, r6, #31
10001038:	40ce      	lsrs	r6, r1
1000103a:	4313      	orrs	r3, r2
1000103c:	9a03      	ldr	r2, [sp, #12]
1000103e:	495d      	ldr	r1, [pc, #372]	; (100011b4 <__aeabi_dmul+0x360>)
10001040:	1852      	adds	r2, r2, r1
10001042:	2a00      	cmp	r2, #0
10001044:	dc00      	bgt.n	10001048 <__aeabi_dmul+0x1f4>
10001046:	e0d5      	b.n	100011f4 <__aeabi_dmul+0x3a0>
10001048:	0759      	lsls	r1, r3, #29
1000104a:	d009      	beq.n	10001060 <__aeabi_dmul+0x20c>
1000104c:	210f      	movs	r1, #15
1000104e:	4019      	ands	r1, r3
10001050:	2904      	cmp	r1, #4
10001052:	d005      	beq.n	10001060 <__aeabi_dmul+0x20c>
10001054:	1d19      	adds	r1, r3, #4
10001056:	4299      	cmp	r1, r3
10001058:	419b      	sbcs	r3, r3
1000105a:	425b      	negs	r3, r3
1000105c:	18f6      	adds	r6, r6, r3
1000105e:	000b      	movs	r3, r1
10001060:	01f1      	lsls	r1, r6, #7
10001062:	d506      	bpl.n	10001072 <__aeabi_dmul+0x21e>
10001064:	2180      	movs	r1, #128	; 0x80
10001066:	00c9      	lsls	r1, r1, #3
10001068:	468c      	mov	ip, r1
1000106a:	4a53      	ldr	r2, [pc, #332]	; (100011b8 <__aeabi_dmul+0x364>)
1000106c:	4016      	ands	r6, r2
1000106e:	9a03      	ldr	r2, [sp, #12]
10001070:	4462      	add	r2, ip
10001072:	4952      	ldr	r1, [pc, #328]	; (100011bc <__aeabi_dmul+0x368>)
10001074:	428a      	cmp	r2, r1
10001076:	dd00      	ble.n	1000107a <__aeabi_dmul+0x226>
10001078:	e109      	b.n	1000128e <__aeabi_dmul+0x43a>
1000107a:	0774      	lsls	r4, r6, #29
1000107c:	08db      	lsrs	r3, r3, #3
1000107e:	431c      	orrs	r4, r3
10001080:	08f6      	lsrs	r6, r6, #3
10001082:	0513      	lsls	r3, r2, #20
10001084:	0336      	lsls	r6, r6, #12
10001086:	9a00      	ldr	r2, [sp, #0]
10001088:	0b36      	lsrs	r6, r6, #12
1000108a:	4333      	orrs	r3, r6
1000108c:	07d2      	lsls	r2, r2, #31
1000108e:	4313      	orrs	r3, r2
10001090:	0020      	movs	r0, r4
10001092:	0019      	movs	r1, r3
10001094:	b00b      	add	sp, #44	; 0x2c
10001096:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001098:	002c      	movs	r4, r5
1000109a:	4304      	orrs	r4, r0
1000109c:	d02b      	beq.n	100010f6 <__aeabi_dmul+0x2a2>
1000109e:	2d00      	cmp	r5, #0
100010a0:	d016      	beq.n	100010d0 <__aeabi_dmul+0x27c>
100010a2:	0028      	movs	r0, r5
100010a4:	f7ff f91a 	bl	100002dc <__clzsi2>
100010a8:	0004      	movs	r4, r0
100010aa:	0002      	movs	r2, r0
100010ac:	3c0b      	subs	r4, #11
100010ae:	231d      	movs	r3, #29
100010b0:	0030      	movs	r0, r6
100010b2:	1b1b      	subs	r3, r3, r4
100010b4:	0011      	movs	r1, r2
100010b6:	40d8      	lsrs	r0, r3
100010b8:	3908      	subs	r1, #8
100010ba:	408d      	lsls	r5, r1
100010bc:	0003      	movs	r3, r0
100010be:	432b      	orrs	r3, r5
100010c0:	0035      	movs	r5, r6
100010c2:	408d      	lsls	r5, r1
100010c4:	493e      	ldr	r1, [pc, #248]	; (100011c0 <__aeabi_dmul+0x36c>)
100010c6:	002c      	movs	r4, r5
100010c8:	1a8a      	subs	r2, r1, r2
100010ca:	001d      	movs	r5, r3
100010cc:	9203      	str	r2, [sp, #12]
100010ce:	e6dc      	b.n	10000e8a <__aeabi_dmul+0x36>
100010d0:	f7ff f904 	bl	100002dc <__clzsi2>
100010d4:	0004      	movs	r4, r0
100010d6:	0002      	movs	r2, r0
100010d8:	3415      	adds	r4, #21
100010da:	3220      	adds	r2, #32
100010dc:	2c1c      	cmp	r4, #28
100010de:	dde6      	ble.n	100010ae <__aeabi_dmul+0x25a>
100010e0:	0033      	movs	r3, r6
100010e2:	3808      	subs	r0, #8
100010e4:	4083      	lsls	r3, r0
100010e6:	e7ed      	b.n	100010c4 <__aeabi_dmul+0x270>
100010e8:	0004      	movs	r4, r0
100010ea:	432c      	orrs	r4, r5
100010ec:	d007      	beq.n	100010fe <__aeabi_dmul+0x2aa>
100010ee:	9303      	str	r3, [sp, #12]
100010f0:	0004      	movs	r4, r0
100010f2:	2303      	movs	r3, #3
100010f4:	e6ca      	b.n	10000e8c <__aeabi_dmul+0x38>
100010f6:	0025      	movs	r5, r4
100010f8:	2301      	movs	r3, #1
100010fa:	9403      	str	r4, [sp, #12]
100010fc:	e6c6      	b.n	10000e8c <__aeabi_dmul+0x38>
100010fe:	9303      	str	r3, [sp, #12]
10001100:	0025      	movs	r5, r4
10001102:	2302      	movs	r3, #2
10001104:	e6c2      	b.n	10000e8c <__aeabi_dmul+0x38>
10001106:	9b00      	ldr	r3, [sp, #0]
10001108:	4333      	orrs	r3, r6
1000110a:	d029      	beq.n	10001160 <__aeabi_dmul+0x30c>
1000110c:	2e00      	cmp	r6, #0
1000110e:	d014      	beq.n	1000113a <__aeabi_dmul+0x2e6>
10001110:	0030      	movs	r0, r6
10001112:	f7ff f8e3 	bl	100002dc <__clzsi2>
10001116:	0001      	movs	r1, r0
10001118:	0003      	movs	r3, r0
1000111a:	390b      	subs	r1, #11
1000111c:	221d      	movs	r2, #29
1000111e:	0018      	movs	r0, r3
10001120:	1a52      	subs	r2, r2, r1
10001122:	9900      	ldr	r1, [sp, #0]
10001124:	3808      	subs	r0, #8
10001126:	4086      	lsls	r6, r0
10001128:	40d1      	lsrs	r1, r2
1000112a:	4331      	orrs	r1, r6
1000112c:	9e00      	ldr	r6, [sp, #0]
1000112e:	4086      	lsls	r6, r0
10001130:	4823      	ldr	r0, [pc, #140]	; (100011c0 <__aeabi_dmul+0x36c>)
10001132:	1ac0      	subs	r0, r0, r3
10001134:	0033      	movs	r3, r6
10001136:	000e      	movs	r6, r1
10001138:	e6c0      	b.n	10000ebc <__aeabi_dmul+0x68>
1000113a:	f7ff f8cf 	bl	100002dc <__clzsi2>
1000113e:	0001      	movs	r1, r0
10001140:	0003      	movs	r3, r0
10001142:	3115      	adds	r1, #21
10001144:	3320      	adds	r3, #32
10001146:	291c      	cmp	r1, #28
10001148:	dde8      	ble.n	1000111c <__aeabi_dmul+0x2c8>
1000114a:	9900      	ldr	r1, [sp, #0]
1000114c:	3808      	subs	r0, #8
1000114e:	4081      	lsls	r1, r0
10001150:	e7ee      	b.n	10001130 <__aeabi_dmul+0x2dc>
10001152:	9b00      	ldr	r3, [sp, #0]
10001154:	4333      	orrs	r3, r6
10001156:	d007      	beq.n	10001168 <__aeabi_dmul+0x314>
10001158:	0003      	movs	r3, r0
1000115a:	0010      	movs	r0, r2
1000115c:	2203      	movs	r2, #3
1000115e:	e6ae      	b.n	10000ebe <__aeabi_dmul+0x6a>
10001160:	001e      	movs	r6, r3
10001162:	0018      	movs	r0, r3
10001164:	2201      	movs	r2, #1
10001166:	e6aa      	b.n	10000ebe <__aeabi_dmul+0x6a>
10001168:	0010      	movs	r0, r2
1000116a:	001e      	movs	r6, r3
1000116c:	2202      	movs	r2, #2
1000116e:	e6a6      	b.n	10000ebe <__aeabi_dmul+0x6a>
10001170:	2101      	movs	r1, #1
10001172:	4081      	lsls	r1, r0
10001174:	20a6      	movs	r0, #166	; 0xa6
10001176:	000f      	movs	r7, r1
10001178:	00c0      	lsls	r0, r0, #3
1000117a:	4007      	ands	r7, r0
1000117c:	4201      	tst	r1, r0
1000117e:	d127      	bne.n	100011d0 <__aeabi_dmul+0x37c>
10001180:	2090      	movs	r0, #144	; 0x90
10001182:	0080      	lsls	r0, r0, #2
10001184:	4201      	tst	r1, r0
10001186:	d177      	bne.n	10001278 <__aeabi_dmul+0x424>
10001188:	38b9      	subs	r0, #185	; 0xb9
1000118a:	38ff      	subs	r0, #255	; 0xff
1000118c:	4201      	tst	r1, r0
1000118e:	d100      	bne.n	10001192 <__aeabi_dmul+0x33e>
10001190:	e6ab      	b.n	10000eea <__aeabi_dmul+0x96>
10001192:	9904      	ldr	r1, [sp, #16]
10001194:	9100      	str	r1, [sp, #0]
10001196:	2a02      	cmp	r2, #2
10001198:	d079      	beq.n	1000128e <__aeabi_dmul+0x43a>
1000119a:	2a03      	cmp	r2, #3
1000119c:	d075      	beq.n	1000128a <__aeabi_dmul+0x436>
1000119e:	2a01      	cmp	r2, #1
100011a0:	d000      	beq.n	100011a4 <__aeabi_dmul+0x350>
100011a2:	e74b      	b.n	1000103c <__aeabi_dmul+0x1e8>
100011a4:	2600      	movs	r6, #0
100011a6:	0034      	movs	r4, r6
100011a8:	0032      	movs	r2, r6
100011aa:	e76a      	b.n	10001082 <__aeabi_dmul+0x22e>
100011ac:	000007ff 	.word	0x000007ff
100011b0:	fffffc01 	.word	0xfffffc01
100011b4:	000003ff 	.word	0x000003ff
100011b8:	feffffff 	.word	0xfeffffff
100011bc:	000007fe 	.word	0x000007fe
100011c0:	fffffc0d 	.word	0xfffffc0d
100011c4:	9905      	ldr	r1, [sp, #20]
100011c6:	9100      	str	r1, [sp, #0]
100011c8:	280f      	cmp	r0, #15
100011ca:	d005      	beq.n	100011d8 <__aeabi_dmul+0x384>
100011cc:	280b      	cmp	r0, #11
100011ce:	d0e0      	beq.n	10001192 <__aeabi_dmul+0x33e>
100011d0:	002e      	movs	r6, r5
100011d2:	0023      	movs	r3, r4
100011d4:	9a02      	ldr	r2, [sp, #8]
100011d6:	e7de      	b.n	10001196 <__aeabi_dmul+0x342>
100011d8:	2280      	movs	r2, #128	; 0x80
100011da:	0312      	lsls	r2, r2, #12
100011dc:	4215      	tst	r5, r2
100011de:	d04f      	beq.n	10001280 <__aeabi_dmul+0x42c>
100011e0:	4216      	tst	r6, r2
100011e2:	d14d      	bne.n	10001280 <__aeabi_dmul+0x42c>
100011e4:	0035      	movs	r5, r6
100011e6:	9a04      	ldr	r2, [sp, #16]
100011e8:	9200      	str	r2, [sp, #0]
100011ea:	001c      	movs	r4, r3
100011ec:	e048      	b.n	10001280 <__aeabi_dmul+0x42c>
100011ee:	9a06      	ldr	r2, [sp, #24]
100011f0:	9203      	str	r2, [sp, #12]
100011f2:	e723      	b.n	1000103c <__aeabi_dmul+0x1e8>
100011f4:	2001      	movs	r0, #1
100011f6:	1a80      	subs	r0, r0, r2
100011f8:	2838      	cmp	r0, #56	; 0x38
100011fa:	dcd3      	bgt.n	100011a4 <__aeabi_dmul+0x350>
100011fc:	281f      	cmp	r0, #31
100011fe:	dc27      	bgt.n	10001250 <__aeabi_dmul+0x3fc>
10001200:	4926      	ldr	r1, [pc, #152]	; (1000129c <__aeabi_dmul+0x448>)
10001202:	9a03      	ldr	r2, [sp, #12]
10001204:	468c      	mov	ip, r1
10001206:	001c      	movs	r4, r3
10001208:	4462      	add	r2, ip
1000120a:	0031      	movs	r1, r6
1000120c:	4093      	lsls	r3, r2
1000120e:	4091      	lsls	r1, r2
10001210:	40c4      	lsrs	r4, r0
10001212:	001a      	movs	r2, r3
10001214:	4321      	orrs	r1, r4
10001216:	1e53      	subs	r3, r2, #1
10001218:	419a      	sbcs	r2, r3
1000121a:	000b      	movs	r3, r1
1000121c:	40c6      	lsrs	r6, r0
1000121e:	4313      	orrs	r3, r2
10001220:	075a      	lsls	r2, r3, #29
10001222:	d009      	beq.n	10001238 <__aeabi_dmul+0x3e4>
10001224:	220f      	movs	r2, #15
10001226:	401a      	ands	r2, r3
10001228:	2a04      	cmp	r2, #4
1000122a:	d005      	beq.n	10001238 <__aeabi_dmul+0x3e4>
1000122c:	1d1a      	adds	r2, r3, #4
1000122e:	429a      	cmp	r2, r3
10001230:	419b      	sbcs	r3, r3
10001232:	425b      	negs	r3, r3
10001234:	18f6      	adds	r6, r6, r3
10001236:	0013      	movs	r3, r2
10001238:	2180      	movs	r1, #128	; 0x80
1000123a:	0030      	movs	r0, r6
1000123c:	0409      	lsls	r1, r1, #16
1000123e:	4008      	ands	r0, r1
10001240:	420e      	tst	r6, r1
10001242:	d127      	bne.n	10001294 <__aeabi_dmul+0x440>
10001244:	0774      	lsls	r4, r6, #29
10001246:	08db      	lsrs	r3, r3, #3
10001248:	0002      	movs	r2, r0
1000124a:	431c      	orrs	r4, r3
1000124c:	08f6      	lsrs	r6, r6, #3
1000124e:	e718      	b.n	10001082 <__aeabi_dmul+0x22e>
10001250:	211f      	movs	r1, #31
10001252:	4249      	negs	r1, r1
10001254:	1a8a      	subs	r2, r1, r2
10001256:	0031      	movs	r1, r6
10001258:	40d1      	lsrs	r1, r2
1000125a:	2200      	movs	r2, #0
1000125c:	2820      	cmp	r0, #32
1000125e:	d005      	beq.n	1000126c <__aeabi_dmul+0x418>
10001260:	480f      	ldr	r0, [pc, #60]	; (100012a0 <__aeabi_dmul+0x44c>)
10001262:	9a03      	ldr	r2, [sp, #12]
10001264:	4684      	mov	ip, r0
10001266:	4462      	add	r2, ip
10001268:	4096      	lsls	r6, r2
1000126a:	0032      	movs	r2, r6
1000126c:	4313      	orrs	r3, r2
1000126e:	1e5a      	subs	r2, r3, #1
10001270:	4193      	sbcs	r3, r2
10001272:	2600      	movs	r6, #0
10001274:	430b      	orrs	r3, r1
10001276:	e7d3      	b.n	10001220 <__aeabi_dmul+0x3cc>
10001278:	2580      	movs	r5, #128	; 0x80
1000127a:	003c      	movs	r4, r7
1000127c:	032d      	lsls	r5, r5, #12
1000127e:	9700      	str	r7, [sp, #0]
10001280:	2680      	movs	r6, #128	; 0x80
10001282:	0336      	lsls	r6, r6, #12
10001284:	432e      	orrs	r6, r5
10001286:	4a07      	ldr	r2, [pc, #28]	; (100012a4 <__aeabi_dmul+0x450>)
10001288:	e6fb      	b.n	10001082 <__aeabi_dmul+0x22e>
1000128a:	0035      	movs	r5, r6
1000128c:	e7ad      	b.n	100011ea <__aeabi_dmul+0x396>
1000128e:	2600      	movs	r6, #0
10001290:	0034      	movs	r4, r6
10001292:	e7f8      	b.n	10001286 <__aeabi_dmul+0x432>
10001294:	2600      	movs	r6, #0
10001296:	2201      	movs	r2, #1
10001298:	0034      	movs	r4, r6
1000129a:	e6f2      	b.n	10001082 <__aeabi_dmul+0x22e>
1000129c:	0000041e 	.word	0x0000041e
100012a0:	0000043e 	.word	0x0000043e
100012a4:	000007ff 	.word	0x000007ff

100012a8 <__aeabi_dsub>:
100012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
100012aa:	b085      	sub	sp, #20
100012ac:	9200      	str	r2, [sp, #0]
100012ae:	9301      	str	r3, [sp, #4]
100012b0:	0fcb      	lsrs	r3, r1, #31
100012b2:	030d      	lsls	r5, r1, #12
100012b4:	9302      	str	r3, [sp, #8]
100012b6:	9b01      	ldr	r3, [sp, #4]
100012b8:	004c      	lsls	r4, r1, #1
100012ba:	0a6d      	lsrs	r5, r5, #9
100012bc:	0f41      	lsrs	r1, r0, #29
100012be:	4329      	orrs	r1, r5
100012c0:	005d      	lsls	r5, r3, #1
100012c2:	031e      	lsls	r6, r3, #12
100012c4:	0d6b      	lsrs	r3, r5, #21
100012c6:	469c      	mov	ip, r3
100012c8:	9b01      	ldr	r3, [sp, #4]
100012ca:	0a76      	lsrs	r6, r6, #9
100012cc:	0fdd      	lsrs	r5, r3, #31
100012ce:	9b00      	ldr	r3, [sp, #0]
100012d0:	9a00      	ldr	r2, [sp, #0]
100012d2:	0f5b      	lsrs	r3, r3, #29
100012d4:	4333      	orrs	r3, r6
100012d6:	4ebe      	ldr	r6, [pc, #760]	; (100015d0 <__aeabi_dsub+0x328>)
100012d8:	0d64      	lsrs	r4, r4, #21
100012da:	00c0      	lsls	r0, r0, #3
100012dc:	00d2      	lsls	r2, r2, #3
100012de:	45b4      	cmp	ip, r6
100012e0:	d123      	bne.n	1000132a <__aeabi_dsub+0x82>
100012e2:	001e      	movs	r6, r3
100012e4:	4316      	orrs	r6, r2
100012e6:	9603      	str	r6, [sp, #12]
100012e8:	9f03      	ldr	r7, [sp, #12]
100012ea:	4eba      	ldr	r6, [pc, #744]	; (100015d4 <__aeabi_dsub+0x32c>)
100012ec:	19a6      	adds	r6, r4, r6
100012ee:	2f00      	cmp	r7, #0
100012f0:	d00c      	beq.n	1000130c <__aeabi_dsub+0x64>
100012f2:	9f02      	ldr	r7, [sp, #8]
100012f4:	9500      	str	r5, [sp, #0]
100012f6:	42af      	cmp	r7, r5
100012f8:	d000      	beq.n	100012fc <__aeabi_dsub+0x54>
100012fa:	e1b5      	b.n	10001668 <__aeabi_dsub+0x3c0>
100012fc:	2e00      	cmp	r6, #0
100012fe:	d100      	bne.n	10001302 <__aeabi_dsub+0x5a>
10001300:	e104      	b.n	1000150c <__aeabi_dsub+0x264>
10001302:	2c00      	cmp	r4, #0
10001304:	d000      	beq.n	10001308 <__aeabi_dsub+0x60>
10001306:	e2ba      	b.n	1000187e <__aeabi_dsub+0x5d6>
10001308:	4664      	mov	r4, ip
1000130a:	e0b8      	b.n	1000147e <__aeabi_dsub+0x1d6>
1000130c:	2701      	movs	r7, #1
1000130e:	406f      	eors	r7, r5
10001310:	9d02      	ldr	r5, [sp, #8]
10001312:	9700      	str	r7, [sp, #0]
10001314:	42bd      	cmp	r5, r7
10001316:	d000      	beq.n	1000131a <__aeabi_dsub+0x72>
10001318:	e1af      	b.n	1000167a <__aeabi_dsub+0x3d2>
1000131a:	2e00      	cmp	r6, #0
1000131c:	d100      	bne.n	10001320 <__aeabi_dsub+0x78>
1000131e:	e0f5      	b.n	1000150c <__aeabi_dsub+0x264>
10001320:	2c00      	cmp	r4, #0
10001322:	d0f1      	beq.n	10001308 <__aeabi_dsub+0x60>
10001324:	9903      	ldr	r1, [sp, #12]
10001326:	0008      	movs	r0, r1
10001328:	e02f      	b.n	1000138a <__aeabi_dsub+0xe2>
1000132a:	2601      	movs	r6, #1
1000132c:	4075      	eors	r5, r6
1000132e:	9500      	str	r5, [sp, #0]
10001330:	4665      	mov	r5, ip
10001332:	9f02      	ldr	r7, [sp, #8]
10001334:	9e00      	ldr	r6, [sp, #0]
10001336:	1b65      	subs	r5, r4, r5
10001338:	42b7      	cmp	r7, r6
1000133a:	d000      	beq.n	1000133e <__aeabi_dsub+0x96>
1000133c:	e12e      	b.n	1000159c <__aeabi_dsub+0x2f4>
1000133e:	2d00      	cmp	r5, #0
10001340:	dc00      	bgt.n	10001344 <__aeabi_dsub+0x9c>
10001342:	e076      	b.n	10001432 <__aeabi_dsub+0x18a>
10001344:	4667      	mov	r7, ip
10001346:	2f00      	cmp	r7, #0
10001348:	d121      	bne.n	1000138e <__aeabi_dsub+0xe6>
1000134a:	001f      	movs	r7, r3
1000134c:	4317      	orrs	r7, r2
1000134e:	d100      	bne.n	10001352 <__aeabi_dsub+0xaa>
10001350:	e122      	b.n	10001598 <__aeabi_dsub+0x2f0>
10001352:	1e6f      	subs	r7, r5, #1
10001354:	2d01      	cmp	r5, #1
10001356:	d115      	bne.n	10001384 <__aeabi_dsub+0xdc>
10001358:	1882      	adds	r2, r0, r2
1000135a:	4282      	cmp	r2, r0
1000135c:	4180      	sbcs	r0, r0
1000135e:	18c9      	adds	r1, r1, r3
10001360:	4240      	negs	r0, r0
10001362:	1809      	adds	r1, r1, r0
10001364:	2401      	movs	r4, #1
10001366:	0010      	movs	r0, r2
10001368:	020b      	lsls	r3, r1, #8
1000136a:	d400      	bmi.n	1000136e <__aeabi_dsub+0xc6>
1000136c:	e096      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000136e:	2402      	movs	r4, #2
10001370:	4b99      	ldr	r3, [pc, #612]	; (100015d8 <__aeabi_dsub+0x330>)
10001372:	0842      	lsrs	r2, r0, #1
10001374:	400b      	ands	r3, r1
10001376:	2101      	movs	r1, #1
10001378:	4001      	ands	r1, r0
1000137a:	430a      	orrs	r2, r1
1000137c:	07d8      	lsls	r0, r3, #31
1000137e:	4310      	orrs	r0, r2
10001380:	0859      	lsrs	r1, r3, #1
10001382:	e08b      	b.n	1000149c <__aeabi_dsub+0x1f4>
10001384:	4e92      	ldr	r6, [pc, #584]	; (100015d0 <__aeabi_dsub+0x328>)
10001386:	42b5      	cmp	r5, r6
10001388:	d122      	bne.n	100013d0 <__aeabi_dsub+0x128>
1000138a:	4c91      	ldr	r4, [pc, #580]	; (100015d0 <__aeabi_dsub+0x328>)
1000138c:	e086      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000138e:	4e90      	ldr	r6, [pc, #576]	; (100015d0 <__aeabi_dsub+0x328>)
10001390:	42b4      	cmp	r4, r6
10001392:	d100      	bne.n	10001396 <__aeabi_dsub+0xee>
10001394:	e082      	b.n	1000149c <__aeabi_dsub+0x1f4>
10001396:	2600      	movs	r6, #0
10001398:	46b4      	mov	ip, r6
1000139a:	3601      	adds	r6, #1
1000139c:	2d38      	cmp	r5, #56	; 0x38
1000139e:	dc1a      	bgt.n	100013d6 <__aeabi_dsub+0x12e>
100013a0:	2680      	movs	r6, #128	; 0x80
100013a2:	002f      	movs	r7, r5
100013a4:	0436      	lsls	r6, r6, #16
100013a6:	4333      	orrs	r3, r6
100013a8:	2f1f      	cmp	r7, #31
100013aa:	dc31      	bgt.n	10001410 <__aeabi_dsub+0x168>
100013ac:	2520      	movs	r5, #32
100013ae:	001e      	movs	r6, r3
100013b0:	1bed      	subs	r5, r5, r7
100013b2:	40ae      	lsls	r6, r5
100013b4:	46b4      	mov	ip, r6
100013b6:	0016      	movs	r6, r2
100013b8:	9500      	str	r5, [sp, #0]
100013ba:	40fe      	lsrs	r6, r7
100013bc:	4665      	mov	r5, ip
100013be:	432e      	orrs	r6, r5
100013c0:	9d00      	ldr	r5, [sp, #0]
100013c2:	40fb      	lsrs	r3, r7
100013c4:	40aa      	lsls	r2, r5
100013c6:	1e55      	subs	r5, r2, #1
100013c8:	41aa      	sbcs	r2, r5
100013ca:	4316      	orrs	r6, r2
100013cc:	469c      	mov	ip, r3
100013ce:	e002      	b.n	100013d6 <__aeabi_dsub+0x12e>
100013d0:	2601      	movs	r6, #1
100013d2:	2f38      	cmp	r7, #56	; 0x38
100013d4:	dde8      	ble.n	100013a8 <__aeabi_dsub+0x100>
100013d6:	1836      	adds	r6, r6, r0
100013d8:	4286      	cmp	r6, r0
100013da:	4180      	sbcs	r0, r0
100013dc:	4461      	add	r1, ip
100013de:	4240      	negs	r0, r0
100013e0:	1809      	adds	r1, r1, r0
100013e2:	0030      	movs	r0, r6
100013e4:	020b      	lsls	r3, r1, #8
100013e6:	d559      	bpl.n	1000149c <__aeabi_dsub+0x1f4>
100013e8:	2600      	movs	r6, #0
100013ea:	4b79      	ldr	r3, [pc, #484]	; (100015d0 <__aeabi_dsub+0x328>)
100013ec:	3401      	adds	r4, #1
100013ee:	46b4      	mov	ip, r6
100013f0:	429c      	cmp	r4, r3
100013f2:	d1bd      	bne.n	10001370 <__aeabi_dsub+0xc8>
100013f4:	4b79      	ldr	r3, [pc, #484]	; (100015dc <__aeabi_dsub+0x334>)
100013f6:	0524      	lsls	r4, r4, #20
100013f8:	401c      	ands	r4, r3
100013fa:	4663      	mov	r3, ip
100013fc:	031b      	lsls	r3, r3, #12
100013fe:	0b1b      	lsrs	r3, r3, #12
10001400:	431c      	orrs	r4, r3
10001402:	9b02      	ldr	r3, [sp, #8]
10001404:	0030      	movs	r0, r6
10001406:	07db      	lsls	r3, r3, #31
10001408:	431c      	orrs	r4, r3
1000140a:	0021      	movs	r1, r4
1000140c:	b005      	add	sp, #20
1000140e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001410:	003d      	movs	r5, r7
10001412:	001e      	movs	r6, r3
10001414:	3d20      	subs	r5, #32
10001416:	40ee      	lsrs	r6, r5
10001418:	2500      	movs	r5, #0
1000141a:	2f20      	cmp	r7, #32
1000141c:	d003      	beq.n	10001426 <__aeabi_dsub+0x17e>
1000141e:	3540      	adds	r5, #64	; 0x40
10001420:	1bed      	subs	r5, r5, r7
10001422:	40ab      	lsls	r3, r5
10001424:	001d      	movs	r5, r3
10001426:	4315      	orrs	r5, r2
10001428:	1e6b      	subs	r3, r5, #1
1000142a:	419d      	sbcs	r5, r3
1000142c:	2300      	movs	r3, #0
1000142e:	432e      	orrs	r6, r5
10001430:	e7cc      	b.n	100013cc <__aeabi_dsub+0x124>
10001432:	2d00      	cmp	r5, #0
10001434:	d06a      	beq.n	1000150c <__aeabi_dsub+0x264>
10001436:	4665      	mov	r5, ip
10001438:	1b2d      	subs	r5, r5, r4
1000143a:	2c00      	cmp	r4, #0
1000143c:	d01e      	beq.n	1000147c <__aeabi_dsub+0x1d4>
1000143e:	2400      	movs	r4, #0
10001440:	2601      	movs	r6, #1
10001442:	2d38      	cmp	r5, #56	; 0x38
10001444:	dc12      	bgt.n	1000146c <__aeabi_dsub+0x1c4>
10001446:	2480      	movs	r4, #128	; 0x80
10001448:	0424      	lsls	r4, r4, #16
1000144a:	4321      	orrs	r1, r4
1000144c:	2d1f      	cmp	r5, #31
1000144e:	dc4b      	bgt.n	100014e8 <__aeabi_dsub+0x240>
10001450:	2420      	movs	r4, #32
10001452:	000f      	movs	r7, r1
10001454:	0006      	movs	r6, r0
10001456:	1b64      	subs	r4, r4, r5
10001458:	40a0      	lsls	r0, r4
1000145a:	40a7      	lsls	r7, r4
1000145c:	40ee      	lsrs	r6, r5
1000145e:	4337      	orrs	r7, r6
10001460:	0006      	movs	r6, r0
10001462:	40e9      	lsrs	r1, r5
10001464:	1e70      	subs	r0, r6, #1
10001466:	4186      	sbcs	r6, r0
10001468:	000c      	movs	r4, r1
1000146a:	433e      	orrs	r6, r7
1000146c:	18b0      	adds	r0, r6, r2
1000146e:	4290      	cmp	r0, r2
10001470:	4192      	sbcs	r2, r2
10001472:	18e4      	adds	r4, r4, r3
10001474:	4252      	negs	r2, r2
10001476:	18a1      	adds	r1, r4, r2
10001478:	4664      	mov	r4, ip
1000147a:	e7b3      	b.n	100013e4 <__aeabi_dsub+0x13c>
1000147c:	002c      	movs	r4, r5
1000147e:	000d      	movs	r5, r1
10001480:	4305      	orrs	r5, r0
10001482:	d029      	beq.n	100014d8 <__aeabi_dsub+0x230>
10001484:	1e65      	subs	r5, r4, #1
10001486:	2c01      	cmp	r4, #1
10001488:	d123      	bne.n	100014d2 <__aeabi_dsub+0x22a>
1000148a:	1880      	adds	r0, r0, r2
1000148c:	4290      	cmp	r0, r2
1000148e:	4192      	sbcs	r2, r2
10001490:	18c9      	adds	r1, r1, r3
10001492:	4252      	negs	r2, r2
10001494:	1889      	adds	r1, r1, r2
10001496:	020b      	lsls	r3, r1, #8
10001498:	d500      	bpl.n	1000149c <__aeabi_dsub+0x1f4>
1000149a:	e768      	b.n	1000136e <__aeabi_dsub+0xc6>
1000149c:	0743      	lsls	r3, r0, #29
1000149e:	d009      	beq.n	100014b4 <__aeabi_dsub+0x20c>
100014a0:	230f      	movs	r3, #15
100014a2:	4003      	ands	r3, r0
100014a4:	2b04      	cmp	r3, #4
100014a6:	d005      	beq.n	100014b4 <__aeabi_dsub+0x20c>
100014a8:	1d03      	adds	r3, r0, #4
100014aa:	4283      	cmp	r3, r0
100014ac:	4180      	sbcs	r0, r0
100014ae:	4240      	negs	r0, r0
100014b0:	1809      	adds	r1, r1, r0
100014b2:	0018      	movs	r0, r3
100014b4:	020b      	lsls	r3, r1, #8
100014b6:	d400      	bmi.n	100014ba <__aeabi_dsub+0x212>
100014b8:	e1e4      	b.n	10001884 <__aeabi_dsub+0x5dc>
100014ba:	2600      	movs	r6, #0
100014bc:	4b44      	ldr	r3, [pc, #272]	; (100015d0 <__aeabi_dsub+0x328>)
100014be:	3401      	adds	r4, #1
100014c0:	46b4      	mov	ip, r6
100014c2:	429c      	cmp	r4, r3
100014c4:	d096      	beq.n	100013f4 <__aeabi_dsub+0x14c>
100014c6:	4b44      	ldr	r3, [pc, #272]	; (100015d8 <__aeabi_dsub+0x330>)
100014c8:	08c0      	lsrs	r0, r0, #3
100014ca:	400b      	ands	r3, r1
100014cc:	075e      	lsls	r6, r3, #29
100014ce:	4306      	orrs	r6, r0
100014d0:	e1cd      	b.n	1000186e <__aeabi_dsub+0x5c6>
100014d2:	4e3f      	ldr	r6, [pc, #252]	; (100015d0 <__aeabi_dsub+0x328>)
100014d4:	42b4      	cmp	r4, r6
100014d6:	d102      	bne.n	100014de <__aeabi_dsub+0x236>
100014d8:	0019      	movs	r1, r3
100014da:	0010      	movs	r0, r2
100014dc:	e7de      	b.n	1000149c <__aeabi_dsub+0x1f4>
100014de:	2d38      	cmp	r5, #56	; 0x38
100014e0:	ddb4      	ble.n	1000144c <__aeabi_dsub+0x1a4>
100014e2:	2400      	movs	r4, #0
100014e4:	2601      	movs	r6, #1
100014e6:	e7c1      	b.n	1000146c <__aeabi_dsub+0x1c4>
100014e8:	002c      	movs	r4, r5
100014ea:	000e      	movs	r6, r1
100014ec:	3c20      	subs	r4, #32
100014ee:	40e6      	lsrs	r6, r4
100014f0:	0034      	movs	r4, r6
100014f2:	2600      	movs	r6, #0
100014f4:	2d20      	cmp	r5, #32
100014f6:	d003      	beq.n	10001500 <__aeabi_dsub+0x258>
100014f8:	3640      	adds	r6, #64	; 0x40
100014fa:	1b76      	subs	r6, r6, r5
100014fc:	40b1      	lsls	r1, r6
100014fe:	000e      	movs	r6, r1
10001500:	4306      	orrs	r6, r0
10001502:	1e71      	subs	r1, r6, #1
10001504:	418e      	sbcs	r6, r1
10001506:	4326      	orrs	r6, r4
10001508:	2400      	movs	r4, #0
1000150a:	e7af      	b.n	1000146c <__aeabi_dsub+0x1c4>
1000150c:	4e34      	ldr	r6, [pc, #208]	; (100015e0 <__aeabi_dsub+0x338>)
1000150e:	1c65      	adds	r5, r4, #1
10001510:	4235      	tst	r5, r6
10001512:	d133      	bne.n	1000157c <__aeabi_dsub+0x2d4>
10001514:	000d      	movs	r5, r1
10001516:	4305      	orrs	r5, r0
10001518:	2c00      	cmp	r4, #0
1000151a:	d111      	bne.n	10001540 <__aeabi_dsub+0x298>
1000151c:	2d00      	cmp	r5, #0
1000151e:	d0db      	beq.n	100014d8 <__aeabi_dsub+0x230>
10001520:	001d      	movs	r5, r3
10001522:	4315      	orrs	r5, r2
10001524:	d0ba      	beq.n	1000149c <__aeabi_dsub+0x1f4>
10001526:	1882      	adds	r2, r0, r2
10001528:	4282      	cmp	r2, r0
1000152a:	4180      	sbcs	r0, r0
1000152c:	18c9      	adds	r1, r1, r3
1000152e:	4240      	negs	r0, r0
10001530:	1809      	adds	r1, r1, r0
10001532:	0010      	movs	r0, r2
10001534:	020b      	lsls	r3, r1, #8
10001536:	d5b1      	bpl.n	1000149c <__aeabi_dsub+0x1f4>
10001538:	4b27      	ldr	r3, [pc, #156]	; (100015d8 <__aeabi_dsub+0x330>)
1000153a:	3401      	adds	r4, #1
1000153c:	4019      	ands	r1, r3
1000153e:	e7ad      	b.n	1000149c <__aeabi_dsub+0x1f4>
10001540:	2d00      	cmp	r5, #0
10001542:	d100      	bne.n	10001546 <__aeabi_dsub+0x29e>
10001544:	e19b      	b.n	1000187e <__aeabi_dsub+0x5d6>
10001546:	001c      	movs	r4, r3
10001548:	4314      	orrs	r4, r2
1000154a:	2c00      	cmp	r4, #0
1000154c:	d100      	bne.n	10001550 <__aeabi_dsub+0x2a8>
1000154e:	e71c      	b.n	1000138a <__aeabi_dsub+0xe2>
10001550:	074c      	lsls	r4, r1, #29
10001552:	08c0      	lsrs	r0, r0, #3
10001554:	4320      	orrs	r0, r4
10001556:	2480      	movs	r4, #128	; 0x80
10001558:	08c9      	lsrs	r1, r1, #3
1000155a:	0324      	lsls	r4, r4, #12
1000155c:	4221      	tst	r1, r4
1000155e:	d008      	beq.n	10001572 <__aeabi_dsub+0x2ca>
10001560:	08dd      	lsrs	r5, r3, #3
10001562:	4225      	tst	r5, r4
10001564:	d105      	bne.n	10001572 <__aeabi_dsub+0x2ca>
10001566:	0029      	movs	r1, r5
10001568:	075b      	lsls	r3, r3, #29
1000156a:	08d0      	lsrs	r0, r2, #3
1000156c:	4318      	orrs	r0, r3
1000156e:	9b00      	ldr	r3, [sp, #0]
10001570:	9302      	str	r3, [sp, #8]
10001572:	00cb      	lsls	r3, r1, #3
10001574:	0f41      	lsrs	r1, r0, #29
10001576:	4319      	orrs	r1, r3
10001578:	00c0      	lsls	r0, r0, #3
1000157a:	e706      	b.n	1000138a <__aeabi_dsub+0xe2>
1000157c:	4c14      	ldr	r4, [pc, #80]	; (100015d0 <__aeabi_dsub+0x328>)
1000157e:	42a5      	cmp	r5, r4
10001580:	d100      	bne.n	10001584 <__aeabi_dsub+0x2dc>
10001582:	e196      	b.n	100018b2 <__aeabi_dsub+0x60a>
10001584:	1882      	adds	r2, r0, r2
10001586:	4282      	cmp	r2, r0
10001588:	4180      	sbcs	r0, r0
1000158a:	18cb      	adds	r3, r1, r3
1000158c:	4240      	negs	r0, r0
1000158e:	181b      	adds	r3, r3, r0
10001590:	07d8      	lsls	r0, r3, #31
10001592:	0852      	lsrs	r2, r2, #1
10001594:	4310      	orrs	r0, r2
10001596:	0859      	lsrs	r1, r3, #1
10001598:	002c      	movs	r4, r5
1000159a:	e77f      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000159c:	2d00      	cmp	r5, #0
1000159e:	dd76      	ble.n	1000168e <__aeabi_dsub+0x3e6>
100015a0:	4666      	mov	r6, ip
100015a2:	2e00      	cmp	r6, #0
100015a4:	d12e      	bne.n	10001604 <__aeabi_dsub+0x35c>
100015a6:	001f      	movs	r7, r3
100015a8:	4317      	orrs	r7, r2
100015aa:	d0f5      	beq.n	10001598 <__aeabi_dsub+0x2f0>
100015ac:	1e6f      	subs	r7, r5, #1
100015ae:	2d01      	cmp	r5, #1
100015b0:	d118      	bne.n	100015e4 <__aeabi_dsub+0x33c>
100015b2:	1a82      	subs	r2, r0, r2
100015b4:	4290      	cmp	r0, r2
100015b6:	4180      	sbcs	r0, r0
100015b8:	1ac9      	subs	r1, r1, r3
100015ba:	4240      	negs	r0, r0
100015bc:	1a09      	subs	r1, r1, r0
100015be:	2401      	movs	r4, #1
100015c0:	0010      	movs	r0, r2
100015c2:	020b      	lsls	r3, r1, #8
100015c4:	d400      	bmi.n	100015c8 <__aeabi_dsub+0x320>
100015c6:	e769      	b.n	1000149c <__aeabi_dsub+0x1f4>
100015c8:	0249      	lsls	r1, r1, #9
100015ca:	0006      	movs	r6, r0
100015cc:	0a4d      	lsrs	r5, r1, #9
100015ce:	e102      	b.n	100017d6 <__aeabi_dsub+0x52e>
100015d0:	000007ff 	.word	0x000007ff
100015d4:	fffff801 	.word	0xfffff801
100015d8:	ff7fffff 	.word	0xff7fffff
100015dc:	7ff00000 	.word	0x7ff00000
100015e0:	000007fe 	.word	0x000007fe
100015e4:	4eb7      	ldr	r6, [pc, #732]	; (100018c4 <__aeabi_dsub+0x61c>)
100015e6:	42b5      	cmp	r5, r6
100015e8:	d100      	bne.n	100015ec <__aeabi_dsub+0x344>
100015ea:	e6ce      	b.n	1000138a <__aeabi_dsub+0xe2>
100015ec:	2601      	movs	r6, #1
100015ee:	2f38      	cmp	r7, #56	; 0x38
100015f0:	dd15      	ble.n	1000161e <__aeabi_dsub+0x376>
100015f2:	1b86      	subs	r6, r0, r6
100015f4:	4663      	mov	r3, ip
100015f6:	42b0      	cmp	r0, r6
100015f8:	4180      	sbcs	r0, r0
100015fa:	1ac9      	subs	r1, r1, r3
100015fc:	4240      	negs	r0, r0
100015fe:	1a09      	subs	r1, r1, r0
10001600:	0030      	movs	r0, r6
10001602:	e7de      	b.n	100015c2 <__aeabi_dsub+0x31a>
10001604:	4eaf      	ldr	r6, [pc, #700]	; (100018c4 <__aeabi_dsub+0x61c>)
10001606:	42b4      	cmp	r4, r6
10001608:	d100      	bne.n	1000160c <__aeabi_dsub+0x364>
1000160a:	e747      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000160c:	2600      	movs	r6, #0
1000160e:	46b4      	mov	ip, r6
10001610:	3601      	adds	r6, #1
10001612:	2d38      	cmp	r5, #56	; 0x38
10001614:	dced      	bgt.n	100015f2 <__aeabi_dsub+0x34a>
10001616:	2680      	movs	r6, #128	; 0x80
10001618:	002f      	movs	r7, r5
1000161a:	0436      	lsls	r6, r6, #16
1000161c:	4333      	orrs	r3, r6
1000161e:	2f1f      	cmp	r7, #31
10001620:	dc11      	bgt.n	10001646 <__aeabi_dsub+0x39e>
10001622:	2520      	movs	r5, #32
10001624:	001e      	movs	r6, r3
10001626:	1bed      	subs	r5, r5, r7
10001628:	40ae      	lsls	r6, r5
1000162a:	46b4      	mov	ip, r6
1000162c:	0016      	movs	r6, r2
1000162e:	9500      	str	r5, [sp, #0]
10001630:	40fe      	lsrs	r6, r7
10001632:	4665      	mov	r5, ip
10001634:	432e      	orrs	r6, r5
10001636:	9d00      	ldr	r5, [sp, #0]
10001638:	40fb      	lsrs	r3, r7
1000163a:	40aa      	lsls	r2, r5
1000163c:	1e55      	subs	r5, r2, #1
1000163e:	41aa      	sbcs	r2, r5
10001640:	4316      	orrs	r6, r2
10001642:	469c      	mov	ip, r3
10001644:	e7d5      	b.n	100015f2 <__aeabi_dsub+0x34a>
10001646:	003d      	movs	r5, r7
10001648:	001e      	movs	r6, r3
1000164a:	3d20      	subs	r5, #32
1000164c:	40ee      	lsrs	r6, r5
1000164e:	2500      	movs	r5, #0
10001650:	2f20      	cmp	r7, #32
10001652:	d003      	beq.n	1000165c <__aeabi_dsub+0x3b4>
10001654:	3540      	adds	r5, #64	; 0x40
10001656:	1bed      	subs	r5, r5, r7
10001658:	40ab      	lsls	r3, r5
1000165a:	001d      	movs	r5, r3
1000165c:	4315      	orrs	r5, r2
1000165e:	1e6b      	subs	r3, r5, #1
10001660:	419d      	sbcs	r5, r3
10001662:	2300      	movs	r3, #0
10001664:	432e      	orrs	r6, r5
10001666:	e7ec      	b.n	10001642 <__aeabi_dsub+0x39a>
10001668:	2e00      	cmp	r6, #0
1000166a:	d067      	beq.n	1000173c <__aeabi_dsub+0x494>
1000166c:	2c00      	cmp	r4, #0
1000166e:	d025      	beq.n	100016bc <__aeabi_dsub+0x414>
10001670:	0019      	movs	r1, r3
10001672:	0010      	movs	r0, r2
10001674:	4c93      	ldr	r4, [pc, #588]	; (100018c4 <__aeabi_dsub+0x61c>)
10001676:	9502      	str	r5, [sp, #8]
10001678:	e710      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000167a:	2e00      	cmp	r6, #0
1000167c:	d05e      	beq.n	1000173c <__aeabi_dsub+0x494>
1000167e:	2c00      	cmp	r4, #0
10001680:	d01f      	beq.n	100016c2 <__aeabi_dsub+0x41a>
10001682:	9903      	ldr	r1, [sp, #12]
10001684:	4c8f      	ldr	r4, [pc, #572]	; (100018c4 <__aeabi_dsub+0x61c>)
10001686:	0008      	movs	r0, r1
10001688:	9b00      	ldr	r3, [sp, #0]
1000168a:	9302      	str	r3, [sp, #8]
1000168c:	e706      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000168e:	2d00      	cmp	r5, #0
10001690:	d054      	beq.n	1000173c <__aeabi_dsub+0x494>
10001692:	4665      	mov	r5, ip
10001694:	1b2d      	subs	r5, r5, r4
10001696:	2c00      	cmp	r4, #0
10001698:	d11f      	bne.n	100016da <__aeabi_dsub+0x432>
1000169a:	9c00      	ldr	r4, [sp, #0]
1000169c:	9402      	str	r4, [sp, #8]
1000169e:	002c      	movs	r4, r5
100016a0:	000d      	movs	r5, r1
100016a2:	4305      	orrs	r5, r0
100016a4:	d100      	bne.n	100016a8 <__aeabi_dsub+0x400>
100016a6:	e717      	b.n	100014d8 <__aeabi_dsub+0x230>
100016a8:	1e65      	subs	r5, r4, #1
100016aa:	2c01      	cmp	r4, #1
100016ac:	d10c      	bne.n	100016c8 <__aeabi_dsub+0x420>
100016ae:	1a10      	subs	r0, r2, r0
100016b0:	4282      	cmp	r2, r0
100016b2:	4192      	sbcs	r2, r2
100016b4:	1a59      	subs	r1, r3, r1
100016b6:	4252      	negs	r2, r2
100016b8:	1a89      	subs	r1, r1, r2
100016ba:	e782      	b.n	100015c2 <__aeabi_dsub+0x31a>
100016bc:	9502      	str	r5, [sp, #8]
100016be:	4664      	mov	r4, ip
100016c0:	e7ee      	b.n	100016a0 <__aeabi_dsub+0x3f8>
100016c2:	9c00      	ldr	r4, [sp, #0]
100016c4:	9402      	str	r4, [sp, #8]
100016c6:	e7fa      	b.n	100016be <__aeabi_dsub+0x416>
100016c8:	4e7e      	ldr	r6, [pc, #504]	; (100018c4 <__aeabi_dsub+0x61c>)
100016ca:	42b4      	cmp	r4, r6
100016cc:	d100      	bne.n	100016d0 <__aeabi_dsub+0x428>
100016ce:	e703      	b.n	100014d8 <__aeabi_dsub+0x230>
100016d0:	2d38      	cmp	r5, #56	; 0x38
100016d2:	dd09      	ble.n	100016e8 <__aeabi_dsub+0x440>
100016d4:	2100      	movs	r1, #0
100016d6:	2601      	movs	r6, #1
100016d8:	e014      	b.n	10001704 <__aeabi_dsub+0x45c>
100016da:	2d38      	cmp	r5, #56	; 0x38
100016dc:	dc2b      	bgt.n	10001736 <__aeabi_dsub+0x48e>
100016de:	2480      	movs	r4, #128	; 0x80
100016e0:	0424      	lsls	r4, r4, #16
100016e2:	4321      	orrs	r1, r4
100016e4:	9c00      	ldr	r4, [sp, #0]
100016e6:	9402      	str	r4, [sp, #8]
100016e8:	2d1f      	cmp	r5, #31
100016ea:	dc13      	bgt.n	10001714 <__aeabi_dsub+0x46c>
100016ec:	2420      	movs	r4, #32
100016ee:	000f      	movs	r7, r1
100016f0:	1b64      	subs	r4, r4, r5
100016f2:	0006      	movs	r6, r0
100016f4:	40a0      	lsls	r0, r4
100016f6:	40a7      	lsls	r7, r4
100016f8:	40ee      	lsrs	r6, r5
100016fa:	1e44      	subs	r4, r0, #1
100016fc:	41a0      	sbcs	r0, r4
100016fe:	40e9      	lsrs	r1, r5
10001700:	433e      	orrs	r6, r7
10001702:	4306      	orrs	r6, r0
10001704:	1b90      	subs	r0, r2, r6
10001706:	4282      	cmp	r2, r0
10001708:	4192      	sbcs	r2, r2
1000170a:	1a59      	subs	r1, r3, r1
1000170c:	4252      	negs	r2, r2
1000170e:	4664      	mov	r4, ip
10001710:	1a89      	subs	r1, r1, r2
10001712:	e756      	b.n	100015c2 <__aeabi_dsub+0x31a>
10001714:	002c      	movs	r4, r5
10001716:	000e      	movs	r6, r1
10001718:	3c20      	subs	r4, #32
1000171a:	40e6      	lsrs	r6, r4
1000171c:	2400      	movs	r4, #0
1000171e:	2d20      	cmp	r5, #32
10001720:	d003      	beq.n	1000172a <__aeabi_dsub+0x482>
10001722:	3440      	adds	r4, #64	; 0x40
10001724:	1b64      	subs	r4, r4, r5
10001726:	40a1      	lsls	r1, r4
10001728:	000c      	movs	r4, r1
1000172a:	4304      	orrs	r4, r0
1000172c:	1e61      	subs	r1, r4, #1
1000172e:	418c      	sbcs	r4, r1
10001730:	2100      	movs	r1, #0
10001732:	4326      	orrs	r6, r4
10001734:	e7e6      	b.n	10001704 <__aeabi_dsub+0x45c>
10001736:	9900      	ldr	r1, [sp, #0]
10001738:	9102      	str	r1, [sp, #8]
1000173a:	e7cb      	b.n	100016d4 <__aeabi_dsub+0x42c>
1000173c:	4e62      	ldr	r6, [pc, #392]	; (100018c8 <__aeabi_dsub+0x620>)
1000173e:	1c65      	adds	r5, r4, #1
10001740:	4235      	tst	r5, r6
10001742:	d138      	bne.n	100017b6 <__aeabi_dsub+0x50e>
10001744:	001d      	movs	r5, r3
10001746:	4315      	orrs	r5, r2
10001748:	46ac      	mov	ip, r5
1000174a:	000d      	movs	r5, r1
1000174c:	4305      	orrs	r5, r0
1000174e:	2c00      	cmp	r4, #0
10001750:	d125      	bne.n	1000179e <__aeabi_dsub+0x4f6>
10001752:	2d00      	cmp	r5, #0
10001754:	d108      	bne.n	10001768 <__aeabi_dsub+0x4c0>
10001756:	4661      	mov	r1, ip
10001758:	0026      	movs	r6, r4
1000175a:	9402      	str	r4, [sp, #8]
1000175c:	2900      	cmp	r1, #0
1000175e:	d100      	bne.n	10001762 <__aeabi_dsub+0x4ba>
10001760:	e648      	b.n	100013f4 <__aeabi_dsub+0x14c>
10001762:	0019      	movs	r1, r3
10001764:	0010      	movs	r0, r2
10001766:	e78f      	b.n	10001688 <__aeabi_dsub+0x3e0>
10001768:	4665      	mov	r5, ip
1000176a:	2d00      	cmp	r5, #0
1000176c:	d100      	bne.n	10001770 <__aeabi_dsub+0x4c8>
1000176e:	e695      	b.n	1000149c <__aeabi_dsub+0x1f4>
10001770:	1a86      	subs	r6, r0, r2
10001772:	42b0      	cmp	r0, r6
10001774:	41bf      	sbcs	r7, r7
10001776:	1acd      	subs	r5, r1, r3
10001778:	427f      	negs	r7, r7
1000177a:	1bed      	subs	r5, r5, r7
1000177c:	022f      	lsls	r7, r5, #8
1000177e:	d506      	bpl.n	1000178e <__aeabi_dsub+0x4e6>
10001780:	1a10      	subs	r0, r2, r0
10001782:	4282      	cmp	r2, r0
10001784:	4192      	sbcs	r2, r2
10001786:	1a59      	subs	r1, r3, r1
10001788:	4252      	negs	r2, r2
1000178a:	1a89      	subs	r1, r1, r2
1000178c:	e77c      	b.n	10001688 <__aeabi_dsub+0x3e0>
1000178e:	0033      	movs	r3, r6
10001790:	432b      	orrs	r3, r5
10001792:	469c      	mov	ip, r3
10001794:	d100      	bne.n	10001798 <__aeabi_dsub+0x4f0>
10001796:	e08f      	b.n	100018b8 <__aeabi_dsub+0x610>
10001798:	0029      	movs	r1, r5
1000179a:	0030      	movs	r0, r6
1000179c:	e67e      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000179e:	2d00      	cmp	r5, #0
100017a0:	d107      	bne.n	100017b2 <__aeabi_dsub+0x50a>
100017a2:	4661      	mov	r1, ip
100017a4:	2900      	cmp	r1, #0
100017a6:	d07a      	beq.n	1000189e <__aeabi_dsub+0x5f6>
100017a8:	0019      	movs	r1, r3
100017aa:	9b00      	ldr	r3, [sp, #0]
100017ac:	0010      	movs	r0, r2
100017ae:	9302      	str	r3, [sp, #8]
100017b0:	e5eb      	b.n	1000138a <__aeabi_dsub+0xe2>
100017b2:	4664      	mov	r4, ip
100017b4:	e6c9      	b.n	1000154a <__aeabi_dsub+0x2a2>
100017b6:	1a86      	subs	r6, r0, r2
100017b8:	42b0      	cmp	r0, r6
100017ba:	41bf      	sbcs	r7, r7
100017bc:	1acd      	subs	r5, r1, r3
100017be:	427f      	negs	r7, r7
100017c0:	1bed      	subs	r5, r5, r7
100017c2:	022f      	lsls	r7, r5, #8
100017c4:	d528      	bpl.n	10001818 <__aeabi_dsub+0x570>
100017c6:	1a16      	subs	r6, r2, r0
100017c8:	42b2      	cmp	r2, r6
100017ca:	4192      	sbcs	r2, r2
100017cc:	1a5b      	subs	r3, r3, r1
100017ce:	4252      	negs	r2, r2
100017d0:	1a9d      	subs	r5, r3, r2
100017d2:	9b00      	ldr	r3, [sp, #0]
100017d4:	9302      	str	r3, [sp, #8]
100017d6:	2d00      	cmp	r5, #0
100017d8:	d026      	beq.n	10001828 <__aeabi_dsub+0x580>
100017da:	0028      	movs	r0, r5
100017dc:	f7fe fd7e 	bl	100002dc <__clzsi2>
100017e0:	0003      	movs	r3, r0
100017e2:	3b08      	subs	r3, #8
100017e4:	2220      	movs	r2, #32
100017e6:	0031      	movs	r1, r6
100017e8:	1ad2      	subs	r2, r2, r3
100017ea:	409d      	lsls	r5, r3
100017ec:	40d1      	lsrs	r1, r2
100017ee:	4329      	orrs	r1, r5
100017f0:	0035      	movs	r5, r6
100017f2:	409d      	lsls	r5, r3
100017f4:	429c      	cmp	r4, r3
100017f6:	dc3d      	bgt.n	10001874 <__aeabi_dsub+0x5cc>
100017f8:	1b1a      	subs	r2, r3, r4
100017fa:	3201      	adds	r2, #1
100017fc:	2320      	movs	r3, #32
100017fe:	0008      	movs	r0, r1
10001800:	1a9b      	subs	r3, r3, r2
10001802:	002c      	movs	r4, r5
10001804:	409d      	lsls	r5, r3
10001806:	4098      	lsls	r0, r3
10001808:	40d4      	lsrs	r4, r2
1000180a:	1e6b      	subs	r3, r5, #1
1000180c:	419d      	sbcs	r5, r3
1000180e:	40d1      	lsrs	r1, r2
10001810:	4320      	orrs	r0, r4
10001812:	4328      	orrs	r0, r5
10001814:	2400      	movs	r4, #0
10001816:	e641      	b.n	1000149c <__aeabi_dsub+0x1f4>
10001818:	0033      	movs	r3, r6
1000181a:	432b      	orrs	r3, r5
1000181c:	469c      	mov	ip, r3
1000181e:	d1da      	bne.n	100017d6 <__aeabi_dsub+0x52e>
10001820:	001e      	movs	r6, r3
10001822:	001c      	movs	r4, r3
10001824:	9302      	str	r3, [sp, #8]
10001826:	e5e5      	b.n	100013f4 <__aeabi_dsub+0x14c>
10001828:	0030      	movs	r0, r6
1000182a:	f7fe fd57 	bl	100002dc <__clzsi2>
1000182e:	0003      	movs	r3, r0
10001830:	3318      	adds	r3, #24
10001832:	2b1f      	cmp	r3, #31
10001834:	ddd6      	ble.n	100017e4 <__aeabi_dsub+0x53c>
10001836:	0031      	movs	r1, r6
10001838:	3808      	subs	r0, #8
1000183a:	4081      	lsls	r1, r0
1000183c:	429c      	cmp	r4, r3
1000183e:	dc12      	bgt.n	10001866 <__aeabi_dsub+0x5be>
10001840:	1b1b      	subs	r3, r3, r4
10001842:	1c5a      	adds	r2, r3, #1
10001844:	2a1f      	cmp	r2, #31
10001846:	ddd9      	ble.n	100017fc <__aeabi_dsub+0x554>
10001848:	000c      	movs	r4, r1
1000184a:	3b1f      	subs	r3, #31
1000184c:	40dc      	lsrs	r4, r3
1000184e:	0028      	movs	r0, r5
10001850:	2a20      	cmp	r2, #32
10001852:	d003      	beq.n	1000185c <__aeabi_dsub+0x5b4>
10001854:	2340      	movs	r3, #64	; 0x40
10001856:	1a9b      	subs	r3, r3, r2
10001858:	4099      	lsls	r1, r3
1000185a:	0008      	movs	r0, r1
1000185c:	1e43      	subs	r3, r0, #1
1000185e:	4198      	sbcs	r0, r3
10001860:	2100      	movs	r1, #0
10001862:	4320      	orrs	r0, r4
10001864:	e7d6      	b.n	10001814 <__aeabi_dsub+0x56c>
10001866:	1ae4      	subs	r4, r4, r3
10001868:	4b18      	ldr	r3, [pc, #96]	; (100018cc <__aeabi_dsub+0x624>)
1000186a:	400b      	ands	r3, r1
1000186c:	075e      	lsls	r6, r3, #29
1000186e:	08db      	lsrs	r3, r3, #3
10001870:	469c      	mov	ip, r3
10001872:	e5bf      	b.n	100013f4 <__aeabi_dsub+0x14c>
10001874:	1ae4      	subs	r4, r4, r3
10001876:	4b15      	ldr	r3, [pc, #84]	; (100018cc <__aeabi_dsub+0x624>)
10001878:	0028      	movs	r0, r5
1000187a:	4019      	ands	r1, r3
1000187c:	e60e      	b.n	1000149c <__aeabi_dsub+0x1f4>
1000187e:	0019      	movs	r1, r3
10001880:	0010      	movs	r0, r2
10001882:	e582      	b.n	1000138a <__aeabi_dsub+0xe2>
10001884:	074b      	lsls	r3, r1, #29
10001886:	08c0      	lsrs	r0, r0, #3
10001888:	4303      	orrs	r3, r0
1000188a:	469c      	mov	ip, r3
1000188c:	4b0d      	ldr	r3, [pc, #52]	; (100018c4 <__aeabi_dsub+0x61c>)
1000188e:	4666      	mov	r6, ip
10001890:	08c9      	lsrs	r1, r1, #3
10001892:	429c      	cmp	r4, r3
10001894:	d113      	bne.n	100018be <__aeabi_dsub+0x616>
10001896:	430e      	orrs	r6, r1
10001898:	d104      	bne.n	100018a4 <__aeabi_dsub+0x5fc>
1000189a:	46b4      	mov	ip, r6
1000189c:	e5aa      	b.n	100013f4 <__aeabi_dsub+0x14c>
1000189e:	9102      	str	r1, [sp, #8]
100018a0:	2180      	movs	r1, #128	; 0x80
100018a2:	0309      	lsls	r1, r1, #12
100018a4:	2380      	movs	r3, #128	; 0x80
100018a6:	031b      	lsls	r3, r3, #12
100018a8:	430b      	orrs	r3, r1
100018aa:	4666      	mov	r6, ip
100018ac:	4c05      	ldr	r4, [pc, #20]	; (100018c4 <__aeabi_dsub+0x61c>)
100018ae:	469c      	mov	ip, r3
100018b0:	e5a0      	b.n	100013f4 <__aeabi_dsub+0x14c>
100018b2:	2600      	movs	r6, #0
100018b4:	4c03      	ldr	r4, [pc, #12]	; (100018c4 <__aeabi_dsub+0x61c>)
100018b6:	e7f0      	b.n	1000189a <__aeabi_dsub+0x5f2>
100018b8:	0026      	movs	r6, r4
100018ba:	9402      	str	r4, [sp, #8]
100018bc:	e59a      	b.n	100013f4 <__aeabi_dsub+0x14c>
100018be:	468c      	mov	ip, r1
100018c0:	e598      	b.n	100013f4 <__aeabi_dsub+0x14c>
100018c2:	46c0      	nop			; (mov r8, r8)
100018c4:	000007ff 	.word	0x000007ff
100018c8:	000007fe 	.word	0x000007fe
100018cc:	ff7fffff 	.word	0xff7fffff

100018d0 <__aeabi_ui2d>:
100018d0:	b510      	push	{r4, lr}
100018d2:	0003      	movs	r3, r0
100018d4:	0004      	movs	r4, r0
100018d6:	1e02      	subs	r2, r0, #0
100018d8:	d00c      	beq.n	100018f4 <__aeabi_ui2d+0x24>
100018da:	f7fe fcff 	bl	100002dc <__clzsi2>
100018de:	4a0b      	ldr	r2, [pc, #44]	; (1000190c <__aeabi_ui2d+0x3c>)
100018e0:	1a12      	subs	r2, r2, r0
100018e2:	280a      	cmp	r0, #10
100018e4:	dc0d      	bgt.n	10001902 <__aeabi_ui2d+0x32>
100018e6:	230b      	movs	r3, #11
100018e8:	0021      	movs	r1, r4
100018ea:	1a1b      	subs	r3, r3, r0
100018ec:	40d9      	lsrs	r1, r3
100018ee:	3015      	adds	r0, #21
100018f0:	000b      	movs	r3, r1
100018f2:	4084      	lsls	r4, r0
100018f4:	031b      	lsls	r3, r3, #12
100018f6:	0b1b      	lsrs	r3, r3, #12
100018f8:	0512      	lsls	r2, r2, #20
100018fa:	431a      	orrs	r2, r3
100018fc:	0020      	movs	r0, r4
100018fe:	0011      	movs	r1, r2
10001900:	bd10      	pop	{r4, pc}
10001902:	0023      	movs	r3, r4
10001904:	380b      	subs	r0, #11
10001906:	4083      	lsls	r3, r0
10001908:	2400      	movs	r4, #0
1000190a:	e7f3      	b.n	100018f4 <__aeabi_ui2d+0x24>
1000190c:	0000041e 	.word	0x0000041e

10001910 <__aeabi_f2d>:
10001910:	22fe      	movs	r2, #254	; 0xfe
10001912:	b570      	push	{r4, r5, r6, lr}
10001914:	0044      	lsls	r4, r0, #1
10001916:	0e24      	lsrs	r4, r4, #24
10001918:	0243      	lsls	r3, r0, #9
1000191a:	1c61      	adds	r1, r4, #1
1000191c:	0a5d      	lsrs	r5, r3, #9
1000191e:	0fc6      	lsrs	r6, r0, #31
10001920:	4211      	tst	r1, r2
10001922:	d00d      	beq.n	10001940 <__aeabi_f2d+0x30>
10001924:	22e0      	movs	r2, #224	; 0xe0
10001926:	0092      	lsls	r2, r2, #2
10001928:	18a4      	adds	r4, r4, r2
1000192a:	0b1b      	lsrs	r3, r3, #12
1000192c:	076d      	lsls	r5, r5, #29
1000192e:	031b      	lsls	r3, r3, #12
10001930:	0b1b      	lsrs	r3, r3, #12
10001932:	0524      	lsls	r4, r4, #20
10001934:	07f6      	lsls	r6, r6, #31
10001936:	431c      	orrs	r4, r3
10001938:	4334      	orrs	r4, r6
1000193a:	0028      	movs	r0, r5
1000193c:	0021      	movs	r1, r4
1000193e:	bd70      	pop	{r4, r5, r6, pc}
10001940:	2c00      	cmp	r4, #0
10001942:	d118      	bne.n	10001976 <__aeabi_f2d+0x66>
10001944:	0023      	movs	r3, r4
10001946:	2d00      	cmp	r5, #0
10001948:	d0f1      	beq.n	1000192e <__aeabi_f2d+0x1e>
1000194a:	0028      	movs	r0, r5
1000194c:	f7fe fcc6 	bl	100002dc <__clzsi2>
10001950:	280a      	cmp	r0, #10
10001952:	dc0a      	bgt.n	1000196a <__aeabi_f2d+0x5a>
10001954:	230b      	movs	r3, #11
10001956:	002a      	movs	r2, r5
10001958:	1a1b      	subs	r3, r3, r0
1000195a:	40da      	lsrs	r2, r3
1000195c:	0013      	movs	r3, r2
1000195e:	0002      	movs	r2, r0
10001960:	3215      	adds	r2, #21
10001962:	4095      	lsls	r5, r2
10001964:	4c09      	ldr	r4, [pc, #36]	; (1000198c <__aeabi_f2d+0x7c>)
10001966:	1a24      	subs	r4, r4, r0
10001968:	e7e1      	b.n	1000192e <__aeabi_f2d+0x1e>
1000196a:	0003      	movs	r3, r0
1000196c:	3b0b      	subs	r3, #11
1000196e:	409d      	lsls	r5, r3
10001970:	002b      	movs	r3, r5
10001972:	0025      	movs	r5, r4
10001974:	e7f6      	b.n	10001964 <__aeabi_f2d+0x54>
10001976:	2d00      	cmp	r5, #0
10001978:	d006      	beq.n	10001988 <__aeabi_f2d+0x78>
1000197a:	0b1a      	lsrs	r2, r3, #12
1000197c:	2380      	movs	r3, #128	; 0x80
1000197e:	031b      	lsls	r3, r3, #12
10001980:	076d      	lsls	r5, r5, #29
10001982:	4313      	orrs	r3, r2
10001984:	4c02      	ldr	r4, [pc, #8]	; (10001990 <__aeabi_f2d+0x80>)
10001986:	e7d2      	b.n	1000192e <__aeabi_f2d+0x1e>
10001988:	002b      	movs	r3, r5
1000198a:	e7fb      	b.n	10001984 <__aeabi_f2d+0x74>
1000198c:	00000389 	.word	0x00000389
10001990:	000007ff 	.word	0x000007ff

10001994 <__aeabi_d2f>:
10001994:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001996:	030b      	lsls	r3, r1, #12
10001998:	004a      	lsls	r2, r1, #1
1000199a:	0a5b      	lsrs	r3, r3, #9
1000199c:	0f46      	lsrs	r6, r0, #29
1000199e:	0d52      	lsrs	r2, r2, #21
100019a0:	431e      	orrs	r6, r3
100019a2:	1c53      	adds	r3, r2, #1
100019a4:	469c      	mov	ip, r3
100019a6:	0004      	movs	r4, r0
100019a8:	00c7      	lsls	r7, r0, #3
100019aa:	483c      	ldr	r0, [pc, #240]	; (10001a9c <__aeabi_d2f+0x108>)
100019ac:	0fc9      	lsrs	r1, r1, #31
100019ae:	4003      	ands	r3, r0
100019b0:	9301      	str	r3, [sp, #4]
100019b2:	4663      	mov	r3, ip
100019b4:	4203      	tst	r3, r0
100019b6:	d049      	beq.n	10001a4c <__aeabi_d2f+0xb8>
100019b8:	4b39      	ldr	r3, [pc, #228]	; (10001aa0 <__aeabi_d2f+0x10c>)
100019ba:	18d0      	adds	r0, r2, r3
100019bc:	28fe      	cmp	r0, #254	; 0xfe
100019be:	dc68      	bgt.n	10001a92 <__aeabi_d2f+0xfe>
100019c0:	2800      	cmp	r0, #0
100019c2:	dc37      	bgt.n	10001a34 <__aeabi_d2f+0xa0>
100019c4:	0003      	movs	r3, r0
100019c6:	3317      	adds	r3, #23
100019c8:	db65      	blt.n	10001a96 <__aeabi_d2f+0x102>
100019ca:	2480      	movs	r4, #128	; 0x80
100019cc:	251e      	movs	r5, #30
100019ce:	0424      	lsls	r4, r4, #16
100019d0:	4334      	orrs	r4, r6
100019d2:	1a2d      	subs	r5, r5, r0
100019d4:	2d1f      	cmp	r5, #31
100019d6:	dc10      	bgt.n	100019fa <__aeabi_d2f+0x66>
100019d8:	4b32      	ldr	r3, [pc, #200]	; (10001aa4 <__aeabi_d2f+0x110>)
100019da:	18d2      	adds	r2, r2, r3
100019dc:	003b      	movs	r3, r7
100019de:	4097      	lsls	r7, r2
100019e0:	4094      	lsls	r4, r2
100019e2:	1e78      	subs	r0, r7, #1
100019e4:	4187      	sbcs	r7, r0
100019e6:	40eb      	lsrs	r3, r5
100019e8:	4327      	orrs	r7, r4
100019ea:	433b      	orrs	r3, r7
100019ec:	2407      	movs	r4, #7
100019ee:	001a      	movs	r2, r3
100019f0:	4022      	ands	r2, r4
100019f2:	4223      	tst	r3, r4
100019f4:	d13b      	bne.n	10001a6e <__aeabi_d2f+0xda>
100019f6:	08db      	lsrs	r3, r3, #3
100019f8:	e032      	b.n	10001a60 <__aeabi_d2f+0xcc>
100019fa:	2302      	movs	r3, #2
100019fc:	425b      	negs	r3, r3
100019fe:	1a1b      	subs	r3, r3, r0
10001a00:	0020      	movs	r0, r4
10001a02:	40d8      	lsrs	r0, r3
10001a04:	0003      	movs	r3, r0
10001a06:	2000      	movs	r0, #0
10001a08:	2d20      	cmp	r5, #32
10001a0a:	d003      	beq.n	10001a14 <__aeabi_d2f+0x80>
10001a0c:	4826      	ldr	r0, [pc, #152]	; (10001aa8 <__aeabi_d2f+0x114>)
10001a0e:	1812      	adds	r2, r2, r0
10001a10:	0020      	movs	r0, r4
10001a12:	4090      	lsls	r0, r2
10001a14:	4338      	orrs	r0, r7
10001a16:	1e42      	subs	r2, r0, #1
10001a18:	4190      	sbcs	r0, r2
10001a1a:	4303      	orrs	r3, r0
10001a1c:	2407      	movs	r4, #7
10001a1e:	001a      	movs	r2, r3
10001a20:	4022      	ands	r2, r4
10001a22:	4223      	tst	r3, r4
10001a24:	d0e7      	beq.n	100019f6 <__aeabi_d2f+0x62>
10001a26:	220f      	movs	r2, #15
10001a28:	401a      	ands	r2, r3
10001a2a:	2a04      	cmp	r2, #4
10001a2c:	d024      	beq.n	10001a78 <__aeabi_d2f+0xe4>
10001a2e:	2000      	movs	r0, #0
10001a30:	3304      	adds	r3, #4
10001a32:	e008      	b.n	10001a46 <__aeabi_d2f+0xb2>
10001a34:	01a4      	lsls	r4, r4, #6
10001a36:	1e62      	subs	r2, r4, #1
10001a38:	4194      	sbcs	r4, r2
10001a3a:	00f6      	lsls	r6, r6, #3
10001a3c:	0f7b      	lsrs	r3, r7, #29
10001a3e:	4334      	orrs	r4, r6
10001a40:	4323      	orrs	r3, r4
10001a42:	075a      	lsls	r2, r3, #29
10001a44:	d11b      	bne.n	10001a7e <__aeabi_d2f+0xea>
10001a46:	0002      	movs	r2, r0
10001a48:	08db      	lsrs	r3, r3, #3
10001a4a:	e009      	b.n	10001a60 <__aeabi_d2f+0xcc>
10001a4c:	9b01      	ldr	r3, [sp, #4]
10001a4e:	2a00      	cmp	r2, #0
10001a50:	d006      	beq.n	10001a60 <__aeabi_d2f+0xcc>
10001a52:	003b      	movs	r3, r7
10001a54:	22ff      	movs	r2, #255	; 0xff
10001a56:	4333      	orrs	r3, r6
10001a58:	d002      	beq.n	10001a60 <__aeabi_d2f+0xcc>
10001a5a:	2380      	movs	r3, #128	; 0x80
10001a5c:	03db      	lsls	r3, r3, #15
10001a5e:	4333      	orrs	r3, r6
10001a60:	025b      	lsls	r3, r3, #9
10001a62:	05d0      	lsls	r0, r2, #23
10001a64:	0a5b      	lsrs	r3, r3, #9
10001a66:	4318      	orrs	r0, r3
10001a68:	07c9      	lsls	r1, r1, #31
10001a6a:	4308      	orrs	r0, r1
10001a6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10001a6e:	220f      	movs	r2, #15
10001a70:	2000      	movs	r0, #0
10001a72:	401a      	ands	r2, r3
10001a74:	2a04      	cmp	r2, #4
10001a76:	d106      	bne.n	10001a86 <__aeabi_d2f+0xf2>
10001a78:	2200      	movs	r2, #0
10001a7a:	08db      	lsrs	r3, r3, #3
10001a7c:	e7f0      	b.n	10001a60 <__aeabi_d2f+0xcc>
10001a7e:	220f      	movs	r2, #15
10001a80:	401a      	ands	r2, r3
10001a82:	2a04      	cmp	r2, #4
10001a84:	d0df      	beq.n	10001a46 <__aeabi_d2f+0xb2>
10001a86:	3304      	adds	r3, #4
10001a88:	015a      	lsls	r2, r3, #5
10001a8a:	d5dc      	bpl.n	10001a46 <__aeabi_d2f+0xb2>
10001a8c:	1c42      	adds	r2, r0, #1
10001a8e:	2300      	movs	r3, #0
10001a90:	e7e6      	b.n	10001a60 <__aeabi_d2f+0xcc>
10001a92:	22ff      	movs	r2, #255	; 0xff
10001a94:	e7fb      	b.n	10001a8e <__aeabi_d2f+0xfa>
10001a96:	2200      	movs	r2, #0
10001a98:	0013      	movs	r3, r2
10001a9a:	e7e1      	b.n	10001a60 <__aeabi_d2f+0xcc>
10001a9c:	000007fe 	.word	0x000007fe
10001aa0:	fffffc80 	.word	0xfffffc80
10001aa4:	fffffc82 	.word	0xfffffc82
10001aa8:	fffffca2 	.word	0xfffffca2

10001aac <__aeabi_llsr>:
10001aac:	40d0      	lsrs	r0, r2
10001aae:	000b      	movs	r3, r1
10001ab0:	40d1      	lsrs	r1, r2
10001ab2:	469c      	mov	ip, r3
10001ab4:	3a20      	subs	r2, #32
10001ab6:	40d3      	lsrs	r3, r2
10001ab8:	4318      	orrs	r0, r3
10001aba:	4252      	negs	r2, r2
10001abc:	4663      	mov	r3, ip
10001abe:	4093      	lsls	r3, r2
10001ac0:	4318      	orrs	r0, r3
10001ac2:	4770      	bx	lr

10001ac4 <__aeabi_llsl>:
10001ac4:	4091      	lsls	r1, r2
10001ac6:	0003      	movs	r3, r0
10001ac8:	4090      	lsls	r0, r2
10001aca:	469c      	mov	ip, r3
10001acc:	3a20      	subs	r2, #32
10001ace:	4093      	lsls	r3, r2
10001ad0:	4319      	orrs	r1, r3
10001ad2:	4252      	negs	r2, r2
10001ad4:	4663      	mov	r3, ip
10001ad6:	40d3      	lsrs	r3, r2
10001ad8:	4319      	orrs	r1, r3
10001ada:	4770      	bx	lr

10001adc <__clzdi2>:
10001adc:	b510      	push	{r4, lr}
10001ade:	2900      	cmp	r1, #0
10001ae0:	d103      	bne.n	10001aea <__clzdi2+0xe>
10001ae2:	f7fe fbfb 	bl	100002dc <__clzsi2>
10001ae6:	3020      	adds	r0, #32
10001ae8:	e002      	b.n	10001af0 <__clzdi2+0x14>
10001aea:	0008      	movs	r0, r1
10001aec:	f7fe fbf6 	bl	100002dc <__clzsi2>
10001af0:	bd10      	pop	{r4, pc}
10001af2:	46c0      	nop			; (mov r8, r8)

10001af4 <__aeabi_d2uiz>:
10001af4:	b570      	push	{r4, r5, r6, lr}
10001af6:	2200      	movs	r2, #0
10001af8:	4b0b      	ldr	r3, [pc, #44]	; (10001b28 <__aeabi_d2uiz+0x34>)
10001afa:	0004      	movs	r4, r0
10001afc:	000d      	movs	r5, r1
10001afe:	f7fe fbe3 	bl	100002c8 <__aeabi_dcmpge>
10001b02:	2800      	cmp	r0, #0
10001b04:	d00b      	beq.n	10001b1e <__aeabi_d2uiz+0x2a>
10001b06:	4b08      	ldr	r3, [pc, #32]	; (10001b28 <__aeabi_d2uiz+0x34>)
10001b08:	2200      	movs	r2, #0
10001b0a:	0020      	movs	r0, r4
10001b0c:	0029      	movs	r1, r5
10001b0e:	f7ff fbcb 	bl	100012a8 <__aeabi_dsub>
10001b12:	f000 f80b 	bl	10001b2c <__aeabi_d2iz>
10001b16:	2380      	movs	r3, #128	; 0x80
10001b18:	061b      	lsls	r3, r3, #24
10001b1a:	18c0      	adds	r0, r0, r3
10001b1c:	bd70      	pop	{r4, r5, r6, pc}
10001b1e:	0020      	movs	r0, r4
10001b20:	0029      	movs	r1, r5
10001b22:	f000 f803 	bl	10001b2c <__aeabi_d2iz>
10001b26:	e7f9      	b.n	10001b1c <__aeabi_d2uiz+0x28>
10001b28:	41e00000 	.word	0x41e00000

10001b2c <__aeabi_d2iz>:
10001b2c:	000b      	movs	r3, r1
10001b2e:	b570      	push	{r4, r5, r6, lr}
10001b30:	4e11      	ldr	r6, [pc, #68]	; (10001b78 <__aeabi_d2iz+0x4c>)
10001b32:	030c      	lsls	r4, r1, #12
10001b34:	0049      	lsls	r1, r1, #1
10001b36:	0002      	movs	r2, r0
10001b38:	0b24      	lsrs	r4, r4, #12
10001b3a:	2000      	movs	r0, #0
10001b3c:	0d49      	lsrs	r1, r1, #21
10001b3e:	0fdd      	lsrs	r5, r3, #31
10001b40:	42b1      	cmp	r1, r6
10001b42:	dd04      	ble.n	10001b4e <__aeabi_d2iz+0x22>
10001b44:	480d      	ldr	r0, [pc, #52]	; (10001b7c <__aeabi_d2iz+0x50>)
10001b46:	4281      	cmp	r1, r0
10001b48:	dd02      	ble.n	10001b50 <__aeabi_d2iz+0x24>
10001b4a:	4b0d      	ldr	r3, [pc, #52]	; (10001b80 <__aeabi_d2iz+0x54>)
10001b4c:	18e8      	adds	r0, r5, r3
10001b4e:	bd70      	pop	{r4, r5, r6, pc}
10001b50:	2080      	movs	r0, #128	; 0x80
10001b52:	0340      	lsls	r0, r0, #13
10001b54:	4320      	orrs	r0, r4
10001b56:	4c0b      	ldr	r4, [pc, #44]	; (10001b84 <__aeabi_d2iz+0x58>)
10001b58:	1a64      	subs	r4, r4, r1
10001b5a:	2c1f      	cmp	r4, #31
10001b5c:	dc08      	bgt.n	10001b70 <__aeabi_d2iz+0x44>
10001b5e:	4e0a      	ldr	r6, [pc, #40]	; (10001b88 <__aeabi_d2iz+0x5c>)
10001b60:	40e2      	lsrs	r2, r4
10001b62:	1989      	adds	r1, r1, r6
10001b64:	4088      	lsls	r0, r1
10001b66:	4310      	orrs	r0, r2
10001b68:	2d00      	cmp	r5, #0
10001b6a:	d0f0      	beq.n	10001b4e <__aeabi_d2iz+0x22>
10001b6c:	4240      	negs	r0, r0
10001b6e:	e7ee      	b.n	10001b4e <__aeabi_d2iz+0x22>
10001b70:	4b06      	ldr	r3, [pc, #24]	; (10001b8c <__aeabi_d2iz+0x60>)
10001b72:	1a5b      	subs	r3, r3, r1
10001b74:	40d8      	lsrs	r0, r3
10001b76:	e7f7      	b.n	10001b68 <__aeabi_d2iz+0x3c>
10001b78:	000003fe 	.word	0x000003fe
10001b7c:	0000041d 	.word	0x0000041d
10001b80:	7fffffff 	.word	0x7fffffff
10001b84:	00000433 	.word	0x00000433
10001b88:	fffffbed 	.word	0xfffffbed
10001b8c:	00000413 	.word	0x00000413

10001b90 <__aeabi_lmul>:
10001b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001b92:	0c04      	lsrs	r4, r0, #16
10001b94:	000d      	movs	r5, r1
10001b96:	b291      	uxth	r1, r2
10001b98:	000f      	movs	r7, r1
10001b9a:	4361      	muls	r1, r4
10001b9c:	468c      	mov	ip, r1
10001b9e:	0006      	movs	r6, r0
10001ba0:	9301      	str	r3, [sp, #4]
10001ba2:	b283      	uxth	r3, r0
10001ba4:	0c10      	lsrs	r0, r2, #16
10001ba6:	435f      	muls	r7, r3
10001ba8:	4344      	muls	r4, r0
10001baa:	4358      	muls	r0, r3
10001bac:	0c3b      	lsrs	r3, r7, #16
10001bae:	4460      	add	r0, ip
10001bb0:	181b      	adds	r3, r3, r0
10001bb2:	4299      	cmp	r1, r3
10001bb4:	d902      	bls.n	10001bbc <__aeabi_lmul+0x2c>
10001bb6:	2180      	movs	r1, #128	; 0x80
10001bb8:	0249      	lsls	r1, r1, #9
10001bba:	1864      	adds	r4, r4, r1
10001bbc:	9901      	ldr	r1, [sp, #4]
10001bbe:	4355      	muls	r5, r2
10001bc0:	4371      	muls	r1, r6
10001bc2:	0c18      	lsrs	r0, r3, #16
10001bc4:	1904      	adds	r4, r0, r4
10001bc6:	041b      	lsls	r3, r3, #16
10001bc8:	b2bf      	uxth	r7, r7
10001bca:	1949      	adds	r1, r1, r5
10001bcc:	19d8      	adds	r0, r3, r7
10001bce:	1909      	adds	r1, r1, r4
10001bd0:	b003      	add	sp, #12
10001bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

10001bd4 <__ffssi2>:
10001bd4:	b510      	push	{r4, lr}
10001bd6:	2800      	cmp	r0, #0
10001bd8:	d002      	beq.n	10001be0 <__ffssi2+0xc>
10001bda:	f7fe fb9d 	bl	10000318 <__ctzsi2>
10001bde:	3001      	adds	r0, #1
10001be0:	bd10      	pop	{r4, pc}

10001be2 <__udivmoddi4>:
10001be2:	b5f0      	push	{r4, r5, r6, r7, lr}
10001be4:	0006      	movs	r6, r0
10001be6:	000f      	movs	r7, r1
10001be8:	0015      	movs	r5, r2
10001bea:	001c      	movs	r4, r3
10001bec:	b085      	sub	sp, #20
10001bee:	428b      	cmp	r3, r1
10001bf0:	d863      	bhi.n	10001cba <__udivmoddi4+0xd8>
10001bf2:	d101      	bne.n	10001bf8 <__udivmoddi4+0x16>
10001bf4:	4282      	cmp	r2, r0
10001bf6:	d860      	bhi.n	10001cba <__udivmoddi4+0xd8>
10001bf8:	0021      	movs	r1, r4
10001bfa:	0028      	movs	r0, r5
10001bfc:	f7ff ff6e 	bl	10001adc <__clzdi2>
10001c00:	0039      	movs	r1, r7
10001c02:	9000      	str	r0, [sp, #0]
10001c04:	0030      	movs	r0, r6
10001c06:	f7ff ff69 	bl	10001adc <__clzdi2>
10001c0a:	9b00      	ldr	r3, [sp, #0]
10001c0c:	0021      	movs	r1, r4
10001c0e:	1a1b      	subs	r3, r3, r0
10001c10:	001a      	movs	r2, r3
10001c12:	0028      	movs	r0, r5
10001c14:	9303      	str	r3, [sp, #12]
10001c16:	f7ff ff55 	bl	10001ac4 <__aeabi_llsl>
10001c1a:	9000      	str	r0, [sp, #0]
10001c1c:	9101      	str	r1, [sp, #4]
10001c1e:	42b9      	cmp	r1, r7
10001c20:	d845      	bhi.n	10001cae <__udivmoddi4+0xcc>
10001c22:	d101      	bne.n	10001c28 <__udivmoddi4+0x46>
10001c24:	42b0      	cmp	r0, r6
10001c26:	d842      	bhi.n	10001cae <__udivmoddi4+0xcc>
10001c28:	9b00      	ldr	r3, [sp, #0]
10001c2a:	9c01      	ldr	r4, [sp, #4]
10001c2c:	2001      	movs	r0, #1
10001c2e:	2100      	movs	r1, #0
10001c30:	9a03      	ldr	r2, [sp, #12]
10001c32:	1af6      	subs	r6, r6, r3
10001c34:	41a7      	sbcs	r7, r4
10001c36:	f7ff ff45 	bl	10001ac4 <__aeabi_llsl>
10001c3a:	0004      	movs	r4, r0
10001c3c:	000d      	movs	r5, r1
10001c3e:	9b03      	ldr	r3, [sp, #12]
10001c40:	2b00      	cmp	r3, #0
10001c42:	d02b      	beq.n	10001c9c <__udivmoddi4+0xba>
10001c44:	9b01      	ldr	r3, [sp, #4]
10001c46:	9a00      	ldr	r2, [sp, #0]
10001c48:	07db      	lsls	r3, r3, #31
10001c4a:	0850      	lsrs	r0, r2, #1
10001c4c:	4318      	orrs	r0, r3
10001c4e:	9b01      	ldr	r3, [sp, #4]
10001c50:	0859      	lsrs	r1, r3, #1
10001c52:	9b03      	ldr	r3, [sp, #12]
10001c54:	469c      	mov	ip, r3
10001c56:	42b9      	cmp	r1, r7
10001c58:	d82c      	bhi.n	10001cb4 <__udivmoddi4+0xd2>
10001c5a:	d101      	bne.n	10001c60 <__udivmoddi4+0x7e>
10001c5c:	42b0      	cmp	r0, r6
10001c5e:	d829      	bhi.n	10001cb4 <__udivmoddi4+0xd2>
10001c60:	0032      	movs	r2, r6
10001c62:	003b      	movs	r3, r7
10001c64:	1a12      	subs	r2, r2, r0
10001c66:	418b      	sbcs	r3, r1
10001c68:	2601      	movs	r6, #1
10001c6a:	1892      	adds	r2, r2, r2
10001c6c:	415b      	adcs	r3, r3
10001c6e:	2700      	movs	r7, #0
10001c70:	18b6      	adds	r6, r6, r2
10001c72:	415f      	adcs	r7, r3
10001c74:	2301      	movs	r3, #1
10001c76:	425b      	negs	r3, r3
10001c78:	449c      	add	ip, r3
10001c7a:	4663      	mov	r3, ip
10001c7c:	2b00      	cmp	r3, #0
10001c7e:	d1ea      	bne.n	10001c56 <__udivmoddi4+0x74>
10001c80:	0030      	movs	r0, r6
10001c82:	0039      	movs	r1, r7
10001c84:	9a03      	ldr	r2, [sp, #12]
10001c86:	f7ff ff11 	bl	10001aac <__aeabi_llsr>
10001c8a:	9a03      	ldr	r2, [sp, #12]
10001c8c:	19a4      	adds	r4, r4, r6
10001c8e:	417d      	adcs	r5, r7
10001c90:	0006      	movs	r6, r0
10001c92:	000f      	movs	r7, r1
10001c94:	f7ff ff16 	bl	10001ac4 <__aeabi_llsl>
10001c98:	1a24      	subs	r4, r4, r0
10001c9a:	418d      	sbcs	r5, r1
10001c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10001c9e:	2b00      	cmp	r3, #0
10001ca0:	d001      	beq.n	10001ca6 <__udivmoddi4+0xc4>
10001ca2:	601e      	str	r6, [r3, #0]
10001ca4:	605f      	str	r7, [r3, #4]
10001ca6:	0020      	movs	r0, r4
10001ca8:	0029      	movs	r1, r5
10001caa:	b005      	add	sp, #20
10001cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001cae:	2400      	movs	r4, #0
10001cb0:	2500      	movs	r5, #0
10001cb2:	e7c4      	b.n	10001c3e <__udivmoddi4+0x5c>
10001cb4:	19b6      	adds	r6, r6, r6
10001cb6:	417f      	adcs	r7, r7
10001cb8:	e7dc      	b.n	10001c74 <__udivmoddi4+0x92>
10001cba:	2400      	movs	r4, #0
10001cbc:	2500      	movs	r5, #0
10001cbe:	e7ed      	b.n	10001c9c <__udivmoddi4+0xba>

10001cc0 <gpio_pin_configure_dt>:
 * @param extra_flags additional flags
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
10001cc0:	0003      	movs	r3, r0
10001cc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001cc4:	000a      	movs	r2, r1
	return gpio_pin_configure(spec->port,
				  spec->pin,
10001cc6:	7919      	ldrb	r1, [r3, #4]
				  spec->dt_flags | extra_flags);
10001cc8:	88db      	ldrh	r3, [r3, #6]
	return gpio_pin_configure(spec->port,
10001cca:	6800      	ldr	r0, [r0, #0]
10001ccc:	4313      	orrs	r3, r2
	const struct gpio_driver_api *api =
10001cce:	6882      	ldr	r2, [r0, #8]
10001cd0:	4694      	mov	ip, r2
	struct gpio_driver_data *data =
10001cd2:	6902      	ldr	r2, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
10001cd4:	02dc      	lsls	r4, r3, #11
10001cd6:	d506      	bpl.n	10001ce6 <gpio_pin_configure_dt+0x26>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
10001cd8:	24c0      	movs	r4, #192	; 0xc0
10001cda:	0324      	lsls	r4, r4, #12
10001cdc:	4223      	tst	r3, r4
10001cde:	d002      	beq.n	10001ce6 <gpio_pin_configure_dt+0x26>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
10001ce0:	07dd      	lsls	r5, r3, #31
10001ce2:	d500      	bpl.n	10001ce6 <gpio_pin_configure_dt+0x26>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
10001ce4:	4063      	eors	r3, r4
		data->invert |= (gpio_port_pins_t)BIT(pin);
10001ce6:	2701      	movs	r7, #1
10001ce8:	003d      	movs	r5, r7
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
10001cea:	4c08      	ldr	r4, [pc, #32]	; (10001d0c <gpio_pin_configure_dt+0x4c>)
		data->invert |= (gpio_port_pins_t)BIT(pin);
10001cec:	6816      	ldr	r6, [r2, #0]
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
10001cee:	401c      	ands	r4, r3
		data->invert |= (gpio_port_pins_t)BIT(pin);
10001cf0:	408d      	lsls	r5, r1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
10001cf2:	9401      	str	r4, [sp, #4]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
10001cf4:	0034      	movs	r4, r6
10001cf6:	43ac      	bics	r4, r5
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
10001cf8:	423b      	tst	r3, r7
10001cfa:	d001      	beq.n	10001d00 <gpio_pin_configure_dt+0x40>
		data->invert |= (gpio_port_pins_t)BIT(pin);
10001cfc:	0034      	movs	r4, r6
10001cfe:	432c      	orrs	r4, r5
	return api->pin_configure(port, pin, flags);
10001d00:	4663      	mov	r3, ip
}
10001d02:	6014      	str	r4, [r2, #0]
	return api->pin_configure(port, pin, flags);
10001d04:	681b      	ldr	r3, [r3, #0]
10001d06:	9a01      	ldr	r2, [sp, #4]
10001d08:	4798      	blx	r3
}
10001d0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10001d0c:	ffefffff 	.word	0xffefffff

10001d10 <pwm_set_dt.constprop.0>:
 *
 * @return A value from pwm_set().
 *
 * @see pwm_set_pulse_dt()
 */
static inline int pwm_set_dt(const struct pwm_dt_spec *spec, uint32_t period,
10001d10:	b5f0      	push	{r4, r5, r6, r7, lr}
			     uint32_t pulse)
{
	return pwm_set(spec->dev, spec->channel, period, pulse, spec->flags);
10001d12:	6843      	ldr	r3, [r0, #4]
static inline int pwm_set_dt(const struct pwm_dt_spec *spec, uint32_t period,
10001d14:	b089      	sub	sp, #36	; 0x24
	return pwm_set(spec->dev, spec->channel, period, pulse, spec->flags);
10001d16:	9302      	str	r3, [sp, #8]
10001d18:	8983      	ldrh	r3, [r0, #12]
10001d1a:	6804      	ldr	r4, [r0, #0]
10001d1c:	9303      	str	r3, [sp, #12]
	return api->get_cycles_per_sec(dev, channel, cycles);
10001d1e:	68a3      	ldr	r3, [r4, #8]
10001d20:	0020      	movs	r0, r4
10001d22:	685b      	ldr	r3, [r3, #4]
10001d24:	9902      	ldr	r1, [sp, #8]
10001d26:	aa06      	add	r2, sp, #24
10001d28:	4798      	blx	r3
	if (err < 0) {
10001d2a:	2800      	cmp	r0, #0
10001d2c:	db2b      	blt.n	10001d86 <pwm_set_dt.constprop.0+0x76>
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
10001d2e:	9e06      	ldr	r6, [sp, #24]
10001d30:	9f07      	ldr	r7, [sp, #28]
10001d32:	2300      	movs	r3, #0
10001d34:	4a17      	ldr	r2, [pc, #92]	; (10001d94 <pwm_set_dt.constprop.0+0x84>)
10001d36:	0030      	movs	r0, r6
10001d38:	0039      	movs	r1, r7
10001d3a:	f7ff ff29 	bl	10001b90 <__aeabi_lmul>
10001d3e:	2300      	movs	r3, #0
10001d40:	4a15      	ldr	r2, [pc, #84]	; (10001d98 <pwm_set_dt.constprop.0+0x88>)
10001d42:	9104      	str	r1, [sp, #16]
10001d44:	f7fe fb08 	bl	10000358 <__aeabi_uldivmod>
	if (period_cycles > UINT32_MAX) {
10001d48:	9904      	ldr	r1, [sp, #16]
10001d4a:	4b14      	ldr	r3, [pc, #80]	; (10001d9c <pwm_set_dt.constprop.0+0x8c>)
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
10001d4c:	0005      	movs	r5, r0
10001d4e:	9005      	str	r0, [sp, #20]
	if (period_cycles > UINT32_MAX) {
10001d50:	4299      	cmp	r1, r3
10001d52:	d81a      	bhi.n	10001d8a <pwm_set_dt.constprop.0+0x7a>
	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
10001d54:	2300      	movs	r3, #0
10001d56:	0039      	movs	r1, r7
10001d58:	4a11      	ldr	r2, [pc, #68]	; (10001da0 <pwm_set_dt.constprop.0+0x90>)
10001d5a:	0030      	movs	r0, r6
10001d5c:	f7ff ff18 	bl	10001b90 <__aeabi_lmul>
10001d60:	2300      	movs	r3, #0
10001d62:	4a0d      	ldr	r2, [pc, #52]	; (10001d98 <pwm_set_dt.constprop.0+0x88>)
10001d64:	000f      	movs	r7, r1
10001d66:	f7fe faf7 	bl	10000358 <__aeabi_uldivmod>
	if (pulse_cycles > UINT32_MAX) {
10001d6a:	4a0c      	ldr	r2, [pc, #48]	; (10001d9c <pwm_set_dt.constprop.0+0x8c>)
	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
10001d6c:	0003      	movs	r3, r0
	if (pulse_cycles > UINT32_MAX) {
10001d6e:	4297      	cmp	r7, r2
10001d70:	d80b      	bhi.n	10001d8a <pwm_set_dt.constprop.0+0x7a>
	const struct pwm_driver_api *api =
10001d72:	68a2      	ldr	r2, [r4, #8]
	if (pulse > period) {
10001d74:	4285      	cmp	r5, r0
10001d76:	d30b      	bcc.n	10001d90 <pwm_set_dt.constprop.0+0x80>
	return api->set_cycles(dev, channel, period, pulse, flags);
10001d78:	9903      	ldr	r1, [sp, #12]
10001d7a:	0020      	movs	r0, r4
10001d7c:	9100      	str	r1, [sp, #0]
10001d7e:	6816      	ldr	r6, [r2, #0]
10001d80:	9902      	ldr	r1, [sp, #8]
10001d82:	002a      	movs	r2, r5
10001d84:	47b0      	blx	r6
}
10001d86:	b009      	add	sp, #36	; 0x24
10001d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -ENOTSUP;
10001d8a:	2086      	movs	r0, #134	; 0x86
		return -EINVAL;
10001d8c:	4240      	negs	r0, r0
	return pwm_set(spec->dev, spec->channel, period, pulse, spec->flags);
10001d8e:	e7fa      	b.n	10001d86 <pwm_set_dt.constprop.0+0x76>
		return -EINVAL;
10001d90:	2016      	movs	r0, #22
10001d92:	e7fb      	b.n	10001d8c <pwm_set_dt.constprop.0+0x7c>
10001d94:	05f5e100 	.word	0x05f5e100
10001d98:	3b9aca00 	.word	0x3b9aca00
10001d9c:	3b9ac9ff 	.word	0x3b9ac9ff
10001da0:	02faf080 	.word	0x02faf080

10001da4 <main>:
static const struct pwm_dt_spec pwm_rele2 = PWM_DT_SPEC_GET(DT_ALIAS(pwm_led2));
static const struct pwm_dt_spec pwm_pilot_out = PWM_DT_SPEC_GET(DT_ALIAS(pwm_led3));


void main(void)
{
10001da4:	b510      	push	{r4, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
10001da6:	4c29      	ldr	r4, [pc, #164]	; (10001e4c <main+0xa8>)
10001da8:	0020      	movs	r0, r4
10001daa:	f003 fdb1 	bl	10005910 <z_device_is_ready>
	int ret;

	// ############# GPIO ###############

	// inicializar led placa
	if (!gpio_is_ready_dt(&led_placa)) {
10001dae:	2800      	cmp	r0, #0
10001db0:	d04a      	beq.n	10001e48 <main+0xa4>
		return;
	}

	ret = gpio_pin_configure_dt(&led_placa, GPIO_OUTPUT_ACTIVE);
10001db2:	21d0      	movs	r1, #208	; 0xd0
10001db4:	4826      	ldr	r0, [pc, #152]	; (10001e50 <main+0xac>)
10001db6:	0349      	lsls	r1, r1, #13
10001db8:	f7ff ff82 	bl	10001cc0 <gpio_pin_configure_dt>
	if (ret < 0) {
10001dbc:	2800      	cmp	r0, #0
10001dbe:	db43      	blt.n	10001e48 <main+0xa4>
10001dc0:	0020      	movs	r0, r4
10001dc2:	f003 fda5 	bl	10005910 <z_device_is_ready>
		return;
	}

	// inicializar GFCI_test
	if (!gpio_is_ready_dt(&GFCI_test)) {
10001dc6:	2800      	cmp	r0, #0
10001dc8:	d03e      	beq.n	10001e48 <main+0xa4>
		return;
	}

	ret = gpio_pin_configure_dt(&GFCI_test, GPIO_INPUT);
10001dca:	2180      	movs	r1, #128	; 0x80
10001dcc:	4821      	ldr	r0, [pc, #132]	; (10001e54 <main+0xb0>)
10001dce:	0249      	lsls	r1, r1, #9
10001dd0:	f7ff ff76 	bl	10001cc0 <gpio_pin_configure_dt>
	if (ret < 0) {
10001dd4:	2800      	cmp	r0, #0
10001dd6:	db37      	blt.n	10001e48 <main+0xa4>
10001dd8:	0020      	movs	r0, r4
10001dda:	f003 fd99 	bl	10005910 <z_device_is_ready>
		return;
	}

	// inicializar GFCI_fault
	if (!gpio_is_ready_dt(&GFCI_fault)) {
10001dde:	2800      	cmp	r0, #0
10001de0:	d032      	beq.n	10001e48 <main+0xa4>
		return;
	}

	ret = gpio_pin_configure_dt(&GFCI_fault, GPIO_INPUT);
10001de2:	2180      	movs	r1, #128	; 0x80
10001de4:	481c      	ldr	r0, [pc, #112]	; (10001e58 <main+0xb4>)
10001de6:	0249      	lsls	r1, r1, #9
10001de8:	f7ff ff6a 	bl	10001cc0 <gpio_pin_configure_dt>
	if (ret < 0) {
10001dec:	2800      	cmp	r0, #0
10001dee:	db2b      	blt.n	10001e48 <main+0xa4>
		return;
	}

	printk("GPIOs configurados correctamente\n");
10001df0:	481a      	ldr	r0, [pc, #104]	; (10001e5c <main+0xb8>)
10001df2:	f003 f95c 	bl	100050ae <printk>
10001df6:	4c1a      	ldr	r4, [pc, #104]	; (10001e60 <main+0xbc>)
10001df8:	0020      	movs	r0, r4
10001dfa:	f003 fd89 	bl	10005910 <z_device_is_ready>

	// ############# PWM ###############
	uint32_t period;
	period = PERIOD;

	if (!device_is_ready(pwm_rele1.dev)) {
10001dfe:	2800      	cmp	r0, #0
10001e00:	d104      	bne.n	10001e0c <main+0x68>
		       pwm_rele2.dev->name);
		return;
	}

	if (!device_is_ready(pwm_pilot_out.dev)) {
		printk("Error: PWM device %s is not ready\n",
10001e02:	4818      	ldr	r0, [pc, #96]	; (10001e64 <main+0xc0>)
10001e04:	6821      	ldr	r1, [r4, #0]
			return;
		}

	ret = pwm_set_dt(&pwm_pilot_out, period, period / 2U);
		if (ret) {
			printk("Error %d: failed to set pulse width\n", ret);
10001e06:	f003 f952 	bl	100050ae <printk>
			return;
10001e0a:	e01d      	b.n	10001e48 <main+0xa4>
10001e0c:	0020      	movs	r0, r4
10001e0e:	f003 fd7f 	bl	10005910 <z_device_is_ready>
	if (!device_is_ready(pwm_rele2.dev)) {
10001e12:	2800      	cmp	r0, #0
10001e14:	d0f5      	beq.n	10001e02 <main+0x5e>
10001e16:	0020      	movs	r0, r4
10001e18:	f003 fd7a 	bl	10005910 <z_device_is_ready>
	if (!device_is_ready(pwm_pilot_out.dev)) {
10001e1c:	2800      	cmp	r0, #0
10001e1e:	d0f0      	beq.n	10001e02 <main+0x5e>
	printk("PWMs configurados correctamente\n");
10001e20:	4811      	ldr	r0, [pc, #68]	; (10001e68 <main+0xc4>)
10001e22:	f003 f944 	bl	100050ae <printk>
	ret = pwm_set_dt(&pwm_rele1, period, period / 2U);
10001e26:	4811      	ldr	r0, [pc, #68]	; (10001e6c <main+0xc8>)
10001e28:	f7ff ff72 	bl	10001d10 <pwm_set_dt.constprop.0>
10001e2c:	1e01      	subs	r1, r0, #0
		if (ret) {
10001e2e:	d001      	beq.n	10001e34 <main+0x90>
			printk("Error %d: failed to set pulse width\n", ret);
10001e30:	480f      	ldr	r0, [pc, #60]	; (10001e70 <main+0xcc>)
10001e32:	e7e8      	b.n	10001e06 <main+0x62>
	ret = pwm_set_dt(&pwm_rele2, period, period / 2U);
10001e34:	480f      	ldr	r0, [pc, #60]	; (10001e74 <main+0xd0>)
10001e36:	f7ff ff6b 	bl	10001d10 <pwm_set_dt.constprop.0>
10001e3a:	1e01      	subs	r1, r0, #0
		if (ret) {
10001e3c:	d1f8      	bne.n	10001e30 <main+0x8c>
	ret = pwm_set_dt(&pwm_pilot_out, period, period / 2U);
10001e3e:	480e      	ldr	r0, [pc, #56]	; (10001e78 <main+0xd4>)
10001e40:	f7ff ff66 	bl	10001d10 <pwm_set_dt.constprop.0>
10001e44:	1e01      	subs	r1, r0, #0
		if (ret) {
10001e46:	d1f3      	bne.n	10001e30 <main+0x8c>
// 			print_uart(tx_buf);
// 			print_uart("\r\n");
// 		}
		
// 	}
10001e48:	bd10      	pop	{r4, pc}
10001e4a:	46c0      	nop			; (mov r8, r8)
10001e4c:	10005c24 	.word	0x10005c24
10001e50:	10005df8 	.word	0x10005df8
10001e54:	10005df0 	.word	0x10005df0
10001e58:	10005de8 	.word	0x10005de8
10001e5c:	10005fa4 	.word	0x10005fa4
10001e60:	10005c54 	.word	0x10005c54
10001e64:	10005fc6 	.word	0x10005fc6
10001e68:	10005fe9 	.word	0x10005fe9
10001e6c:	10005dd8 	.word	0x10005dd8
10001e70:	1000600a 	.word	0x1000600a
10001e74:	10005dc8 	.word	0x10005dc8
10001e78:	10005db8 	.word	0x10005db8

10001e7c <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
10001e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
10001e7e:	b095      	sub	sp, #84	; 0x54
10001e80:	9304      	str	r3, [sp, #16]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
10001e82:	2304      	movs	r3, #4
{
10001e84:	9209      	str	r2, [sp, #36]	; 0x24
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
10001e86:	401a      	ands	r2, r3
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
10001e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
10001e8a:	9208      	str	r2, [sp, #32]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
10001e8c:	08da      	lsrs	r2, r3, #3
10001e8e:	2307      	movs	r3, #7
10001e90:	401a      	ands	r2, r3
10001e92:	3201      	adds	r2, #1
{
10001e94:	0007      	movs	r7, r0
10001e96:	9c1a      	ldr	r4, [sp, #104]	; 0x68
10001e98:	9102      	str	r1, [sp, #8]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
10001e9a:	920b      	str	r2, [sp, #44]	; 0x2c
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
10001e9c:	0782      	lsls	r2, r0, #30
10001e9e:	d000      	beq.n	10001ea2 <cbvprintf_package+0x26>
10001ea0:	e1d2      	b.n	10002248 <cbvprintf_package+0x3cc>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
10001ea2:	1d02      	adds	r2, r0, #4
10001ea4:	9200      	str	r2, [sp, #0]
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
10001ea6:	2800      	cmp	r0, #0
10001ea8:	d004      	beq.n	10001eb4 <cbvprintf_package+0x38>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
10001eaa:	2907      	cmp	r1, #7
10001eac:	d80a      	bhi.n	10001ec4 <cbvprintf_package+0x48>
		return -ENOSPC;
10001eae:	201c      	movs	r0, #28
		return -EFAULT;
10001eb0:	4240      	negs	r0, r0
10001eb2:	e154      	b.n	1000215e <cbvprintf_package+0x2e2>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
10001eb4:	9a02      	ldr	r2, [sp, #8]
10001eb6:	401a      	ands	r2, r3
10001eb8:	0013      	movs	r3, r2
10001eba:	3204      	adds	r2, #4
10001ebc:	9200      	str	r2, [sp, #0]
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
10001ebe:	2208      	movs	r2, #8
10001ec0:	1ad3      	subs	r3, r2, r3
10001ec2:	9302      	str	r3, [sp, #8]
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
	align = VA_STACK_ALIGN(char *);
10001ec4:	2504      	movs	r5, #4
	s = fmt--;
10001ec6:	9b04      	ldr	r3, [sp, #16]
	size = sizeof(char *);
10001ec8:	002e      	movs	r6, r5
	s = fmt--;
10001eca:	3b01      	subs	r3, #1
10001ecc:	9305      	str	r3, [sp, #20]
	unsigned int s_ro_cnt = 0; /* number of ro strings */
10001ece:	2300      	movs	r3, #0
10001ed0:	9307      	str	r3, [sp, #28]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
10001ed2:	930a      	str	r3, [sp, #40]	; 0x28
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
10001ed4:	9303      	str	r3, [sp, #12]
	bool parsing = false;
10001ed6:	9301      	str	r3, [sp, #4]
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
10001ed8:	3b01      	subs	r3, #1
10001eda:	9306      	str	r3, [sp, #24]

		/* copy va_list data over to our buffer */
		if (is_str_arg) {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
10001edc:	2f00      	cmp	r7, #0
10001ede:	d002      	beq.n	10001ee6 <cbvprintf_package+0x6a>
				*(const char **)buf = s;
10001ee0:	9b00      	ldr	r3, [sp, #0]
10001ee2:	9a04      	ldr	r2, [sp, #16]
10001ee4:	601a      	str	r2, [r3, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
10001ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10001ee8:	2b00      	cmp	r3, #0
10001eea:	dd00      	ble.n	10001eee <cbvprintf_package+0x72>
10001eec:	e0eb      	b.n	100020c6 <cbvprintf_package+0x24a>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
10001eee:	4b9d      	ldr	r3, [pc, #628]	; (10002164 <cbvprintf_package+0x2e8>)
10001ef0:	9a04      	ldr	r2, [sp, #16]
10001ef2:	429a      	cmp	r2, r3
10001ef4:	d303      	bcc.n	10001efe <cbvprintf_package+0x82>
10001ef6:	4b9c      	ldr	r3, [pc, #624]	; (10002168 <cbvprintf_package+0x2ec>)
10001ef8:	429a      	cmp	r2, r3
10001efa:	d200      	bcs.n	10001efe <cbvprintf_package+0x82>
10001efc:	e0e3      	b.n	100020c6 <cbvprintf_package+0x24a>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
10001efe:	9b00      	ldr	r3, [sp, #0]
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
10001f00:	9909      	ldr	r1, [sp, #36]	; 0x24
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
10001f02:	1bda      	subs	r2, r3, r7
10001f04:	0893      	lsrs	r3, r2, #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
10001f06:	0789      	lsls	r1, r1, #30
10001f08:	d500      	bpl.n	10001f0c <cbvprintf_package+0x90>
10001f0a:	e109      	b.n	10002120 <cbvprintf_package+0x2a4>
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
10001f0c:	9a03      	ldr	r2, [sp, #12]
10001f0e:	2a0f      	cmp	r2, #15
10001f10:	d900      	bls.n	10001f14 <cbvprintf_package+0x98>
10001f12:	e0b4      	b.n	1000207e <cbvprintf_package+0x202>
					__ASSERT(false, "str_ptr_pos[] too small");
					return -EINVAL;
				}

				if (buf0 != NULL) {
10001f14:	2f00      	cmp	r7, #0
10001f16:	d100      	bne.n	10001f1a <cbvprintf_package+0x9e>
10001f18:	e10a      	b.n	10002130 <cbvprintf_package+0x2b4>
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
10001f1a:	9903      	ldr	r1, [sp, #12]
10001f1c:	aa0c      	add	r2, sp, #48	; 0x30
10001f1e:	5453      	strb	r3, [r2, r1]
					str_ptr_arg[s_idx] = arg_idx;
10001f20:	000a      	movs	r2, r1
10001f22:	9906      	ldr	r1, [sp, #24]
10001f24:	ab10      	add	r3, sp, #64	; 0x40
10001f26:	5499      	strb	r1, [r3, r2]
					if (is_ro) {
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
						s_ro_cnt++;
					} else {
						s_rw_cnt++;
10001f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10001f2a:	3301      	adds	r3, #1
10001f2c:	930a      	str	r3, [sp, #40]	; 0x28
10001f2e:	e0ee      	b.n	1000210e <cbvprintf_package+0x292>
			switch (*fmt) {
10001f30:	287a      	cmp	r0, #122	; 0x7a
10001f32:	d861      	bhi.n	10001ff8 <cbvprintf_package+0x17c>
10001f34:	284b      	cmp	r0, #75	; 0x4b
10001f36:	d80e      	bhi.n	10001f56 <cbvprintf_package+0xda>
10001f38:	2847      	cmp	r0, #71	; 0x47
10001f3a:	d85d      	bhi.n	10001ff8 <cbvprintf_package+0x17c>
10001f3c:	2829      	cmp	r0, #41	; 0x29
10001f3e:	d82b      	bhi.n	10001f98 <cbvprintf_package+0x11c>
10001f40:	2825      	cmp	r0, #37	; 0x25
10001f42:	d056      	beq.n	10001ff2 <cbvprintf_package+0x176>
10001f44:	d858      	bhi.n	10001ff8 <cbvprintf_package+0x17c>
10001f46:	2820      	cmp	r0, #32
10001f48:	d07f      	beq.n	1000204a <cbvprintf_package+0x1ce>
10001f4a:	3823      	subs	r0, #35	; 0x23
10001f4c:	4243      	negs	r3, r0
10001f4e:	4158      	adcs	r0, r3
10001f50:	b2c3      	uxtb	r3, r0
				parsing = false;
10001f52:	9301      	str	r3, [sp, #4]
				continue;
10001f54:	e079      	b.n	1000204a <cbvprintf_package+0x1ce>
			switch (*fmt) {
10001f56:	384c      	subs	r0, #76	; 0x4c
10001f58:	282e      	cmp	r0, #46	; 0x2e
10001f5a:	d84d      	bhi.n	10001ff8 <cbvprintf_package+0x17c>
10001f5c:	f7fe f924 	bl	100001a8 <__gnu_thumb1_case_uqi>
10001f60:	4c4c4c75 	.word	0x4c4c4c75
10001f64:	4c4c4c4c 	.word	0x4c4c4c4c
10001f68:	4c4c4c4c 	.word	0x4c4c4c4c
10001f6c:	4c4c4c4e 	.word	0x4c4c4c4e
10001f70:	4c4c4c4c 	.word	0x4c4c4c4c
10001f74:	4e4c5d4c 	.word	0x4e4c5d4c
10001f78:	5d5d5d4e 	.word	0x5d5d5d4e
10001f7c:	4c734e75 	.word	0x4c734e75
10001f80:	4e184c75 	.word	0x4e184c75
10001f84:	894c4c18 	.word	0x894c4c18
10001f88:	4c4c4e87 	.word	0x4c4c4e87
10001f8c:	4c4e      	.short	0x4c4e
10001f8e:	87          	.byte	0x87
10001f8f:	00          	.byte	0x00
10001f90:	2300      	movs	r3, #0
				parsing = false;
10001f92:	9301      	str	r3, [sp, #4]
			switch (*fmt) {
10001f94:	2504      	movs	r5, #4
10001f96:	e03e      	b.n	10002016 <cbvprintf_package+0x19a>
10001f98:	2101      	movs	r1, #1
10001f9a:	000a      	movs	r2, r1
10001f9c:	382a      	subs	r0, #42	; 0x2a
10001f9e:	b2c0      	uxtb	r0, r0
10001fa0:	4082      	lsls	r2, r0
10001fa2:	4b72      	ldr	r3, [pc, #456]	; (1000216c <cbvprintf_package+0x2f0>)
10001fa4:	421a      	tst	r2, r3
10001fa6:	d150      	bne.n	1000204a <cbvprintf_package+0x1ce>
10001fa8:	20e2      	movs	r0, #226	; 0xe2
10001faa:	0013      	movs	r3, r2
10001fac:	0580      	lsls	r0, r0, #22
10001fae:	4003      	ands	r3, r0
10001fb0:	4202      	tst	r2, r0
10001fb2:	d132      	bne.n	1000201a <cbvprintf_package+0x19e>
10001fb4:	0010      	movs	r0, r2
10001fb6:	4008      	ands	r0, r1
10001fb8:	9001      	str	r0, [sp, #4]
10001fba:	420a      	tst	r2, r1
10001fbc:	d045      	beq.n	1000204a <cbvprintf_package+0x1ce>
		buf = (void *) ROUND_UP(buf, align);
10001fbe:	9a00      	ldr	r2, [sp, #0]
10001fc0:	4269      	negs	r1, r5
10001fc2:	3a01      	subs	r2, #1
10001fc4:	1952      	adds	r2, r2, r5
10001fc6:	4011      	ands	r1, r2
10001fc8:	9100      	str	r1, [sp, #0]
		if (buf0 != NULL && BUF_OFFSET + size > len) {
10001fca:	2f00      	cmp	r7, #0
10001fcc:	d065      	beq.n	1000209a <cbvprintf_package+0x21e>
10001fce:	1bf2      	subs	r2, r6, r7
10001fd0:	1852      	adds	r2, r2, r1
10001fd2:	9902      	ldr	r1, [sp, #8]
10001fd4:	428a      	cmp	r2, r1
10001fd6:	d900      	bls.n	10001fda <cbvprintf_package+0x15e>
10001fd8:	e769      	b.n	10001eae <cbvprintf_package+0x32>
		if (is_str_arg) {
10001fda:	2b00      	cmp	r3, #0
10001fdc:	d16a      	bne.n	100020b4 <cbvprintf_package+0x238>
				s_idx++;
			}
			buf += sizeof(char *);

			is_str_arg = false;
		} else if (size == sizeof(int)) {
10001fde:	2e04      	cmp	r6, #4
10001fe0:	d14b      	bne.n	1000207a <cbvprintf_package+0x1fe>
			int v = va_arg(ap, int);
10001fe2:	cc08      	ldmia	r4!, {r3}

			if (buf0 != NULL) {
				*(int *)buf = v;
10001fe4:	9a00      	ldr	r2, [sp, #0]
10001fe6:	6013      	str	r3, [r2, #0]
			}
			buf += sizeof(int);
10001fe8:	9b00      	ldr	r3, [sp, #0]
10001fea:	2604      	movs	r6, #4
10001fec:	3304      	adds	r3, #4
10001fee:	9300      	str	r3, [sp, #0]
10001ff0:	e02b      	b.n	1000204a <cbvprintf_package+0x1ce>
				arg_idx--;
10001ff2:	9b06      	ldr	r3, [sp, #24]
10001ff4:	3b01      	subs	r3, #1
10001ff6:	9306      	str	r3, [sp, #24]
				parsing = false;
10001ff8:	2300      	movs	r3, #0
10001ffa:	e7aa      	b.n	10001f52 <cbvprintf_package+0xd6>
				if (fmt[-1] == 'l') {
10001ffc:	9b05      	ldr	r3, [sp, #20]
10001ffe:	785a      	ldrb	r2, [r3, #1]
10002000:	2300      	movs	r3, #0
				parsing = false;
10002002:	9301      	str	r3, [sp, #4]
				if (fmt[-1] == 'l') {
10002004:	2a6c      	cmp	r2, #108	; 0x6c
10002006:	d1da      	bne.n	10001fbe <cbvprintf_package+0x142>
				align = VA_STACK_ALIGN(void *);
10002008:	2504      	movs	r5, #4
					if (fmt[-2] == 'l') {
1000200a:	9a05      	ldr	r2, [sp, #20]
				size = sizeof(void *);
1000200c:	002e      	movs	r6, r5
					if (fmt[-2] == 'l') {
1000200e:	7812      	ldrb	r2, [r2, #0]
10002010:	2a6c      	cmp	r2, #108	; 0x6c
10002012:	d1d4      	bne.n	10001fbe <cbvprintf_package+0x142>
						align = VA_STACK_ALIGN(long long);
10002014:	196d      	adds	r5, r5, r5
			switch (*fmt) {
10002016:	002e      	movs	r6, r5
10002018:	e7d1      	b.n	10001fbe <cbvprintf_package+0x142>
					v.ld = va_arg(ap, long double);
1000201a:	2507      	movs	r5, #7
				buf = (void *) ROUND_UP(buf, align);
1000201c:	9900      	ldr	r1, [sp, #0]
					v.ld = va_arg(ap, long double);
1000201e:	3407      	adds	r4, #7
10002020:	43ac      	bics	r4, r5
				buf = (void *) ROUND_UP(buf, align);
10002022:	1949      	adds	r1, r1, r5
10002024:	43a9      	bics	r1, r5
					v.ld = va_arg(ap, long double);
10002026:	cc0c      	ldmia	r4!, {r2, r3}
				if (buf0 != NULL) {
10002028:	2f00      	cmp	r7, #0
1000202a:	d008      	beq.n	1000203e <cbvprintf_package+0x1c2>
					if (BUF_OFFSET + size > len) {
1000202c:	3501      	adds	r5, #1
1000202e:	1bed      	subs	r5, r5, r7
10002030:	9e02      	ldr	r6, [sp, #8]
10002032:	186d      	adds	r5, r5, r1
10002034:	42b5      	cmp	r5, r6
10002036:	d900      	bls.n	1000203a <cbvprintf_package+0x1be>
10002038:	e739      	b.n	10001eae <cbvprintf_package+0x32>
						*(long double *)buf = v.ld;
1000203a:	600a      	str	r2, [r1, #0]
1000203c:	604b      	str	r3, [r1, #4]
				parsing = false;
1000203e:	2300      	movs	r3, #0
				buf += size;
10002040:	3108      	adds	r1, #8
10002042:	9100      	str	r1, [sp, #0]
				parsing = false;
10002044:	9301      	str	r3, [sp, #4]
			switch (*fmt) {
10002046:	2508      	movs	r5, #8
10002048:	002e      	movs	r6, r5
1000204a:	9b05      	ldr	r3, [sp, #20]
1000204c:	3301      	adds	r3, #1
1000204e:	9305      	str	r3, [sp, #20]
			if (*++fmt == '\0') {
10002050:	9b05      	ldr	r3, [sp, #20]
10002052:	7898      	ldrb	r0, [r3, #2]
10002054:	2800      	cmp	r0, #0
10002056:	d077      	beq.n	10002148 <cbvprintf_package+0x2cc>
			if (!parsing) {
10002058:	9b01      	ldr	r3, [sp, #4]
1000205a:	2b00      	cmp	r3, #0
1000205c:	d000      	beq.n	10002060 <cbvprintf_package+0x1e4>
1000205e:	e767      	b.n	10001f30 <cbvprintf_package+0xb4>
				if (*fmt == '%') {
10002060:	2825      	cmp	r0, #37	; 0x25
10002062:	d1f2      	bne.n	1000204a <cbvprintf_package+0x1ce>
					arg_idx++;
10002064:	9b06      	ldr	r3, [sp, #24]
10002066:	3301      	adds	r3, #1
10002068:	9306      	str	r3, [sp, #24]
					parsing = true;
1000206a:	2301      	movs	r3, #1
1000206c:	9301      	str	r3, [sp, #4]
				align = VA_STACK_ALIGN(size_t);
1000206e:	2504      	movs	r5, #4
10002070:	e7ea      	b.n	10002048 <cbvprintf_package+0x1cc>
			switch (*fmt) {
10002072:	2200      	movs	r2, #0
10002074:	9b01      	ldr	r3, [sp, #4]
10002076:	9201      	str	r2, [sp, #4]
10002078:	e78c      	b.n	10001f94 <cbvprintf_package+0x118>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
1000207a:	2e08      	cmp	r6, #8
1000207c:	d001      	beq.n	10002082 <cbvprintf_package+0x206>
					return -EINVAL;
1000207e:	2016      	movs	r0, #22
10002080:	e716      	b.n	10001eb0 <cbvprintf_package+0x34>
			long long v = va_arg(ap, long long);
10002082:	2307      	movs	r3, #7

			if (buf0 != NULL) {
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
10002084:	9900      	ldr	r1, [sp, #0]
			long long v = va_arg(ap, long long);
10002086:	3407      	adds	r4, #7
10002088:	439c      	bics	r4, r3
1000208a:	cc0c      	ldmia	r4!, {r2, r3}
					*(long long *)buf = v;
1000208c:	600a      	str	r2, [r1, #0]
1000208e:	604b      	str	r3, [r1, #4]
				}
			}
			buf += sizeof(long long);
10002090:	9b00      	ldr	r3, [sp, #0]
10002092:	2608      	movs	r6, #8
10002094:	3308      	adds	r3, #8
10002096:	9300      	str	r3, [sp, #0]
10002098:	e7d7      	b.n	1000204a <cbvprintf_package+0x1ce>
		if (is_str_arg) {
1000209a:	2b00      	cmp	r3, #0
1000209c:	d10a      	bne.n	100020b4 <cbvprintf_package+0x238>
		} else if (size == sizeof(int)) {
1000209e:	2e04      	cmp	r6, #4
100020a0:	d101      	bne.n	100020a6 <cbvprintf_package+0x22a>
			int v = va_arg(ap, int);
100020a2:	3404      	adds	r4, #4
			if (buf0 != NULL) {
100020a4:	e7a0      	b.n	10001fe8 <cbvprintf_package+0x16c>
		} else if (size == sizeof(long long)) {
100020a6:	2e08      	cmp	r6, #8
100020a8:	d1e9      	bne.n	1000207e <cbvprintf_package+0x202>
			long long v = va_arg(ap, long long);
100020aa:	2307      	movs	r3, #7
100020ac:	3407      	adds	r4, #7
100020ae:	439c      	bics	r4, r3
100020b0:	3408      	adds	r4, #8
			if (buf0 != NULL) {
100020b2:	e7ed      	b.n	10002090 <cbvprintf_package+0x214>
			if (*++fmt == '\0') {
100020b4:	9b05      	ldr	r3, [sp, #20]
100020b6:	3302      	adds	r3, #2
100020b8:	9305      	str	r3, [sp, #20]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
100020ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
100020bc:	3b01      	subs	r3, #1
100020be:	930b      	str	r3, [sp, #44]	; 0x2c
			s = va_arg(ap, char *);
100020c0:	cc08      	ldmia	r4!, {r3}
100020c2:	9304      	str	r3, [sp, #16]
100020c4:	e70a      	b.n	10001edc <cbvprintf_package+0x60>
			if (is_ro && !do_ro) {
100020c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
100020c8:	079b      	lsls	r3, r3, #30
100020ca:	d523      	bpl.n	10002114 <cbvprintf_package+0x298>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
100020cc:	2101      	movs	r1, #1
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
100020ce:	9b00      	ldr	r3, [sp, #0]
100020d0:	1bda      	subs	r2, r3, r7
100020d2:	0893      	lsrs	r3, r2, #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
100020d4:	2080      	movs	r0, #128	; 0x80
100020d6:	0080      	lsls	r0, r0, #2
100020d8:	4282      	cmp	r2, r0
100020da:	d2d0      	bcs.n	1000207e <cbvprintf_package+0x202>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
100020dc:	9a03      	ldr	r2, [sp, #12]
100020de:	2a0f      	cmp	r2, #15
100020e0:	d8cd      	bhi.n	1000207e <cbvprintf_package+0x202>
				if (buf0 != NULL) {
100020e2:	2f00      	cmp	r7, #0
100020e4:	d01e      	beq.n	10002124 <cbvprintf_package+0x2a8>
					str_ptr_pos[s_idx] = s_ptr_idx;
100020e6:	9803      	ldr	r0, [sp, #12]
100020e8:	b2db      	uxtb	r3, r3
100020ea:	aa0c      	add	r2, sp, #48	; 0x30
100020ec:	5413      	strb	r3, [r2, r0]
100020ee:	469c      	mov	ip, r3
					str_ptr_arg[s_idx] = arg_idx;
100020f0:	9b06      	ldr	r3, [sp, #24]
100020f2:	aa10      	add	r2, sp, #64	; 0x40
100020f4:	5413      	strb	r3, [r2, r0]
					if (is_ro) {
100020f6:	2900      	cmp	r1, #0
100020f8:	d100      	bne.n	100020fc <cbvprintf_package+0x280>
100020fa:	e715      	b.n	10001f28 <cbvprintf_package+0xac>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
100020fc:	2280      	movs	r2, #128	; 0x80
100020fe:	4663      	mov	r3, ip
10002100:	4252      	negs	r2, r2
10002102:	4313      	orrs	r3, r2
10002104:	aa0c      	add	r2, sp, #48	; 0x30
10002106:	5413      	strb	r3, [r2, r0]
						s_ro_cnt++;
10002108:	9b07      	ldr	r3, [sp, #28]
1000210a:	3301      	adds	r3, #1
1000210c:	9307      	str	r3, [sp, #28]
				s_idx++;
1000210e:	9b03      	ldr	r3, [sp, #12]
10002110:	3301      	adds	r3, #1
10002112:	9303      	str	r3, [sp, #12]
			buf += sizeof(char *);
10002114:	9b00      	ldr	r3, [sp, #0]
10002116:	3304      	adds	r3, #4
10002118:	9300      	str	r3, [sp, #0]
			is_str_arg = false;
1000211a:	9b05      	ldr	r3, [sp, #20]
1000211c:	3b01      	subs	r3, #1
1000211e:	e796      	b.n	1000204e <cbvprintf_package+0x1d2>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
10002120:	2100      	movs	r1, #0
10002122:	e7d7      	b.n	100020d4 <cbvprintf_package+0x258>
				} else if (is_ro) {
10002124:	2900      	cmp	r1, #0
10002126:	d003      	beq.n	10002130 <cbvprintf_package+0x2b4>
					len += 1;
10002128:	9b02      	ldr	r3, [sp, #8]
1000212a:	3301      	adds	r3, #1
					len += strlen(s) + 1 + 1;
1000212c:	9302      	str	r3, [sp, #8]
1000212e:	e7ee      	b.n	1000210e <cbvprintf_package+0x292>
					len += 2;
10002130:	9b02      	ldr	r3, [sp, #8]
10002132:	3302      	adds	r3, #2
10002134:	9302      	str	r3, [sp, #8]
				} else if (rws_pos_en) {
10002136:	9b08      	ldr	r3, [sp, #32]
10002138:	2b00      	cmp	r3, #0
1000213a:	d1e8      	bne.n	1000210e <cbvprintf_package+0x292>
					len += strlen(s) + 1 + 1;
1000213c:	9804      	ldr	r0, [sp, #16]
1000213e:	f003 f8da 	bl	100052f6 <strlen>
10002142:	9b02      	ldr	r3, [sp, #8]
10002144:	181b      	adds	r3, r3, r0
10002146:	e7f1      	b.n	1000212c <cbvprintf_package+0x2b0>
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
10002148:	2280      	movs	r2, #128	; 0x80
1000214a:	9b00      	ldr	r3, [sp, #0]
1000214c:	00d2      	lsls	r2, r2, #3
1000214e:	1bdb      	subs	r3, r3, r7
10002150:	4293      	cmp	r3, r2
10002152:	d294      	bcs.n	1000207e <cbvprintf_package+0x202>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
10002154:	2f00      	cmp	r7, #0
10002156:	d10b      	bne.n	10002170 <cbvprintf_package+0x2f4>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
10002158:	9802      	ldr	r0, [sp, #8]
1000215a:	3808      	subs	r0, #8
1000215c:	18c0      	adds	r0, r0, r3
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
1000215e:	b015      	add	sp, #84	; 0x54
10002160:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002162:	46c0      	nop			; (mov r8, r8)
10002164:	10005bac 	.word	0x10005bac
10002168:	10006488 	.word	0x10006488
1000216c:	0000ffda 	.word	0x0000ffda
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
10002170:	089b      	lsrs	r3, r3, #2
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
10002172:	2228      	movs	r2, #40	; 0x28
	*(char **)buf0 = NULL;
10002174:	6038      	str	r0, [r7, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
10002176:	703b      	strb	r3, [r7, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
10002178:	466b      	mov	r3, sp
1000217a:	189b      	adds	r3, r3, r2
	if (rws_pos_en) {
1000217c:	9a08      	ldr	r2, [sp, #32]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
1000217e:	781b      	ldrb	r3, [r3, #0]
	if (rws_pos_en) {
10002180:	2a00      	cmp	r2, #0
10002182:	d00c      	beq.n	1000219e <cbvprintf_package+0x322>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
10002184:	70fb      	strb	r3, [r7, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
10002186:	9b07      	ldr	r3, [sp, #28]
10002188:	70bb      	strb	r3, [r7, #2]
	if (s_ro_cnt) {
1000218a:	2b00      	cmp	r3, #0
1000218c:	d120      	bne.n	100021d0 <cbvprintf_package+0x354>
			*buf++ = str_ptr_arg[i];
1000218e:	2600      	movs	r6, #0
10002190:	ad0c      	add	r5, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
10002192:	9b03      	ldr	r3, [sp, #12]
10002194:	42b3      	cmp	r3, r6
10002196:	d120      	bne.n	100021da <cbvprintf_package+0x35e>
	return BUF_OFFSET;
10002198:	9b00      	ldr	r3, [sp, #0]
1000219a:	1bd8      	subs	r0, r3, r7
1000219c:	e7df      	b.n	1000215e <cbvprintf_package+0x2e2>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
1000219e:	707b      	strb	r3, [r7, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
100021a0:	e7f1      	b.n	10002186 <cbvprintf_package+0x30a>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
100021a2:	ac0c      	add	r4, sp, #48	; 0x30
100021a4:	56e4      	ldrsb	r4, [r4, r3]
100021a6:	a90c      	add	r1, sp, #48	; 0x30
100021a8:	5c59      	ldrb	r1, [r3, r1]
100021aa:	2c00      	cmp	r4, #0
100021ac:	da0b      	bge.n	100021c6 <cbvprintf_package+0x34a>
			if (BUF_OFFSET + 1 > len) {
100021ae:	9c00      	ldr	r4, [sp, #0]
100021b0:	9d02      	ldr	r5, [sp, #8]
100021b2:	18a4      	adds	r4, r4, r2
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
100021b4:	4001      	ands	r1, r0
			if (BUF_OFFSET + 1 > len) {
100021b6:	42ac      	cmp	r4, r5
100021b8:	d900      	bls.n	100021bc <cbvprintf_package+0x340>
100021ba:	e678      	b.n	10001eae <cbvprintf_package+0x32>
			*buf++ = pos;
100021bc:	9c00      	ldr	r4, [sp, #0]
100021be:	7021      	strb	r1, [r4, #0]
100021c0:	0021      	movs	r1, r4
100021c2:	3101      	adds	r1, #1
100021c4:	9100      	str	r1, [sp, #0]
		for (i = 0; i < s_idx; i++) {
100021c6:	3301      	adds	r3, #1
100021c8:	9903      	ldr	r1, [sp, #12]
100021ca:	4299      	cmp	r1, r3
100021cc:	d1e9      	bne.n	100021a2 <cbvprintf_package+0x326>
100021ce:	e7de      	b.n	1000218e <cbvprintf_package+0x312>
			if (BUF_OFFSET + 1 > len) {
100021d0:	2201      	movs	r2, #1
		for (i = 0; i < s_idx; i++) {
100021d2:	2300      	movs	r3, #0
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
100021d4:	207f      	movs	r0, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
100021d6:	1bd2      	subs	r2, r2, r7
100021d8:	e7f6      	b.n	100021c8 <cbvprintf_package+0x34c>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
100021da:	9b07      	ldr	r3, [sp, #28]
100021dc:	2b00      	cmp	r3, #0
100021de:	d002      	beq.n	100021e6 <cbvprintf_package+0x36a>
100021e0:	782b      	ldrb	r3, [r5, #0]
100021e2:	2b7f      	cmp	r3, #127	; 0x7f
100021e4:	d821      	bhi.n	1000222a <cbvprintf_package+0x3ae>
		if (rws_pos_en) {
100021e6:	9b08      	ldr	r3, [sp, #32]
100021e8:	2b00      	cmp	r3, #0
100021ea:	d021      	beq.n	10002230 <cbvprintf_package+0x3b4>
			*buf++ = str_ptr_arg[i];
100021ec:	ab10      	add	r3, sp, #64	; 0x40
100021ee:	9a00      	ldr	r2, [sp, #0]
100021f0:	5cf3      	ldrb	r3, [r6, r3]
			size = 0;
100021f2:	2400      	movs	r4, #0
			*buf++ = str_ptr_arg[i];
100021f4:	7013      	strb	r3, [r2, #0]
100021f6:	0013      	movs	r3, r2
100021f8:	3301      	adds	r3, #1
100021fa:	9300      	str	r3, [sp, #0]
		if (BUF_OFFSET + 1 + size > len) {
100021fc:	2301      	movs	r3, #1
100021fe:	9a00      	ldr	r2, [sp, #0]
10002200:	1bdb      	subs	r3, r3, r7
10002202:	191b      	adds	r3, r3, r4
10002204:	18d3      	adds	r3, r2, r3
10002206:	9a02      	ldr	r2, [sp, #8]
10002208:	4293      	cmp	r3, r2
1000220a:	d900      	bls.n	1000220e <cbvprintf_package+0x392>
1000220c:	e64f      	b.n	10001eae <cbvprintf_package+0x32>
		*buf++ = str_ptr_pos[i];
1000220e:	9b00      	ldr	r3, [sp, #0]
10002210:	9a00      	ldr	r2, [sp, #0]
10002212:	3301      	adds	r3, #1
10002214:	9301      	str	r3, [sp, #4]
10002216:	782b      	ldrb	r3, [r5, #0]
		memcpy(buf, s, size);
10002218:	9904      	ldr	r1, [sp, #16]
		*buf++ = str_ptr_pos[i];
1000221a:	7013      	strb	r3, [r2, #0]
		memcpy(buf, s, size);
1000221c:	9801      	ldr	r0, [sp, #4]
1000221e:	0022      	movs	r2, r4
10002220:	f003 f87b 	bl	1000531a <memcpy>
		buf += size;
10002224:	9b01      	ldr	r3, [sp, #4]
10002226:	191b      	adds	r3, r3, r4
10002228:	9300      	str	r3, [sp, #0]
	for (i = 0; i < s_idx; i++) {
1000222a:	3601      	adds	r6, #1
1000222c:	3501      	adds	r5, #1
1000222e:	e7b0      	b.n	10002192 <cbvprintf_package+0x316>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
10002230:	782b      	ldrb	r3, [r5, #0]
10002232:	009b      	lsls	r3, r3, #2
10002234:	18fb      	adds	r3, r7, r3
10002236:	681a      	ldr	r2, [r3, #0]
10002238:	9204      	str	r2, [sp, #16]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
1000223a:	9a08      	ldr	r2, [sp, #32]
			size = strlen(s) + 1;
1000223c:	9804      	ldr	r0, [sp, #16]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
1000223e:	601a      	str	r2, [r3, #0]
			size = strlen(s) + 1;
10002240:	f003 f859 	bl	100052f6 <strlen>
10002244:	1c44      	adds	r4, r0, #1
10002246:	e7d9      	b.n	100021fc <cbvprintf_package+0x380>
		return -EFAULT;
10002248:	200e      	movs	r0, #14
1000224a:	e631      	b.n	10001eb0 <cbvprintf_package+0x34>

1000224c <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int c))
{
	_char_out = fn;
1000224c:	4b01      	ldr	r3, [pc, #4]	; (10002254 <__printk_hook_install+0x8>)
1000224e:	6018      	str	r0, [r3, #0]
}
10002250:	4770      	bx	lr
10002252:	46c0      	nop			; (mov r8, r8)
10002254:	200000a0 	.word	0x200000a0

10002258 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
10002258:	b5f0      	push	{r4, r5, r6, r7, lr}
1000225a:	001c      	movs	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
1000225c:	2700      	movs	r7, #0
{
1000225e:	b099      	sub	sp, #100	; 0x64
10002260:	9004      	str	r0, [sp, #16]
10002262:	9105      	str	r1, [sp, #20]
10002264:	9208      	str	r2, [sp, #32]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
10002266:	9b08      	ldr	r3, [sp, #32]
10002268:	7818      	ldrb	r0, [r3, #0]
1000226a:	2800      	cmp	r0, #0
1000226c:	d101      	bne.n	10002272 <z_cbvprintf_impl+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
1000226e:	0038      	movs	r0, r7
10002270:	e327      	b.n	100028c2 <z_cbvprintf_impl+0x66a>
			OUTC(*fp++);
10002272:	9b08      	ldr	r3, [sp, #32]
10002274:	3301      	adds	r3, #1
10002276:	9307      	str	r3, [sp, #28]
		if (*fp != '%') {
10002278:	2825      	cmp	r0, #37	; 0x25
1000227a:	d007      	beq.n	1000228c <z_cbvprintf_impl+0x34>
			OUTC('%');
1000227c:	9905      	ldr	r1, [sp, #20]
1000227e:	9b04      	ldr	r3, [sp, #16]
10002280:	4798      	blx	r3
10002282:	2800      	cmp	r0, #0
10002284:	da00      	bge.n	10002288 <z_cbvprintf_impl+0x30>
10002286:	e31c      	b.n	100028c2 <z_cbvprintf_impl+0x66a>
10002288:	3701      	adds	r7, #1
		if (bps == NULL) {
1000228a:	e1e3      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		} state = {
1000228c:	ad12      	add	r5, sp, #72	; 0x48
1000228e:	2218      	movs	r2, #24
10002290:	2100      	movs	r1, #0
10002292:	0028      	movs	r0, r5
10002294:	f003 f84a 	bl	1000532c <memset>
	if (*sp == '%') {
10002298:	9b08      	ldr	r3, [sp, #32]
1000229a:	785b      	ldrb	r3, [r3, #1]
1000229c:	2b25      	cmp	r3, #37	; 0x25
1000229e:	d114      	bne.n	100022ca <z_cbvprintf_impl+0x72>
		conv->specifier = *sp++;
100022a0:	9a08      	ldr	r2, [sp, #32]
100022a2:	72eb      	strb	r3, [r5, #11]
100022a4:	3202      	adds	r2, #2
100022a6:	9207      	str	r2, [sp, #28]
		if (conv->width_star) {
100022a8:	ab12      	add	r3, sp, #72	; 0x48
100022aa:	7a5a      	ldrb	r2, [r3, #9]
100022ac:	07d1      	lsls	r1, r2, #31
100022ae:	d400      	bmi.n	100022b2 <z_cbvprintf_impl+0x5a>
100022b0:	e17f      	b.n	100025b2 <z_cbvprintf_impl+0x35a>
			width = va_arg(ap, int);
100022b2:	cc02      	ldmia	r4!, {r1}
100022b4:	9103      	str	r1, [sp, #12]
			if (width < 0) {
100022b6:	2900      	cmp	r1, #0
100022b8:	db00      	blt.n	100022bc <z_cbvprintf_impl+0x64>
100022ba:	e17f      	b.n	100025bc <z_cbvprintf_impl+0x364>
				conv->flag_dash = true;
100022bc:	2104      	movs	r1, #4
100022be:	7a18      	ldrb	r0, [r3, #8]
100022c0:	4301      	orrs	r1, r0
100022c2:	7219      	strb	r1, [r3, #8]
				width = -width;
100022c4:	9b03      	ldr	r3, [sp, #12]
		int width = -1;
100022c6:	425b      	negs	r3, r3
100022c8:	e177      	b.n	100025ba <z_cbvprintf_impl+0x362>
100022ca:	2200      	movs	r2, #0
		switch (*sp) {
100022cc:	2601      	movs	r6, #1
100022ce:	0015      	movs	r5, r2
100022d0:	0010      	movs	r0, r2
100022d2:	4694      	mov	ip, r2
100022d4:	9203      	str	r2, [sp, #12]
100022d6:	9b07      	ldr	r3, [sp, #28]
100022d8:	781b      	ldrb	r3, [r3, #0]
100022da:	2b2b      	cmp	r3, #43	; 0x2b
100022dc:	d06f      	beq.n	100023be <z_cbvprintf_impl+0x166>
100022de:	d868      	bhi.n	100023b2 <z_cbvprintf_impl+0x15a>
100022e0:	2b20      	cmp	r3, #32
100022e2:	d071      	beq.n	100023c8 <z_cbvprintf_impl+0x170>
100022e4:	2b23      	cmp	r3, #35	; 0x23
100022e6:	d071      	beq.n	100023cc <z_cbvprintf_impl+0x174>
100022e8:	2a00      	cmp	r2, #0
100022ea:	d005      	beq.n	100022f8 <z_cbvprintf_impl+0xa0>
100022ec:	ae12      	add	r6, sp, #72	; 0x48
100022ee:	7a32      	ldrb	r2, [r6, #8]
100022f0:	0011      	movs	r1, r2
100022f2:	2240      	movs	r2, #64	; 0x40
100022f4:	430a      	orrs	r2, r1
100022f6:	7232      	strb	r2, [r6, #8]
100022f8:	2d00      	cmp	r5, #0
100022fa:	d004      	beq.n	10002306 <z_cbvprintf_impl+0xae>
100022fc:	2220      	movs	r2, #32
100022fe:	ad12      	add	r5, sp, #72	; 0x48
10002300:	7a2e      	ldrb	r6, [r5, #8]
10002302:	4332      	orrs	r2, r6
10002304:	722a      	strb	r2, [r5, #8]
10002306:	2800      	cmp	r0, #0
10002308:	d004      	beq.n	10002314 <z_cbvprintf_impl+0xbc>
1000230a:	2210      	movs	r2, #16
1000230c:	a812      	add	r0, sp, #72	; 0x48
1000230e:	7a05      	ldrb	r5, [r0, #8]
10002310:	432a      	orrs	r2, r5
10002312:	7202      	strb	r2, [r0, #8]
10002314:	9a03      	ldr	r2, [sp, #12]
10002316:	2a00      	cmp	r2, #0
10002318:	d004      	beq.n	10002324 <z_cbvprintf_impl+0xcc>
1000231a:	2208      	movs	r2, #8
1000231c:	a912      	add	r1, sp, #72	; 0x48
1000231e:	7a08      	ldrb	r0, [r1, #8]
10002320:	4302      	orrs	r2, r0
10002322:	720a      	strb	r2, [r1, #8]
10002324:	4662      	mov	r2, ip
10002326:	2a00      	cmp	r2, #0
10002328:	d004      	beq.n	10002334 <z_cbvprintf_impl+0xdc>
1000232a:	2204      	movs	r2, #4
1000232c:	a912      	add	r1, sp, #72	; 0x48
1000232e:	7a08      	ldrb	r0, [r1, #8]
10002330:	4302      	orrs	r2, r0
10002332:	720a      	strb	r2, [r1, #8]
	if (conv->flag_zero && conv->flag_dash) {
10002334:	2144      	movs	r1, #68	; 0x44
10002336:	a812      	add	r0, sp, #72	; 0x48
10002338:	7a02      	ldrb	r2, [r0, #8]
1000233a:	4011      	ands	r1, r2
1000233c:	2944      	cmp	r1, #68	; 0x44
1000233e:	d102      	bne.n	10002346 <z_cbvprintf_impl+0xee>
		conv->flag_zero = false;
10002340:	2140      	movs	r1, #64	; 0x40
10002342:	438a      	bics	r2, r1
10002344:	7202      	strb	r2, [r0, #8]
	conv->width_present = true;
10002346:	2280      	movs	r2, #128	; 0x80
10002348:	7a01      	ldrb	r1, [r0, #8]
1000234a:	4252      	negs	r2, r2
1000234c:	430a      	orrs	r2, r1
1000234e:	7202      	strb	r2, [r0, #8]
	size_t val = 0;
10002350:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
10002352:	250a      	movs	r5, #10
10002354:	9a07      	ldr	r2, [sp, #28]
	if (*sp == '*') {
10002356:	2b2a      	cmp	r3, #42	; 0x2a
10002358:	d140      	bne.n	100023dc <z_cbvprintf_impl+0x184>
		conv->width_star = true;
1000235a:	7a41      	ldrb	r1, [r0, #9]
1000235c:	3b29      	subs	r3, #41	; 0x29
1000235e:	430b      	orrs	r3, r1
		return ++sp;
10002360:	3201      	adds	r2, #1
		conv->width_star = true;
10002362:	7243      	strb	r3, [r0, #9]
	conv->prec_present = (*sp == '.');
10002364:	7815      	ldrb	r5, [r2, #0]
10002366:	2602      	movs	r6, #2
10002368:	0029      	movs	r1, r5
1000236a:	392e      	subs	r1, #46	; 0x2e
1000236c:	424b      	negs	r3, r1
1000236e:	4159      	adcs	r1, r3
10002370:	a812      	add	r0, sp, #72	; 0x48
10002372:	7a43      	ldrb	r3, [r0, #9]
10002374:	0049      	lsls	r1, r1, #1
10002376:	43b3      	bics	r3, r6
10002378:	430b      	orrs	r3, r1
1000237a:	7243      	strb	r3, [r0, #9]
	if (!conv->prec_present) {
1000237c:	2d2e      	cmp	r5, #46	; 0x2e
1000237e:	d145      	bne.n	1000240c <z_cbvprintf_impl+0x1b4>
	if (*sp == '*') {
10002380:	7853      	ldrb	r3, [r2, #1]
10002382:	2b2a      	cmp	r3, #42	; 0x2a
10002384:	d03d      	beq.n	10002402 <z_cbvprintf_impl+0x1aa>
	size_t val = 0;
10002386:	2300      	movs	r3, #0
	++sp;
10002388:	3201      	adds	r2, #1
		val = 10U * val + *sp++ - '0';
1000238a:	3608      	adds	r6, #8
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
1000238c:	7811      	ldrb	r1, [r2, #0]
1000238e:	1c55      	adds	r5, r2, #1
10002390:	0008      	movs	r0, r1
10002392:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
10002394:	2809      	cmp	r0, #9
10002396:	d963      	bls.n	10002460 <z_cbvprintf_impl+0x208>
	conv->prec_value = prec;
10002398:	a912      	add	r1, sp, #72	; 0x48
1000239a:	9316      	str	r3, [sp, #88]	; 0x58
	conv->unsupported |= ((conv->prec_value < 0)
1000239c:	7a0d      	ldrb	r5, [r1, #8]
1000239e:	07a8      	lsls	r0, r5, #30
100023a0:	4318      	orrs	r0, r3
100023a2:	2302      	movs	r3, #2
100023a4:	439d      	bics	r5, r3
100023a6:	002b      	movs	r3, r5
100023a8:	0fc0      	lsrs	r0, r0, #31
100023aa:	0040      	lsls	r0, r0, #1
100023ac:	4303      	orrs	r3, r0
100023ae:	720b      	strb	r3, [r1, #8]
	return sp;
100023b0:	e02c      	b.n	1000240c <z_cbvprintf_impl+0x1b4>
		switch (*sp) {
100023b2:	2b2d      	cmp	r3, #45	; 0x2d
100023b4:	d00c      	beq.n	100023d0 <z_cbvprintf_impl+0x178>
100023b6:	2b30      	cmp	r3, #48	; 0x30
100023b8:	d196      	bne.n	100022e8 <z_cbvprintf_impl+0x90>
100023ba:	0032      	movs	r2, r6
100023bc:	e000      	b.n	100023c0 <z_cbvprintf_impl+0x168>
100023be:	9603      	str	r6, [sp, #12]
			++sp;
100023c0:	9b07      	ldr	r3, [sp, #28]
100023c2:	3301      	adds	r3, #1
100023c4:	9307      	str	r3, [sp, #28]
	} while (loop);
100023c6:	e786      	b.n	100022d6 <z_cbvprintf_impl+0x7e>
		switch (*sp) {
100023c8:	0030      	movs	r0, r6
100023ca:	e7f9      	b.n	100023c0 <z_cbvprintf_impl+0x168>
100023cc:	0035      	movs	r5, r6
100023ce:	e7f7      	b.n	100023c0 <z_cbvprintf_impl+0x168>
100023d0:	46b4      	mov	ip, r6
100023d2:	e7f5      	b.n	100023c0 <z_cbvprintf_impl+0x168>
		val = 10U * val + *sp++ - '0';
100023d4:	0032      	movs	r2, r6
100023d6:	4369      	muls	r1, r5
100023d8:	3930      	subs	r1, #48	; 0x30
100023da:	1859      	adds	r1, r3, r1
100023dc:	7813      	ldrb	r3, [r2, #0]
100023de:	1c56      	adds	r6, r2, #1
100023e0:	0018      	movs	r0, r3
100023e2:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
100023e4:	2809      	cmp	r0, #9
100023e6:	d9f5      	bls.n	100023d4 <z_cbvprintf_impl+0x17c>
	if (sp != wp) {
100023e8:	9b07      	ldr	r3, [sp, #28]
100023ea:	4293      	cmp	r3, r2
100023ec:	d0ba      	beq.n	10002364 <z_cbvprintf_impl+0x10c>
		conv->unsupported |= ((conv->width_value < 0)
100023ee:	2502      	movs	r5, #2
		conv->width_value = width;
100023f0:	ab12      	add	r3, sp, #72	; 0x48
		conv->unsupported |= ((conv->width_value < 0)
100023f2:	7a18      	ldrb	r0, [r3, #8]
		conv->width_value = width;
100023f4:	9115      	str	r1, [sp, #84]	; 0x54
		conv->unsupported |= ((conv->width_value < 0)
100023f6:	0fc9      	lsrs	r1, r1, #31
100023f8:	0049      	lsls	r1, r1, #1
100023fa:	43a8      	bics	r0, r5
100023fc:	4301      	orrs	r1, r0
100023fe:	7219      	strb	r1, [r3, #8]
10002400:	e7b0      	b.n	10002364 <z_cbvprintf_impl+0x10c>
		conv->prec_star = true;
10002402:	2304      	movs	r3, #4
10002404:	7a41      	ldrb	r1, [r0, #9]
		return ++sp;
10002406:	3202      	adds	r2, #2
		conv->prec_star = true;
10002408:	430b      	orrs	r3, r1
1000240a:	7243      	strb	r3, [r0, #9]
	switch (*sp) {
1000240c:	7811      	ldrb	r1, [r2, #0]
1000240e:	ab12      	add	r3, sp, #72	; 0x48
10002410:	296c      	cmp	r1, #108	; 0x6c
10002412:	d045      	beq.n	100024a0 <z_cbvprintf_impl+0x248>
10002414:	d829      	bhi.n	1000246a <z_cbvprintf_impl+0x212>
10002416:	2968      	cmp	r1, #104	; 0x68
10002418:	d030      	beq.n	1000247c <z_cbvprintf_impl+0x224>
1000241a:	296a      	cmp	r1, #106	; 0x6a
1000241c:	d04c      	beq.n	100024b8 <z_cbvprintf_impl+0x260>
1000241e:	294c      	cmp	r1, #76	; 0x4c
10002420:	d054      	beq.n	100024cc <z_cbvprintf_impl+0x274>
	conv->specifier = *sp++;
10002422:	7811      	ldrb	r1, [r2, #0]
10002424:	1c53      	adds	r3, r2, #1
10002426:	aa12      	add	r2, sp, #72	; 0x48
10002428:	9307      	str	r3, [sp, #28]
1000242a:	72d1      	strb	r1, [r2, #11]
		if (conv->length_mod == LENGTH_UPPER_L) {
1000242c:	7a53      	ldrb	r3, [r2, #9]
	switch (conv->specifier) {
1000242e:	2978      	cmp	r1, #120	; 0x78
10002430:	d900      	bls.n	10002434 <z_cbvprintf_impl+0x1dc>
10002432:	e0b9      	b.n	100025a8 <z_cbvprintf_impl+0x350>
10002434:	296d      	cmp	r1, #109	; 0x6d
10002436:	d850      	bhi.n	100024da <z_cbvprintf_impl+0x282>
10002438:	2969      	cmp	r1, #105	; 0x69
1000243a:	d900      	bls.n	1000243e <z_cbvprintf_impl+0x1e6>
1000243c:	e0b4      	b.n	100025a8 <z_cbvprintf_impl+0x350>
1000243e:	2957      	cmp	r1, #87	; 0x57
10002440:	d866      	bhi.n	10002510 <z_cbvprintf_impl+0x2b8>
10002442:	2941      	cmp	r1, #65	; 0x41
10002444:	d003      	beq.n	1000244e <z_cbvprintf_impl+0x1f6>
10002446:	3945      	subs	r1, #69	; 0x45
10002448:	2902      	cmp	r1, #2
1000244a:	d900      	bls.n	1000244e <z_cbvprintf_impl+0x1f6>
1000244c:	e0ac      	b.n	100025a8 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_FP;
1000244e:	2307      	movs	r3, #7
10002450:	a912      	add	r1, sp, #72	; 0x48
10002452:	7a8a      	ldrb	r2, [r1, #10]
10002454:	439a      	bics	r2, r3
10002456:	3b03      	subs	r3, #3
10002458:	4313      	orrs	r3, r2
1000245a:	728b      	strb	r3, [r1, #10]
			unsupported = true;
1000245c:	2301      	movs	r3, #1
			break;
1000245e:	e073      	b.n	10002548 <z_cbvprintf_impl+0x2f0>
		val = 10U * val + *sp++ - '0';
10002460:	4373      	muls	r3, r6
10002462:	3b30      	subs	r3, #48	; 0x30
10002464:	002a      	movs	r2, r5
10002466:	185b      	adds	r3, r3, r1
10002468:	e790      	b.n	1000238c <z_cbvprintf_impl+0x134>
	switch (*sp) {
1000246a:	2974      	cmp	r1, #116	; 0x74
1000246c:	d029      	beq.n	100024c2 <z_cbvprintf_impl+0x26a>
1000246e:	297a      	cmp	r1, #122	; 0x7a
10002470:	d1d7      	bne.n	10002422 <z_cbvprintf_impl+0x1ca>
		conv->length_mod = LENGTH_Z;
10002472:	2178      	movs	r1, #120	; 0x78
10002474:	7a58      	ldrb	r0, [r3, #9]
10002476:	4388      	bics	r0, r1
10002478:	3948      	subs	r1, #72	; 0x48
1000247a:	e00d      	b.n	10002498 <z_cbvprintf_impl+0x240>
		if (*++sp == 'h') {
1000247c:	7850      	ldrb	r0, [r2, #1]
1000247e:	2178      	movs	r1, #120	; 0x78
10002480:	2868      	cmp	r0, #104	; 0x68
10002482:	d106      	bne.n	10002492 <z_cbvprintf_impl+0x23a>
			conv->length_mod = LENGTH_HH;
10002484:	7a58      	ldrb	r0, [r3, #9]
10002486:	4388      	bics	r0, r1
10002488:	3970      	subs	r1, #112	; 0x70
			conv->length_mod = LENGTH_LL;
1000248a:	4301      	orrs	r1, r0
1000248c:	7259      	strb	r1, [r3, #9]
			++sp;
1000248e:	3202      	adds	r2, #2
10002490:	e7c7      	b.n	10002422 <z_cbvprintf_impl+0x1ca>
			conv->length_mod = LENGTH_H;
10002492:	7a58      	ldrb	r0, [r3, #9]
10002494:	4388      	bics	r0, r1
10002496:	2110      	movs	r1, #16
10002498:	4301      	orrs	r1, r0
1000249a:	7259      	strb	r1, [r3, #9]
		if (*++sp == 'h') {
1000249c:	3201      	adds	r2, #1
1000249e:	e7c0      	b.n	10002422 <z_cbvprintf_impl+0x1ca>
		if (*++sp == 'l') {
100024a0:	7850      	ldrb	r0, [r2, #1]
100024a2:	2178      	movs	r1, #120	; 0x78
100024a4:	286c      	cmp	r0, #108	; 0x6c
100024a6:	d103      	bne.n	100024b0 <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_LL;
100024a8:	7a58      	ldrb	r0, [r3, #9]
100024aa:	4388      	bics	r0, r1
100024ac:	3958      	subs	r1, #88	; 0x58
100024ae:	e7ec      	b.n	1000248a <z_cbvprintf_impl+0x232>
			conv->length_mod = LENGTH_L;
100024b0:	7a58      	ldrb	r0, [r3, #9]
100024b2:	4388      	bics	r0, r1
100024b4:	2118      	movs	r1, #24
100024b6:	e7ef      	b.n	10002498 <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_J;
100024b8:	2178      	movs	r1, #120	; 0x78
100024ba:	7a58      	ldrb	r0, [r3, #9]
100024bc:	4388      	bics	r0, r1
100024be:	3950      	subs	r1, #80	; 0x50
100024c0:	e7ea      	b.n	10002498 <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_T;
100024c2:	2178      	movs	r1, #120	; 0x78
100024c4:	7a58      	ldrb	r0, [r3, #9]
100024c6:	4388      	bics	r0, r1
100024c8:	3940      	subs	r1, #64	; 0x40
100024ca:	e7e5      	b.n	10002498 <z_cbvprintf_impl+0x240>
		conv->unsupported = true;
100024cc:	8918      	ldrh	r0, [r3, #8]
100024ce:	49a5      	ldr	r1, [pc, #660]	; (10002764 <z_cbvprintf_impl+0x50c>)
100024d0:	4008      	ands	r0, r1
100024d2:	49a5      	ldr	r1, [pc, #660]	; (10002768 <z_cbvprintf_impl+0x510>)
100024d4:	4301      	orrs	r1, r0
100024d6:	8119      	strh	r1, [r3, #8]
		break;
100024d8:	e7e0      	b.n	1000249c <z_cbvprintf_impl+0x244>
100024da:	2001      	movs	r0, #1
100024dc:	0005      	movs	r5, r0
	switch (conv->specifier) {
100024de:	396e      	subs	r1, #110	; 0x6e
100024e0:	b2c9      	uxtb	r1, r1
100024e2:	408d      	lsls	r5, r1
100024e4:	0029      	movs	r1, r5
100024e6:	4da1      	ldr	r5, [pc, #644]	; (1000276c <z_cbvprintf_impl+0x514>)
100024e8:	4229      	tst	r1, r5
100024ea:	d138      	bne.n	1000255e <z_cbvprintf_impl+0x306>
100024ec:	2524      	movs	r5, #36	; 0x24
100024ee:	4229      	tst	r1, r5
100024f0:	d151      	bne.n	10002596 <z_cbvprintf_impl+0x33e>
100024f2:	4201      	tst	r1, r0
100024f4:	d058      	beq.n	100025a8 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_PTR;
100024f6:	2107      	movs	r1, #7
100024f8:	7a90      	ldrb	r0, [r2, #10]
100024fa:	4388      	bics	r0, r1
100024fc:	3904      	subs	r1, #4
100024fe:	4301      	orrs	r1, r0
10002500:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
10002502:	2278      	movs	r2, #120	; 0x78
10002504:	4013      	ands	r3, r2
10002506:	3b40      	subs	r3, #64	; 0x40
10002508:	425a      	negs	r2, r3
1000250a:	4153      	adcs	r3, r2
		if (conv->length_mod != LENGTH_NONE) {
1000250c:	b2db      	uxtb	r3, r3
1000250e:	e01b      	b.n	10002548 <z_cbvprintf_impl+0x2f0>
10002510:	2001      	movs	r0, #1
	switch (conv->specifier) {
10002512:	000d      	movs	r5, r1
10002514:	0006      	movs	r6, r0
10002516:	3d58      	subs	r5, #88	; 0x58
10002518:	b2ed      	uxtb	r5, r5
1000251a:	40ae      	lsls	r6, r5
1000251c:	0035      	movs	r5, r6
1000251e:	26e2      	movs	r6, #226	; 0xe2
10002520:	0236      	lsls	r6, r6, #8
10002522:	4235      	tst	r5, r6
10002524:	d193      	bne.n	1000244e <z_cbvprintf_impl+0x1f6>
10002526:	4e92      	ldr	r6, [pc, #584]	; (10002770 <z_cbvprintf_impl+0x518>)
10002528:	4235      	tst	r5, r6
1000252a:	d122      	bne.n	10002572 <z_cbvprintf_impl+0x31a>
1000252c:	2184      	movs	r1, #132	; 0x84
1000252e:	0289      	lsls	r1, r1, #10
10002530:	420d      	tst	r5, r1
10002532:	d039      	beq.n	100025a8 <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_SINT;
10002534:	2507      	movs	r5, #7
10002536:	7a91      	ldrb	r1, [r2, #10]
10002538:	43a9      	bics	r1, r5
1000253a:	4301      	orrs	r1, r0
1000253c:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
1000253e:	2178      	movs	r1, #120	; 0x78
10002540:	400b      	ands	r3, r1
10002542:	2b40      	cmp	r3, #64	; 0x40
10002544:	d011      	beq.n	1000256a <z_cbvprintf_impl+0x312>
	bool unsupported = false;
10002546:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
10002548:	aa12      	add	r2, sp, #72	; 0x48
1000254a:	7a11      	ldrb	r1, [r2, #8]
1000254c:	0788      	lsls	r0, r1, #30
1000254e:	0fc0      	lsrs	r0, r0, #31
10002550:	4303      	orrs	r3, r0
10002552:	2002      	movs	r0, #2
10002554:	005b      	lsls	r3, r3, #1
10002556:	4381      	bics	r1, r0
10002558:	4319      	orrs	r1, r3
1000255a:	7211      	strb	r1, [r2, #8]
	return sp;
1000255c:	e6a4      	b.n	100022a8 <z_cbvprintf_impl+0x50>
		conv->specifier_cat = SPECIFIER_UINT;
1000255e:	2107      	movs	r1, #7
10002560:	7a95      	ldrb	r5, [r2, #10]
10002562:	438d      	bics	r5, r1
10002564:	3905      	subs	r1, #5
10002566:	4329      	orrs	r1, r5
10002568:	e7e8      	b.n	1000253c <z_cbvprintf_impl+0x2e4>
			conv->invalid = true;
1000256a:	7a13      	ldrb	r3, [r2, #8]
1000256c:	4303      	orrs	r3, r0
		conv->invalid = true;
1000256e:	7213      	strb	r3, [r2, #8]
		break;
10002570:	e7e9      	b.n	10002546 <z_cbvprintf_impl+0x2ee>
		conv->specifier_cat = SPECIFIER_UINT;
10002572:	2507      	movs	r5, #7
10002574:	7a96      	ldrb	r6, [r2, #10]
10002576:	43ae      	bics	r6, r5
10002578:	3d05      	subs	r5, #5
1000257a:	4335      	orrs	r5, r6
1000257c:	7295      	strb	r5, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
1000257e:	2578      	movs	r5, #120	; 0x78
10002580:	402b      	ands	r3, r5
10002582:	2b40      	cmp	r3, #64	; 0x40
10002584:	d102      	bne.n	1000258c <z_cbvprintf_impl+0x334>
			conv->invalid = true;
10002586:	7a15      	ldrb	r5, [r2, #8]
10002588:	4328      	orrs	r0, r5
1000258a:	7210      	strb	r0, [r2, #8]
		if (conv->specifier == 'c') {
1000258c:	2963      	cmp	r1, #99	; 0x63
1000258e:	d1da      	bne.n	10002546 <z_cbvprintf_impl+0x2ee>
		if (conv->length_mod != LENGTH_NONE) {
10002590:	1e5a      	subs	r2, r3, #1
10002592:	4193      	sbcs	r3, r2
10002594:	e7ba      	b.n	1000250c <z_cbvprintf_impl+0x2b4>
		conv->specifier_cat = SPECIFIER_PTR;
10002596:	2107      	movs	r1, #7
10002598:	7a90      	ldrb	r0, [r2, #10]
1000259a:	4388      	bics	r0, r1
1000259c:	3904      	subs	r1, #4
1000259e:	4301      	orrs	r1, r0
100025a0:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod != LENGTH_NONE) {
100025a2:	2278      	movs	r2, #120	; 0x78
100025a4:	4013      	ands	r3, r2
100025a6:	e7f3      	b.n	10002590 <z_cbvprintf_impl+0x338>
		conv->invalid = true;
100025a8:	2301      	movs	r3, #1
100025aa:	aa12      	add	r2, sp, #72	; 0x48
100025ac:	7a11      	ldrb	r1, [r2, #8]
100025ae:	430b      	orrs	r3, r1
100025b0:	e7dd      	b.n	1000256e <z_cbvprintf_impl+0x316>
		} else if (conv->width_present) {
100025b2:	7a19      	ldrb	r1, [r3, #8]
100025b4:	297f      	cmp	r1, #127	; 0x7f
100025b6:	d90f      	bls.n	100025d8 <z_cbvprintf_impl+0x380>
			width = conv->width_value;
100025b8:	68db      	ldr	r3, [r3, #12]
		int width = -1;
100025ba:	9303      	str	r3, [sp, #12]
		if (conv->prec_star) {
100025bc:	ab12      	add	r3, sp, #72	; 0x48
100025be:	0751      	lsls	r1, r2, #29
100025c0:	d50c      	bpl.n	100025dc <z_cbvprintf_impl+0x384>
			int arg = va_arg(ap, int);
100025c2:	cc04      	ldmia	r4!, {r2}
100025c4:	9206      	str	r2, [sp, #24]
			if (arg < 0) {
100025c6:	2a00      	cmp	r2, #0
100025c8:	da0c      	bge.n	100025e4 <z_cbvprintf_impl+0x38c>
				conv->prec_present = false;
100025ca:	2102      	movs	r1, #2
100025cc:	7a5a      	ldrb	r2, [r3, #9]
100025ce:	438a      	bics	r2, r1
100025d0:	725a      	strb	r2, [r3, #9]
		int precision = -1;
100025d2:	2301      	movs	r3, #1
100025d4:	425b      	negs	r3, r3
100025d6:	e004      	b.n	100025e2 <z_cbvprintf_impl+0x38a>
		int width = -1;
100025d8:	2301      	movs	r3, #1
100025da:	e674      	b.n	100022c6 <z_cbvprintf_impl+0x6e>
		} else if (conv->prec_present) {
100025dc:	0792      	lsls	r2, r2, #30
100025de:	d5f8      	bpl.n	100025d2 <z_cbvprintf_impl+0x37a>
			precision = conv->prec_value;
100025e0:	691b      	ldr	r3, [r3, #16]
		int precision = -1;
100025e2:	9306      	str	r3, [sp, #24]
		conv->pad0_value = 0;
100025e4:	2500      	movs	r5, #0
100025e6:	a912      	add	r1, sp, #72	; 0x48
			= (enum specifier_cat_enum)conv->specifier_cat;
100025e8:	7a8b      	ldrb	r3, [r1, #10]
			= (enum length_mod_enum)conv->length_mod;
100025ea:	7a4a      	ldrb	r2, [r1, #9]
			= (enum specifier_cat_enum)conv->specifier_cat;
100025ec:	075b      	lsls	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
100025ee:	0652      	lsls	r2, r2, #25
		enum specifier_cat_enum specifier_cat
100025f0:	0f5b      	lsrs	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
100025f2:	0f12      	lsrs	r2, r2, #28
		conv->pad0_value = 0;
100025f4:	60cd      	str	r5, [r1, #12]
		conv->pad0_pre_exp = 0;
100025f6:	610d      	str	r5, [r1, #16]
		if (specifier_cat == SPECIFIER_SINT) {
100025f8:	2b01      	cmp	r3, #1
100025fa:	d130      	bne.n	1000265e <z_cbvprintf_impl+0x406>
			switch (length_mod) {
100025fc:	1ed0      	subs	r0, r2, #3
100025fe:	2804      	cmp	r0, #4
10002600:	d804      	bhi.n	1000260c <z_cbvprintf_impl+0x3b4>
10002602:	f7fd fdd1 	bl	100001a8 <__gnu_thumb1_case_uqi>
10002606:	450e      	.short	0x450e
10002608:	0e45      	.short	0x0e45
1000260a:	0e          	.byte	0x0e
1000260b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
1000260c:	6823      	ldr	r3, [r4, #0]
1000260e:	17d8      	asrs	r0, r3, #31
10002610:	9312      	str	r3, [sp, #72]	; 0x48
10002612:	6048      	str	r0, [r1, #4]
			if (length_mod == LENGTH_HH) {
10002614:	2a01      	cmp	r2, #1
10002616:	d109      	bne.n	1000262c <z_cbvprintf_impl+0x3d4>
				value->sint = (signed char)value->sint;
10002618:	b25b      	sxtb	r3, r3
				value->sint = (short)value->sint;
1000261a:	9312      	str	r3, [sp, #72]	; 0x48
1000261c:	17db      	asrs	r3, r3, #31
1000261e:	604b      	str	r3, [r1, #4]
10002620:	e006      	b.n	10002630 <z_cbvprintf_impl+0x3d8>
					(sint_value_type)va_arg(ap, ptrdiff_t);
10002622:	cc08      	ldmia	r4!, {r3}
10002624:	9312      	str	r3, [sp, #72]	; 0x48
10002626:	17db      	asrs	r3, r3, #31
					(uint_value_type)va_arg(ap, size_t);
10002628:	604b      	str	r3, [r1, #4]
			} else if (length_mod == LENGTH_H) {
1000262a:	e002      	b.n	10002632 <z_cbvprintf_impl+0x3da>
			} else if (length_mod == LENGTH_H) {
1000262c:	2a02      	cmp	r2, #2
1000262e:	d014      	beq.n	1000265a <z_cbvprintf_impl+0x402>
				value->sint = va_arg(ap, int);
10002630:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
10002632:	a912      	add	r1, sp, #72	; 0x48
10002634:	7a0b      	ldrb	r3, [r1, #8]
10002636:	2003      	movs	r0, #3
10002638:	001d      	movs	r5, r3
1000263a:	4005      	ands	r5, r0
1000263c:	4203      	tst	r3, r0
1000263e:	d045      	beq.n	100026cc <z_cbvprintf_impl+0x474>
			OUTS(sp, fp);
10002640:	9b07      	ldr	r3, [sp, #28]
10002642:	9a08      	ldr	r2, [sp, #32]
10002644:	9905      	ldr	r1, [sp, #20]
10002646:	9804      	ldr	r0, [sp, #16]
10002648:	f002 fd93 	bl	10005172 <outs>
1000264c:	2800      	cmp	r0, #0
1000264e:	da00      	bge.n	10002652 <z_cbvprintf_impl+0x3fa>
10002650:	e137      	b.n	100028c2 <z_cbvprintf_impl+0x66a>
10002652:	183f      	adds	r7, r7, r0
			continue;
10002654:	9b07      	ldr	r3, [sp, #28]
10002656:	9308      	str	r3, [sp, #32]
10002658:	e605      	b.n	10002266 <z_cbvprintf_impl+0xe>
				value->sint = (short)value->sint;
1000265a:	b21b      	sxth	r3, r3
1000265c:	e7dd      	b.n	1000261a <z_cbvprintf_impl+0x3c2>
		} else if (specifier_cat == SPECIFIER_UINT) {
1000265e:	2b02      	cmp	r3, #2
10002660:	d125      	bne.n	100026ae <z_cbvprintf_impl+0x456>
			switch (length_mod) {
10002662:	1ed0      	subs	r0, r2, #3
10002664:	2804      	cmp	r0, #4
10002666:	d804      	bhi.n	10002672 <z_cbvprintf_impl+0x41a>
10002668:	f7fd fd9e 	bl	100001a8 <__gnu_thumb1_case_uqi>
1000266c:	1912120d 	.word	0x1912120d
10002670:	19          	.byte	0x19
10002671:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
10002672:	cc08      	ldmia	r4!, {r3}
			if (length_mod == LENGTH_HH) {
10002674:	2a01      	cmp	r2, #1
10002676:	d016      	beq.n	100026a6 <z_cbvprintf_impl+0x44e>
				value->uint = va_arg(ap, unsigned int);
10002678:	9312      	str	r3, [sp, #72]	; 0x48
1000267a:	604d      	str	r5, [r1, #4]
				value->uint = (unsigned short)value->uint;
1000267c:	b29b      	uxth	r3, r3
			} else if (length_mod == LENGTH_H) {
1000267e:	2a02      	cmp	r2, #2
10002680:	d1d7      	bne.n	10002632 <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
10002682:	9312      	str	r3, [sp, #72]	; 0x48
10002684:	e7d5      	b.n	10002632 <z_cbvprintf_impl+0x3da>
					value->uint = (wchar_t)va_arg(ap,
10002686:	cc08      	ldmia	r4!, {r3}
10002688:	9312      	str	r3, [sp, #72]	; 0x48
1000268a:	2300      	movs	r3, #0
1000268c:	9313      	str	r3, [sp, #76]	; 0x4c
1000268e:	e7d0      	b.n	10002632 <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap,
10002690:	2307      	movs	r3, #7
10002692:	3407      	adds	r4, #7
10002694:	439c      	bics	r4, r3
				value->uint =
10002696:	cc03      	ldmia	r4!, {r0, r1}
10002698:	9012      	str	r0, [sp, #72]	; 0x48
1000269a:	9113      	str	r1, [sp, #76]	; 0x4c
			if (length_mod == LENGTH_HH) {
1000269c:	e7c9      	b.n	10002632 <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap, size_t);
1000269e:	cc08      	ldmia	r4!, {r3}
100026a0:	9312      	str	r3, [sp, #72]	; 0x48
100026a2:	2300      	movs	r3, #0
100026a4:	e7c0      	b.n	10002628 <z_cbvprintf_impl+0x3d0>
				value->uint = (unsigned char)value->uint;
100026a6:	b2db      	uxtb	r3, r3
100026a8:	9312      	str	r3, [sp, #72]	; 0x48
100026aa:	604d      	str	r5, [r1, #4]
100026ac:	e7c1      	b.n	10002632 <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_FP) {
100026ae:	2b04      	cmp	r3, #4
100026b0:	d108      	bne.n	100026c4 <z_cbvprintf_impl+0x46c>
					(sint_value_type)va_arg(ap, long long);
100026b2:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
100026b4:	3303      	adds	r3, #3
100026b6:	439c      	bics	r4, r3
100026b8:	6820      	ldr	r0, [r4, #0]
100026ba:	6861      	ldr	r1, [r4, #4]
100026bc:	3408      	adds	r4, #8
100026be:	9012      	str	r0, [sp, #72]	; 0x48
100026c0:	9113      	str	r1, [sp, #76]	; 0x4c
100026c2:	e7b6      	b.n	10002632 <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_PTR) {
100026c4:	2b03      	cmp	r3, #3
100026c6:	d1b4      	bne.n	10002632 <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
100026c8:	cc08      	ldmia	r4!, {r3}
100026ca:	e7da      	b.n	10002682 <z_cbvprintf_impl+0x42a>
		switch (conv->specifier) {
100026cc:	7ac8      	ldrb	r0, [r1, #11]
100026ce:	2878      	cmp	r0, #120	; 0x78
100026d0:	d8c0      	bhi.n	10002654 <z_cbvprintf_impl+0x3fc>
100026d2:	2862      	cmp	r0, #98	; 0x62
100026d4:	d82b      	bhi.n	1000272e <z_cbvprintf_impl+0x4d6>
100026d6:	2825      	cmp	r0, #37	; 0x25
100026d8:	d100      	bne.n	100026dc <z_cbvprintf_impl+0x484>
100026da:	e5cf      	b.n	1000227c <z_cbvprintf_impl+0x24>
100026dc:	2858      	cmp	r0, #88	; 0x58
100026de:	d1b9      	bne.n	10002654 <z_cbvprintf_impl+0x3fc>
			bps = encode_uint(value->uint, conv, buf, bpe);
100026e0:	9812      	ldr	r0, [sp, #72]	; 0x48
100026e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
100026e4:	231e      	movs	r3, #30
100026e6:	aa0a      	add	r2, sp, #40	; 0x28
100026e8:	189b      	adds	r3, r3, r2
100026ea:	9300      	str	r3, [sp, #0]
100026ec:	aa14      	add	r2, sp, #80	; 0x50
100026ee:	ab0c      	add	r3, sp, #48	; 0x30
100026f0:	f002 fcf2 	bl	100050d8 <encode_uint>
			if (precision >= 0) {
100026f4:	9b06      	ldr	r3, [sp, #24]
			bps = encode_uint(value->uint, conv, buf, bpe);
100026f6:	0006      	movs	r6, r0
			if (precision >= 0) {
100026f8:	2b00      	cmp	r3, #0
100026fa:	db0d      	blt.n	10002718 <z_cbvprintf_impl+0x4c0>
				size_t len = bpe - bps;
100026fc:	231e      	movs	r3, #30
				conv->flag_zero = false;
100026fe:	2040      	movs	r0, #64	; 0x40
				size_t len = bpe - bps;
10002700:	aa0a      	add	r2, sp, #40	; 0x28
10002702:	189b      	adds	r3, r3, r2
				conv->flag_zero = false;
10002704:	aa12      	add	r2, sp, #72	; 0x48
10002706:	7a11      	ldrb	r1, [r2, #8]
				size_t len = bpe - bps;
10002708:	1b9b      	subs	r3, r3, r6
				conv->flag_zero = false;
1000270a:	4381      	bics	r1, r0
1000270c:	7211      	strb	r1, [r2, #8]
				if (len < (size_t)precision) {
1000270e:	9906      	ldr	r1, [sp, #24]
10002710:	4299      	cmp	r1, r3
10002712:	d901      	bls.n	10002718 <z_cbvprintf_impl+0x4c0>
					conv->pad0_value = precision - (int)len;
10002714:	1acb      	subs	r3, r1, r3
10002716:	9315      	str	r3, [sp, #84]	; 0x54
		if (bps == NULL) {
10002718:	2e00      	cmp	r6, #0
1000271a:	d09b      	beq.n	10002654 <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
1000271c:	231e      	movs	r3, #30
1000271e:	aa0a      	add	r2, sp, #40	; 0x28
10002720:	189b      	adds	r3, r3, r2
10002722:	1b98      	subs	r0, r3, r6
		if (sign != 0) {
10002724:	9306      	str	r3, [sp, #24]
10002726:	2d00      	cmp	r5, #0
10002728:	d032      	beq.n	10002790 <z_cbvprintf_impl+0x538>
			nj_len += 1U;
1000272a:	3001      	adds	r0, #1
1000272c:	e030      	b.n	10002790 <z_cbvprintf_impl+0x538>
		switch (conv->specifier) {
1000272e:	3863      	subs	r0, #99	; 0x63
10002730:	2815      	cmp	r0, #21
10002732:	d88f      	bhi.n	10002654 <z_cbvprintf_impl+0x3fc>
10002734:	f7fd fd42 	bl	100001bc <__gnu_thumb1_case_shi>
10002738:	0068005e 	.word	0x0068005e
1000273c:	ff8eff8e 	.word	0xff8eff8e
10002740:	ff8eff8e 	.word	0xff8eff8e
10002744:	ff8e0068 	.word	0xff8e0068
10002748:	ff8eff8e 	.word	0xff8eff8e
1000274c:	00a0ff8e 	.word	0x00a0ff8e
10002750:	007c007a 	.word	0x007c007a
10002754:	ff8eff8e 	.word	0xff8eff8e
10002758:	ff8e001e 	.word	0xff8e001e
1000275c:	ff8e007a 	.word	0xff8e007a
10002760:	007aff8e 	.word	0x007aff8e
10002764:	ffff87fd 	.word	0xffff87fd
10002768:	00004002 	.word	0x00004002
1000276c:	00000482 	.word	0x00000482
10002770:	00000801 	.word	0x00000801
			if (precision >= 0) {
10002774:	9b06      	ldr	r3, [sp, #24]
			bps = (const char *)value->ptr;
10002776:	9e12      	ldr	r6, [sp, #72]	; 0x48
			if (precision >= 0) {
10002778:	2b00      	cmp	r3, #0
1000277a:	db37      	blt.n	100027ec <z_cbvprintf_impl+0x594>
				len = strnlen(bps, precision);
1000277c:	0019      	movs	r1, r3
1000277e:	0030      	movs	r0, r6
10002780:	f002 fdc1 	bl	10005306 <strnlen>
			bpe = bps + len;
10002784:	1833      	adds	r3, r6, r0
		char sign = 0;
10002786:	2500      	movs	r5, #0
			bpe = bps + len;
10002788:	9306      	str	r3, [sp, #24]
		if (bps == NULL) {
1000278a:	2e00      	cmp	r6, #0
1000278c:	d100      	bne.n	10002790 <z_cbvprintf_impl+0x538>
1000278e:	e761      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		if (conv->altform_0c) {
10002790:	ab12      	add	r3, sp, #72	; 0x48
10002792:	7a9b      	ldrb	r3, [r3, #10]
10002794:	2210      	movs	r2, #16
10002796:	0019      	movs	r1, r3
10002798:	4011      	ands	r1, r2
1000279a:	910b      	str	r1, [sp, #44]	; 0x2c
1000279c:	4213      	tst	r3, r2
1000279e:	d100      	bne.n	100027a2 <z_cbvprintf_impl+0x54a>
100027a0:	e085      	b.n	100028ae <z_cbvprintf_impl+0x656>
			nj_len += 2U;
100027a2:	3002      	adds	r0, #2
		nj_len += conv->pad0_value;
100027a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
100027a6:	920a      	str	r2, [sp, #40]	; 0x28
100027a8:	1880      	adds	r0, r0, r2
		if (conv->pad_fp) {
100027aa:	065b      	lsls	r3, r3, #25
100027ac:	d501      	bpl.n	100027b2 <z_cbvprintf_impl+0x55a>
			nj_len += conv->pad0_pre_exp;
100027ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
100027b0:	18c0      	adds	r0, r0, r3
		if (width > 0) {
100027b2:	9b03      	ldr	r3, [sp, #12]
100027b4:	2b00      	cmp	r3, #0
100027b6:	dc00      	bgt.n	100027ba <z_cbvprintf_impl+0x562>
100027b8:	e094      	b.n	100028e4 <z_cbvprintf_impl+0x68c>
			width -= (int)nj_len;
100027ba:	1a1b      	subs	r3, r3, r0
100027bc:	9303      	str	r3, [sp, #12]
			if (!conv->flag_dash) {
100027be:	ab12      	add	r3, sp, #72	; 0x48
100027c0:	7a1b      	ldrb	r3, [r3, #8]
100027c2:	075a      	lsls	r2, r3, #29
100027c4:	0fd1      	lsrs	r1, r2, #31
100027c6:	9108      	str	r1, [sp, #32]
100027c8:	2a00      	cmp	r2, #0
100027ca:	da00      	bge.n	100027ce <z_cbvprintf_impl+0x576>
100027cc:	e08a      	b.n	100028e4 <z_cbvprintf_impl+0x68c>
				if (conv->flag_zero) {
100027ce:	065b      	lsls	r3, r3, #25
100027d0:	d400      	bmi.n	100027d4 <z_cbvprintf_impl+0x57c>
100027d2:	e078      	b.n	100028c6 <z_cbvprintf_impl+0x66e>
					if (sign != 0) {
100027d4:	2d00      	cmp	r5, #0
100027d6:	d007      	beq.n	100027e8 <z_cbvprintf_impl+0x590>
						OUTC(sign);
100027d8:	0028      	movs	r0, r5
100027da:	9905      	ldr	r1, [sp, #20]
100027dc:	9b04      	ldr	r3, [sp, #16]
100027de:	4798      	blx	r3
100027e0:	2800      	cmp	r0, #0
100027e2:	db6e      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
100027e4:	9d08      	ldr	r5, [sp, #32]
100027e6:	3701      	adds	r7, #1
					pad = '0';
100027e8:	2330      	movs	r3, #48	; 0x30
100027ea:	e06d      	b.n	100028c8 <z_cbvprintf_impl+0x670>
				len = strlen(bps);
100027ec:	0030      	movs	r0, r6
100027ee:	f002 fd82 	bl	100052f6 <strlen>
100027f2:	e7c7      	b.n	10002784 <z_cbvprintf_impl+0x52c>
			bpe = buf + 1;
100027f4:	2309      	movs	r3, #9
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
100027f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
100027f8:	ae0c      	add	r6, sp, #48	; 0x30
100027fa:	7032      	strb	r2, [r6, #0]
			bpe = buf + 1;
100027fc:	aa0a      	add	r2, sp, #40	; 0x28
100027fe:	189b      	adds	r3, r3, r2
		char sign = 0;
10002800:	2500      	movs	r5, #0
		size_t nj_len = (bpe - bps);
10002802:	2001      	movs	r0, #1
			bpe = buf + 1;
10002804:	9306      	str	r3, [sp, #24]
10002806:	e7c3      	b.n	10002790 <z_cbvprintf_impl+0x538>
				sign = '+';
10002808:	252b      	movs	r5, #43	; 0x2b
			if (conv->flag_plus) {
1000280a:	071a      	lsls	r2, r3, #28
1000280c:	d402      	bmi.n	10002814 <z_cbvprintf_impl+0x5bc>
			} else if (conv->flag_space) {
1000280e:	06db      	lsls	r3, r3, #27
10002810:	0fdb      	lsrs	r3, r3, #31
10002812:	015d      	lsls	r5, r3, #5
			sint = value->sint;
10002814:	9a12      	ldr	r2, [sp, #72]	; 0x48
10002816:	9b13      	ldr	r3, [sp, #76]	; 0x4c
			if (sint < 0) {
10002818:	2b00      	cmp	r3, #0
1000281a:	db00      	blt.n	1000281e <z_cbvprintf_impl+0x5c6>
1000281c:	e760      	b.n	100026e0 <z_cbvprintf_impl+0x488>
				value->uint = (uint_value_type)-sint;
1000281e:	2100      	movs	r1, #0
10002820:	4250      	negs	r0, r2
10002822:	4199      	sbcs	r1, r3
				sign = '-';
10002824:	252d      	movs	r5, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
10002826:	9012      	str	r0, [sp, #72]	; 0x48
10002828:	9113      	str	r1, [sp, #76]	; 0x4c
1000282a:	e759      	b.n	100026e0 <z_cbvprintf_impl+0x488>
		switch (conv->specifier) {
1000282c:	2500      	movs	r5, #0
1000282e:	e757      	b.n	100026e0 <z_cbvprintf_impl+0x488>
			if (value->ptr != NULL) {
10002830:	9812      	ldr	r0, [sp, #72]	; 0x48
10002832:	ad12      	add	r5, sp, #72	; 0x48
10002834:	2800      	cmp	r0, #0
10002836:	d034      	beq.n	100028a2 <z_cbvprintf_impl+0x64a>
				bps = encode_uint((uintptr_t)value->ptr, conv,
10002838:	231e      	movs	r3, #30
1000283a:	aa0a      	add	r2, sp, #40	; 0x28
1000283c:	189b      	adds	r3, r3, r2
1000283e:	9300      	str	r3, [sp, #0]
10002840:	aa14      	add	r2, sp, #80	; 0x50
10002842:	ab0c      	add	r3, sp, #48	; 0x30
10002844:	2100      	movs	r1, #0
10002846:	f002 fc47 	bl	100050d8 <encode_uint>
				conv->altform_0c = true;
1000284a:	23ef      	movs	r3, #239	; 0xef
1000284c:	896a      	ldrh	r2, [r5, #10]
				bps = encode_uint((uintptr_t)value->ptr, conv,
1000284e:	0006      	movs	r6, r0
				conv->altform_0c = true;
10002850:	401a      	ands	r2, r3
10002852:	4b48      	ldr	r3, [pc, #288]	; (10002974 <z_cbvprintf_impl+0x71c>)
10002854:	4313      	orrs	r3, r2
10002856:	816b      	strh	r3, [r5, #10]
		char sign = 0;
10002858:	2500      	movs	r5, #0
			if (precision >= 0) {
1000285a:	9b06      	ldr	r3, [sp, #24]
1000285c:	42ab      	cmp	r3, r5
1000285e:	db00      	blt.n	10002862 <z_cbvprintf_impl+0x60a>
10002860:	e74c      	b.n	100026fc <z_cbvprintf_impl+0x4a4>
		if (bps == NULL) {
10002862:	42a8      	cmp	r0, r5
10002864:	d100      	bne.n	10002868 <z_cbvprintf_impl+0x610>
10002866:	e6f5      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
10002868:	231e      	movs	r3, #30
1000286a:	aa0a      	add	r2, sp, #40	; 0x28
1000286c:	189b      	adds	r3, r3, r2
1000286e:	1a18      	subs	r0, r3, r0
10002870:	231e      	movs	r3, #30
10002872:	189b      	adds	r3, r3, r2
10002874:	9306      	str	r3, [sp, #24]
10002876:	e78b      	b.n	10002790 <z_cbvprintf_impl+0x538>
				store_count(conv, value->ptr, count);
10002878:	9b12      	ldr	r3, [sp, #72]	; 0x48
	switch ((enum length_mod_enum)conv->length_mod) {
1000287a:	2a07      	cmp	r2, #7
1000287c:	d900      	bls.n	10002880 <z_cbvprintf_impl+0x628>
1000287e:	e6e9      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
10002880:	0010      	movs	r0, r2
10002882:	f7fd fc91 	bl	100001a8 <__gnu_thumb1_case_uqi>
10002886:	040c      	.short	0x040c
10002888:	08080c06 	.word	0x08080c06
1000288c:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
1000288e:	701f      	strb	r7, [r3, #0]
		if (bps == NULL) {
10002890:	e6e0      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		*(short *)dp = (short)count;
10002892:	801f      	strh	r7, [r3, #0]
		if (bps == NULL) {
10002894:	e6de      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		*(intmax_t *)dp = (intmax_t)count;
10002896:	17fa      	asrs	r2, r7, #31
10002898:	601f      	str	r7, [r3, #0]
1000289a:	605a      	str	r2, [r3, #4]
		if (bps == NULL) {
1000289c:	e6da      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
1000289e:	601f      	str	r7, [r3, #0]
		if (bps == NULL) {
100028a0:	e6d8      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
			bpe = bps + 5;
100028a2:	4b35      	ldr	r3, [pc, #212]	; (10002978 <z_cbvprintf_impl+0x720>)
		char sign = 0;
100028a4:	0005      	movs	r5, r0
100028a6:	4e35      	ldr	r6, [pc, #212]	; (1000297c <z_cbvprintf_impl+0x724>)
		size_t nj_len = (bpe - bps);
100028a8:	2005      	movs	r0, #5
			bpe = bps + 5;
100028aa:	9306      	str	r3, [sp, #24]
100028ac:	e770      	b.n	10002790 <z_cbvprintf_impl+0x538>
		} else if (conv->altform_0) {
100028ae:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
100028b0:	0fd2      	lsrs	r2, r2, #31
100028b2:	1880      	adds	r0, r0, r2
100028b4:	e776      	b.n	100027a4 <z_cbvprintf_impl+0x54c>
					OUTC(pad);
100028b6:	9905      	ldr	r1, [sp, #20]
100028b8:	9809      	ldr	r0, [sp, #36]	; 0x24
100028ba:	9b04      	ldr	r3, [sp, #16]
100028bc:	4798      	blx	r3
100028be:	2800      	cmp	r0, #0
100028c0:	da05      	bge.n	100028ce <z_cbvprintf_impl+0x676>
#undef OUTS
#undef OUTC
}
100028c2:	b019      	add	sp, #100	; 0x64
100028c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				char pad = ' ';
100028c6:	2320      	movs	r3, #32
					pad = '0';
100028c8:	9309      	str	r3, [sp, #36]	; 0x24
100028ca:	9b03      	ldr	r3, [sp, #12]
100028cc:	9308      	str	r3, [sp, #32]
				while (width-- > 0) {
100028ce:	9b08      	ldr	r3, [sp, #32]
100028d0:	001a      	movs	r2, r3
100028d2:	3a01      	subs	r2, #1
100028d4:	9208      	str	r2, [sp, #32]
100028d6:	2b00      	cmp	r3, #0
100028d8:	dced      	bgt.n	100028b6 <z_cbvprintf_impl+0x65e>
100028da:	9a03      	ldr	r2, [sp, #12]
100028dc:	19d7      	adds	r7, r2, r7
100028de:	1aff      	subs	r7, r7, r3
100028e0:	9b08      	ldr	r3, [sp, #32]
100028e2:	9303      	str	r3, [sp, #12]
		if (sign != 0) {
100028e4:	2d00      	cmp	r5, #0
100028e6:	d006      	beq.n	100028f6 <z_cbvprintf_impl+0x69e>
			OUTC(sign);
100028e8:	0028      	movs	r0, r5
100028ea:	9905      	ldr	r1, [sp, #20]
100028ec:	9b04      	ldr	r3, [sp, #16]
100028ee:	4798      	blx	r3
100028f0:	2800      	cmp	r0, #0
100028f2:	dbe6      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
100028f4:	3701      	adds	r7, #1
			if (conv->altform_0c | conv->altform_0) {
100028f6:	ab12      	add	r3, sp, #72	; 0x48
100028f8:	7a9b      	ldrb	r3, [r3, #10]
100028fa:	06da      	lsls	r2, r3, #27
100028fc:	d401      	bmi.n	10002902 <z_cbvprintf_impl+0x6aa>
100028fe:	071b      	lsls	r3, r3, #28
10002900:	d506      	bpl.n	10002910 <z_cbvprintf_impl+0x6b8>
				OUTC('0');
10002902:	2030      	movs	r0, #48	; 0x30
10002904:	9905      	ldr	r1, [sp, #20]
10002906:	9b04      	ldr	r3, [sp, #16]
10002908:	4798      	blx	r3
1000290a:	2800      	cmp	r0, #0
1000290c:	dbd9      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
1000290e:	3701      	adds	r7, #1
			if (conv->altform_0c) {
10002910:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10002912:	2b00      	cmp	r3, #0
10002914:	d007      	beq.n	10002926 <z_cbvprintf_impl+0x6ce>
				OUTC(conv->specifier);
10002916:	ab12      	add	r3, sp, #72	; 0x48
10002918:	7ad8      	ldrb	r0, [r3, #11]
1000291a:	9905      	ldr	r1, [sp, #20]
1000291c:	9b04      	ldr	r3, [sp, #16]
1000291e:	4798      	blx	r3
10002920:	2800      	cmp	r0, #0
10002922:	dbce      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
10002924:	3701      	adds	r7, #1
				while (width-- > 0) {
10002926:	003d      	movs	r5, r7
10002928:	e006      	b.n	10002938 <z_cbvprintf_impl+0x6e0>
				OUTC('0');
1000292a:	2030      	movs	r0, #48	; 0x30
1000292c:	9905      	ldr	r1, [sp, #20]
1000292e:	9b04      	ldr	r3, [sp, #16]
10002930:	4798      	blx	r3
10002932:	2800      	cmp	r0, #0
10002934:	dbc5      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
10002936:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
10002938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000293a:	19db      	adds	r3, r3, r7
1000293c:	1b5b      	subs	r3, r3, r5
1000293e:	2b00      	cmp	r3, #0
10002940:	dcf3      	bgt.n	1000292a <z_cbvprintf_impl+0x6d2>
			OUTS(bps, bpe);
10002942:	0032      	movs	r2, r6
10002944:	9b06      	ldr	r3, [sp, #24]
10002946:	9905      	ldr	r1, [sp, #20]
10002948:	9804      	ldr	r0, [sp, #16]
1000294a:	f002 fc12 	bl	10005172 <outs>
1000294e:	2800      	cmp	r0, #0
10002950:	dbb7      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
10002952:	1947      	adds	r7, r0, r5
10002954:	003d      	movs	r5, r7
		while (width > 0) {
10002956:	9b03      	ldr	r3, [sp, #12]
10002958:	195b      	adds	r3, r3, r5
1000295a:	1bdb      	subs	r3, r3, r7
1000295c:	2b00      	cmp	r3, #0
1000295e:	dc00      	bgt.n	10002962 <z_cbvprintf_impl+0x70a>
10002960:	e678      	b.n	10002654 <z_cbvprintf_impl+0x3fc>
			OUTC(' ');
10002962:	2020      	movs	r0, #32
10002964:	9905      	ldr	r1, [sp, #20]
10002966:	9b04      	ldr	r3, [sp, #16]
10002968:	4798      	blx	r3
1000296a:	2800      	cmp	r0, #0
1000296c:	dba9      	blt.n	100028c2 <z_cbvprintf_impl+0x66a>
1000296e:	3701      	adds	r7, #1
			--width;
10002970:	e7f1      	b.n	10002956 <z_cbvprintf_impl+0x6fe>
10002972:	46c0      	nop			; (mov r8, r8)
10002974:	00007810 	.word	0x00007810
10002978:	10006045 	.word	0x10006045
1000297c:	10006040 	.word	0x10006040

10002980 <z_log_init.isra.0>:
	}

	return mask;
}

static uint32_t z_log_init(bool blocking, bool can_sleep)
10002980:	b5f0      	push	{r4, r5, r6, r7, lr}
10002982:	b085      	sub	sp, #20
10002984:	9001      	str	r0, [sp, #4]
		return 0;
	}

	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);

	if (atomic_inc(&initialized) != 0) {
10002986:	482f      	ldr	r0, [pc, #188]	; (10002a44 <z_log_init.isra.0+0xc4>)
static uint32_t z_log_init(bool blocking, bool can_sleep)
10002988:	9103      	str	r1, [sp, #12]
	if (atomic_inc(&initialized) != 0) {
1000298a:	f002 fc13 	bl	100051b4 <atomic_inc>
1000298e:	1e06      	subs	r6, r0, #0
10002990:	d10a      	bne.n	100029a8 <z_log_init.isra.0+0x28>
	uint32_t mask = 0;
10002992:	0004      	movs	r4, r0
			if (log_backend_is_ready(backend) == 0) {
				log_backend_enable(backend,
						   backend->cb->ctx,
						   CONFIG_LOG_MAX_LEVEL);
			} else {
				mask |= BIT(i);
10002994:	2701      	movs	r7, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002996:	4d2c      	ldr	r5, [pc, #176]	; (10002a48 <z_log_init.isra.0+0xc8>)
10002998:	4b2c      	ldr	r3, [pc, #176]	; (10002a4c <z_log_init.isra.0+0xcc>)
1000299a:	429d      	cmp	r5, r3
1000299c:	d306      	bcc.n	100029ac <z_log_init.isra.0+0x2c>
			i++;
		}
	}

	/* If blocking init, wait until all backends are activated. */
	if (blocking) {
1000299e:	9b01      	ldr	r3, [sp, #4]
100029a0:	2b00      	cmp	r3, #0
100029a2:	d001      	beq.n	100029a8 <z_log_init.isra.0+0x28>
		while (mask) {
100029a4:	2c00      	cmp	r4, #0
100029a6:	d11f      	bne.n	100029e8 <z_log_init.isra.0+0x68>
			}
		}
	}

	return mask;
}
100029a8:	b005      	add	sp, #20
100029aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (backend->autostart) {
100029ac:	7b2b      	ldrb	r3, [r5, #12]
100029ae:	2b00      	cmp	r3, #0
100029b0:	d010      	beq.n	100029d4 <z_log_init.isra.0+0x54>
 * @param[in] backend  Pointer to the backend instance.
 */
static inline void log_backend_init(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->init) {
100029b2:	682b      	ldr	r3, [r5, #0]
100029b4:	68db      	ldr	r3, [r3, #12]
100029b6:	2b00      	cmp	r3, #0
100029b8:	d001      	beq.n	100029be <z_log_init.isra.0+0x3e>
		backend->api->init(backend);
100029ba:	0028      	movs	r0, r5
100029bc:	4798      	blx	r3
 * @retval -EBUSY if backend is not yet ready.
 */
static inline int log_backend_is_ready(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->is_ready != NULL) {
100029be:	682b      	ldr	r3, [r5, #0]
100029c0:	691b      	ldr	r3, [r3, #16]
100029c2:	2b00      	cmp	r3, #0
100029c4:	d108      	bne.n	100029d8 <z_log_init.isra.0+0x58>
				log_backend_enable(backend,
100029c6:	686b      	ldr	r3, [r5, #4]
100029c8:	2204      	movs	r2, #4
100029ca:	0028      	movs	r0, r5
100029cc:	6819      	ldr	r1, [r3, #0]
100029ce:	f000 f8c5 	bl	10002b5c <log_backend_enable>
			i++;
100029d2:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
100029d4:	3510      	adds	r5, #16
100029d6:	e7df      	b.n	10002998 <z_log_init.isra.0+0x18>
		return backend->api->is_ready(backend);
100029d8:	0028      	movs	r0, r5
100029da:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
100029dc:	2800      	cmp	r0, #0
100029de:	d0f2      	beq.n	100029c6 <z_log_init.isra.0+0x46>
				mask |= BIT(i);
100029e0:	003b      	movs	r3, r7
100029e2:	40b3      	lsls	r3, r6
100029e4:	431c      	orrs	r4, r3
100029e6:	e7f4      	b.n	100029d2 <z_log_init.isra.0+0x52>
100029e8:	0027      	movs	r7, r4
		uint32_t i = __builtin_ctz(mask_cpy);
100029ea:	0020      	movs	r0, r4
100029ec:	f7fd fc94 	bl	10000318 <__ctzsi2>
		mask_cpy &= ~BIT(i);
100029f0:	2301      	movs	r3, #1
100029f2:	4083      	lsls	r3, r0
100029f4:	43da      	mvns	r2, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
100029f6:	4e14      	ldr	r6, [pc, #80]	; (10002a48 <z_log_init.isra.0+0xc8>)
100029f8:	0105      	lsls	r5, r0, #4
		mask_cpy &= ~BIT(i);
100029fa:	439c      	bics	r4, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
100029fc:	1973      	adds	r3, r6, r5
100029fe:	9301      	str	r3, [sp, #4]
10002a00:	7b1b      	ldrb	r3, [r3, #12]
		mask_cpy &= ~BIT(i);
10002a02:	9202      	str	r2, [sp, #8]
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
10002a04:	2b00      	cmp	r3, #0
10002a06:	d00c      	beq.n	10002a22 <z_log_init.isra.0+0xa2>
	if (backend->api->is_ready != NULL) {
10002a08:	59ab      	ldr	r3, [r5, r6]
10002a0a:	691b      	ldr	r3, [r3, #16]
10002a0c:	2b00      	cmp	r3, #0
10002a0e:	d113      	bne.n	10002a38 <z_log_init.isra.0+0xb8>
			mask &= ~BIT(i);
10002a10:	9b02      	ldr	r3, [sp, #8]
					   backend->cb->ctx,
10002a12:	1976      	adds	r6, r6, r5
			mask &= ~BIT(i);
10002a14:	401f      	ands	r7, r3
			log_backend_enable(backend,
10002a16:	6873      	ldr	r3, [r6, #4]
10002a18:	2204      	movs	r2, #4
10002a1a:	6819      	ldr	r1, [r3, #0]
10002a1c:	9801      	ldr	r0, [sp, #4]
10002a1e:	f000 f89d 	bl	10002b5c <log_backend_enable>
	while (mask_cpy) {
10002a22:	2c00      	cmp	r4, #0
10002a24:	d1e1      	bne.n	100029ea <z_log_init.isra.0+0x6a>
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
10002a26:	9b03      	ldr	r3, [sp, #12]
10002a28:	2b00      	cmp	r3, #0
10002a2a:	d003      	beq.n	10002a34 <z_log_init.isra.0+0xb4>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
10002a2c:	2064      	movs	r0, #100	; 0x64
10002a2e:	2100      	movs	r1, #0
10002a30:	f002 f88c 	bl	10004b4c <z_impl_k_sleep>
10002a34:	003c      	movs	r4, r7
10002a36:	e7b5      	b.n	100029a4 <z_log_init.isra.0+0x24>
		return backend->api->is_ready(backend);
10002a38:	9801      	ldr	r0, [sp, #4]
10002a3a:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
10002a3c:	2800      	cmp	r0, #0
10002a3e:	d1f0      	bne.n	10002a22 <z_log_init.isra.0+0xa2>
10002a40:	e7e6      	b.n	10002a10 <z_log_init.isra.0+0x90>
10002a42:	46c0      	nop			; (mov r8, r8)
10002a44:	200001f0 	.word	0x200001f0
10002a48:	10005da8 	.word	0x10005da8
10002a4c:	10005db8 	.word	0x10005db8

10002a50 <log_format_func_t_get>:
	return format_table[log_type];
10002a50:	4b01      	ldr	r3, [pc, #4]	; (10002a58 <log_format_func_t_get+0x8>)
10002a52:	0080      	lsls	r0, r0, #2
10002a54:	58c0      	ldr	r0, [r0, r3]
}
10002a56:	4770      	bx	lr
10002a58:	10005e00 	.word	0x10005e00

10002a5c <log_set_timestamp_func>:
		thread_set(process_tid);
	}
}

int log_set_timestamp_func(log_timestamp_get_t timestamp_getter, uint32_t freq)
{
10002a5c:	0003      	movs	r3, r0
10002a5e:	b510      	push	{r4, lr}
10002a60:	0008      	movs	r0, r1
	if (timestamp_getter == NULL) {
10002a62:	2b00      	cmp	r3, #0
10002a64:	d005      	beq.n	10002a72 <log_set_timestamp_func+0x16>
		return -EINVAL;
	}

	timestamp_func = timestamp_getter;
10002a66:	4a04      	ldr	r2, [pc, #16]	; (10002a78 <log_set_timestamp_func+0x1c>)
10002a68:	6013      	str	r3, [r2, #0]
	if (CONFIG_LOG_PROCESSING_LATENCY_US) {
		proc_latency = (freq * CONFIG_LOG_PROCESSING_LATENCY_US) / 1000000;
	}

	if (IS_ENABLED(CONFIG_LOG_OUTPUT)) {
		log_output_timestamp_freq_set(freq);
10002a6a:	f000 fa75 	bl	10002f58 <log_output_timestamp_freq_set>
	}

	return 0;
10002a6e:	2000      	movs	r0, #0
}
10002a70:	bd10      	pop	{r4, pc}
		return -EINVAL;
10002a72:	2016      	movs	r0, #22
10002a74:	4240      	negs	r0, r0
10002a76:	e7fb      	b.n	10002a70 <log_set_timestamp_func+0x14>
10002a78:	200000a4 	.word	0x200000a4

10002a7c <log_core_init>:
	panic_mode = false;
10002a7c:	2300      	movs	r3, #0
		log_set_timestamp_func(default_lf_get_timestamp, 1000U);
10002a7e:	21fa      	movs	r1, #250	; 0xfa
	panic_mode = false;
10002a80:	4a05      	ldr	r2, [pc, #20]	; (10002a98 <log_core_init+0x1c>)
{
10002a82:	b510      	push	{r4, lr}
	panic_mode = false;
10002a84:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
10002a86:	4a05      	ldr	r2, [pc, #20]	; (10002a9c <log_core_init+0x20>)
		log_set_timestamp_func(default_lf_get_timestamp, 1000U);
10002a88:	4805      	ldr	r0, [pc, #20]	; (10002aa0 <log_core_init+0x24>)
	dropped_cnt = 0;
10002a8a:	6013      	str	r3, [r2, #0]
	buffered_cnt = 0;
10002a8c:	4a05      	ldr	r2, [pc, #20]	; (10002aa4 <log_core_init+0x28>)
		log_set_timestamp_func(default_lf_get_timestamp, 1000U);
10002a8e:	0089      	lsls	r1, r1, #2
	buffered_cnt = 0;
10002a90:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_lf_get_timestamp, 1000U);
10002a92:	f7ff ffe3 	bl	10002a5c <log_set_timestamp_func>
}
10002a96:	bd10      	pop	{r4, pc}
10002a98:	20000298 	.word	0x20000298
10002a9c:	200001e8 	.word	0x200001e8
10002aa0:	100051a5 	.word	0x100051a5
10002aa4:	200001ec 	.word	0x200001ec

10002aa8 <z_impl_log_panic>:

void z_impl_log_panic(void)
{
10002aa8:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
10002aaa:	4d0c      	ldr	r5, [pc, #48]	; (10002adc <z_impl_log_panic+0x34>)
10002aac:	7829      	ldrb	r1, [r5, #0]
10002aae:	2900      	cmp	r1, #0
10002ab0:	d108      	bne.n	10002ac4 <z_impl_log_panic+0x1c>
	}

	/* If panic happened early logger might not be initialized.
	 * Forcing initialization of the logger and auto-starting backends.
	 */
	(void)z_log_init(true, false);
10002ab2:	2001      	movs	r0, #1
10002ab4:	f7ff ff64 	bl	10002980 <z_log_init.isra.0>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
			goto out;
		}
	}

	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002ab8:	4c09      	ldr	r4, [pc, #36]	; (10002ae0 <z_impl_log_panic+0x38>)
10002aba:	4b0a      	ldr	r3, [pc, #40]	; (10002ae4 <z_impl_log_panic+0x3c>)
10002abc:	429c      	cmp	r4, r3
10002abe:	d302      	bcc.n	10002ac6 <z_impl_log_panic+0x1e>
		while (log_process() == true) {
		}
	}

out:
	panic_mode = true;
10002ac0:	2301      	movs	r3, #1
10002ac2:	702b      	strb	r3, [r5, #0]
}
10002ac4:	bd70      	pop	{r4, r5, r6, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
10002ac6:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
10002ac8:	795b      	ldrb	r3, [r3, #5]
10002aca:	2b00      	cmp	r3, #0
10002acc:	d003      	beq.n	10002ad6 <z_impl_log_panic+0x2e>
	backend->api->panic(backend);
10002ace:	6823      	ldr	r3, [r4, #0]
10002ad0:	0020      	movs	r0, r4
10002ad2:	689b      	ldr	r3, [r3, #8]
10002ad4:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002ad6:	3410      	adds	r4, #16
10002ad8:	e7ef      	b.n	10002aba <z_impl_log_panic+0x12>
10002ada:	46c0      	nop			; (mov r8, r8)
10002adc:	20000298 	.word	0x20000298
10002ae0:	10005da8 	.word	0x10005da8
10002ae4:	10005db8 	.word	0x10005db8

10002ae8 <z_log_dropped>:
}
#include <syscalls/log_buffered_cnt_mrsh.c>
#endif

void z_log_dropped(bool buffered)
{
10002ae8:	b510      	push	{r4, lr}
10002aea:	0004      	movs	r4, r0
	atomic_inc(&dropped_cnt);
10002aec:	4804      	ldr	r0, [pc, #16]	; (10002b00 <z_log_dropped+0x18>)
10002aee:	f002 fb61 	bl	100051b4 <atomic_inc>
	if (buffered) {
10002af2:	2c00      	cmp	r4, #0
10002af4:	d003      	beq.n	10002afe <z_log_dropped+0x16>
		union { uintptr_t x; atomic_val_t val; } parm1 = { .val = value };
		return (atomic_val_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ATOMIC_SUB);
	}
#endif
	compiler_barrier();
	return z_impl_atomic_sub(target, value);
10002af6:	2101      	movs	r1, #1
10002af8:	4802      	ldr	r0, [pc, #8]	; (10002b04 <z_log_dropped+0x1c>)
10002afa:	f003 f83a 	bl	10005b72 <z_impl_atomic_sub>
		atomic_dec(&buffered_cnt);
	}
}
10002afe:	bd10      	pop	{r4, pc}
10002b00:	200001e8 	.word	0x200001e8
10002b04:	200001ec 	.word	0x200001ec

10002b08 <z_log_msg_commit>:
	mpsc_pbuf_commit(buffer, &m->buf);
	z_log_msg_post_finalize();
}

void z_log_msg_commit(struct log_msg *msg)
{
10002b08:	b570      	push	{r4, r5, r6, lr}
	msg->hdr.timestamp = timestamp_func();
10002b0a:	4b0a      	ldr	r3, [pc, #40]	; (10002b34 <z_log_msg_commit+0x2c>)
{
10002b0c:	0005      	movs	r5, r0
	msg->hdr.timestamp = timestamp_func();
10002b0e:	681b      	ldr	r3, [r3, #0]
10002b10:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002b12:	4c09      	ldr	r4, [pc, #36]	; (10002b38 <z_log_msg_commit+0x30>)
	msg->hdr.timestamp = timestamp_func();
10002b14:	60a8      	str	r0, [r5, #8]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002b16:	4b09      	ldr	r3, [pc, #36]	; (10002b3c <z_log_msg_commit+0x34>)
10002b18:	429c      	cmp	r4, r3
10002b1a:	d300      	bcc.n	10002b1e <z_log_msg_commit+0x16>
	msg_commit(&log_buffer, msg);
}
10002b1c:	bd70      	pop	{r4, r5, r6, pc}
	return backend->cb->active;
10002b1e:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
10002b20:	795b      	ldrb	r3, [r3, #5]
10002b22:	2b00      	cmp	r3, #0
10002b24:	d004      	beq.n	10002b30 <z_log_msg_commit+0x28>
	backend->api->process(backend, msg);
10002b26:	6823      	ldr	r3, [r4, #0]
10002b28:	0029      	movs	r1, r5
10002b2a:	0020      	movs	r0, r4
10002b2c:	681b      	ldr	r3, [r3, #0]
10002b2e:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
10002b30:	3410      	adds	r4, #16
10002b32:	e7f0      	b.n	10002b16 <z_log_msg_commit+0xe>
10002b34:	200000a4 	.word	0x200000a4
10002b38:	10005da8 	.word	0x10005da8
10002b3c:	10005db8 	.word	0x10005db8

10002b40 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
10002b40:	4b04      	ldr	r3, [pc, #16]	; (10002b54 <log_source_name_get+0x14>)
10002b42:	4a05      	ldr	r2, [pc, #20]	; (10002b58 <log_source_name_get+0x18>)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
			return __log_const_start[source_id].name;
		} else {
			return NULL;
10002b44:	2000      	movs	r0, #0
10002b46:	1a9b      	subs	r3, r3, r2
10002b48:	08db      	lsrs	r3, r3, #3
		if (source_id < log_src_cnt_get(domain_id)) {
10002b4a:	4299      	cmp	r1, r3
10002b4c:	d201      	bcs.n	10002b52 <log_source_name_get+0x12>
			return __log_const_start[source_id].name;
10002b4e:	00c9      	lsls	r1, r1, #3
10002b50:	5888      	ldr	r0, [r1, r2]
		}
	}

	return link_source_name_get(domain_id, source_id);
}
10002b52:	4770      	bx	lr
10002b54:	10005da8 	.word	0x10005da8
10002b58:	10005d68 	.word	0x10005d68

10002b5c <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
10002b5c:	4b08      	ldr	r3, [pc, #32]	; (10002b80 <log_backend_enable+0x24>)
{
10002b5e:	b510      	push	{r4, lr}
	id += backend - log_backend_get(0);
10002b60:	1ac3      	subs	r3, r0, r3
	backend->cb->id = id;
10002b62:	6844      	ldr	r4, [r0, #4]
10002b64:	111b      	asrs	r3, r3, #4
10002b66:	3301      	adds	r3, #1
10002b68:	7123      	strb	r3, [r4, #4]

	log_backend_id_set(backend, id);
	backend->cb->level = level;
10002b6a:	6843      	ldr	r3, [r0, #4]
10002b6c:	719a      	strb	r2, [r3, #6]
	backend->cb->active = true;
10002b6e:	2201      	movs	r2, #1
	backend->cb->ctx = ctx;
10002b70:	6843      	ldr	r3, [r0, #4]
10002b72:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
10002b74:	6843      	ldr	r3, [r0, #4]
10002b76:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
10002b78:	f002 fb35 	bl	100051e6 <z_log_notify_backend_enabled>
}
10002b7c:	bd10      	pop	{r4, pc}
10002b7e:	46c0      	nop			; (mov r8, r8)
10002b80:	10005da8 	.word	0x10005da8

10002b84 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
10002b84:	b5f0      	push	{r4, r5, r6, r7, lr}
10002b86:	0004      	movs	r4, r0
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
		va_end(ap2);
	} else {
		plen = 0;
10002b88:	2000      	movs	r0, #0
{
10002b8a:	b087      	sub	sp, #28
10002b8c:	af02      	add	r7, sp, #8
10002b8e:	607b      	str	r3, [r7, #4]
	if (fmt) {
10002b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
{
10002b92:	000e      	movs	r6, r1
10002b94:	0015      	movs	r5, r2
	if (fmt) {
10002b96:	4283      	cmp	r3, r0
10002b98:	d007      	beq.n	10002baa <z_impl_z_log_msg_runtime_vcreate+0x26>
		va_copy(ap2, ap);
10002b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
10002b9c:	2110      	movs	r1, #16
		va_copy(ap2, ap);
10002b9e:	60fb      	str	r3, [r7, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
10002ba0:	9300      	str	r3, [sp, #0]
10002ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10002ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10002ba6:	f7ff f969 	bl	10001e7c <cbvprintf_package>
	}

	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
	struct log_msg *msg;
	uint8_t *pkg;
	struct log_msg_desc desc =
10002baa:	2207      	movs	r2, #7
10002bac:	0023      	movs	r3, r4
10002bae:	4015      	ands	r5, r2
10002bb0:	4013      	ands	r3, r2
10002bb2:	00db      	lsls	r3, r3, #3
10002bb4:	4915      	ldr	r1, [pc, #84]	; (10002c0c <z_impl_z_log_msg_runtime_vcreate+0x88>)
10002bb6:	01ad      	lsls	r5, r5, #6
10002bb8:	431d      	orrs	r5, r3
10002bba:	0243      	lsls	r3, r0, #9
10002bbc:	400b      	ands	r3, r1
10002bbe:	431d      	orrs	r5, r3
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
10002bc0:	6abc      	ldr	r4, [r7, #40]	; 0x28
	struct log_msg_desc desc =
10002bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
10002bc4:	3417      	adds	r4, #23
	struct log_msg_desc desc =
10002bc6:	051b      	lsls	r3, r3, #20
10002bc8:	431d      	orrs	r5, r3
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
10002bca:	1823      	adds	r3, r4, r0
10002bcc:	4393      	bics	r3, r2
10002bce:	3303      	adds	r3, #3
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
10002bd0:	3a04      	subs	r2, #4
10002bd2:	4393      	bics	r3, r2
10002bd4:	3307      	adds	r3, #7
10002bd6:	40d3      	lsrs	r3, r2
10002bd8:	4093      	lsls	r3, r2
10002bda:	466a      	mov	r2, sp
10002bdc:	1ad3      	subs	r3, r2, r3
10002bde:	469d      	mov	sp, r3
		pkg = msg->data;
	}

	if (pkg && fmt) {
10002be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
		msg = alloca(msg_wlen * sizeof(int));
10002be2:	ac02      	add	r4, sp, #8
	if (pkg && fmt) {
10002be4:	2b00      	cmp	r3, #0
10002be6:	d008      	beq.n	10002bfa <z_impl_z_log_msg_runtime_vcreate+0x76>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
10002be8:	0001      	movs	r1, r0
10002bea:	0020      	movs	r0, r4
10002bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10002bee:	3010      	adds	r0, #16
10002bf0:	9300      	str	r3, [sp, #0]
10002bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10002bf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10002bf6:	f7ff f941 	bl	10001e7c <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
10002bfa:	002a      	movs	r2, r5
10002bfc:	0031      	movs	r1, r6
10002bfe:	0020      	movs	r0, r4
10002c00:	687b      	ldr	r3, [r7, #4]
10002c02:	f002 faf3 	bl	100051ec <z_log_msg_finalize>
	}
}
10002c06:	46bd      	mov	sp, r7
10002c08:	b005      	add	sp, #20
10002c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002c0c:	000ffe00 	.word	0x000ffe00

10002c10 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
10002c10:	b40e      	push	{r1, r2, r3}
10002c12:	b517      	push	{r0, r1, r2, r4, lr}
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
10002c14:	4c05      	ldr	r4, [pc, #20]	; (10002c2c <print_formatted+0x1c>)
{
10002c16:	ab05      	add	r3, sp, #20
10002c18:	cb04      	ldmia	r3!, {r2}
10002c1a:	0001      	movs	r1, r0
	length = cbvprintf(out_func, (void *)output, fmt, args);
10002c1c:	0020      	movs	r0, r4
	va_start(args, fmt);
10002c1e:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
10002c20:	f002 fb25 	bl	1000526e <cbvprintf>
	va_end(args);

	return length;
}
10002c24:	bc1e      	pop	{r1, r2, r3, r4}
10002c26:	bc08      	pop	{r3}
10002c28:	b003      	add	sp, #12
10002c2a:	4718      	bx	r3
10002c2c:	1000521f 	.word	0x1000521f

10002c30 <newline_print>:

	return total;
}

static void newline_print(const struct log_output *ctx, uint32_t flags)
{
10002c30:	b510      	push	{r4, lr}
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
10002c32:	06cb      	lsls	r3, r1, #27
10002c34:	d404      	bmi.n	10002c40 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
10002c36:	0689      	lsls	r1, r1, #26
10002c38:	d503      	bpl.n	10002c42 <newline_print+0x12>
		print_formatted(ctx, "\n");
10002c3a:	4903      	ldr	r1, [pc, #12]	; (10002c48 <newline_print+0x18>)
	} else {
		print_formatted(ctx, "\r\n");
10002c3c:	f7ff ffe8 	bl	10002c10 <print_formatted>
	}
}
10002c40:	bd10      	pop	{r4, pc}
		print_formatted(ctx, "\r\n");
10002c42:	4902      	ldr	r1, [pc, #8]	; (10002c4c <newline_print+0x1c>)
10002c44:	e7fa      	b.n	10002c3c <newline_print+0xc>
10002c46:	46c0      	nop			; (mov r8, r8)
10002c48:	10006054 	.word	0x10006054
10002c4c:	10006053 	.word	0x10006053

10002c50 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
10002c50:	b5f0      	push	{r4, r5, r6, r7, lr}
10002c52:	b08f      	sub	sp, #60	; 0x3c
10002c54:	9306      	str	r3, [sp, #24]
10002c56:	ab14      	add	r3, sp, #80	; 0x50
10002c58:	781b      	ldrb	r3, [r3, #0]
10002c5a:	0007      	movs	r7, r0
10002c5c:	000c      	movs	r4, r1
10002c5e:	9208      	str	r2, [sp, #32]
10002c60:	9305      	str	r3, [sp, #20]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
10002c62:	2b00      	cmp	r3, #0
10002c64:	d100      	bne.n	10002c68 <log_output_process+0x18>
10002c66:	e09c      	b.n	10002da2 <log_output_process+0x152>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
10002c68:	2502      	movs	r5, #2
10002c6a:	9b18      	ldr	r3, [sp, #96]	; 0x60
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
10002c6c:	9a18      	ldr	r2, [sp, #96]	; 0x60
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
10002c6e:	401d      	ands	r5, r3
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
10002c70:	2301      	movs	r3, #1
10002c72:	401a      	ands	r2, r3
10002c74:	920a      	str	r2, [sp, #40]	; 0x28
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
10002c76:	9a18      	ldr	r2, [sp, #96]	; 0x60
10002c78:	3307      	adds	r3, #7
10002c7a:	401a      	ands	r2, r3
10002c7c:	920b      	str	r2, [sp, #44]	; 0x2c
	uint32_t length = 0U;
10002c7e:	2600      	movs	r6, #0
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
10002c80:	f002 fab2 	bl	100051e8 <z_log_get_tag>
10002c84:	0002      	movs	r2, r0
	if (tag) {
10002c86:	42b0      	cmp	r0, r6
10002c88:	d004      	beq.n	10002c94 <log_output_process+0x44>
		length += print_formatted(output, "%s ", tag);
10002c8a:	0038      	movs	r0, r7
10002c8c:	4983      	ldr	r1, [pc, #524]	; (10002e9c <log_output_process+0x24c>)
10002c8e:	f7ff ffbf 	bl	10002c10 <print_formatted>
10002c92:	0006      	movs	r6, r0
	if (stamp) {
10002c94:	2d00      	cmp	r5, #0
10002c96:	d009      	beq.n	10002cac <log_output_process+0x5c>
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) |
10002c98:	2344      	movs	r3, #68	; 0x44
	if (!format) {
10002c9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
10002c9c:	421a      	tst	r2, r3
10002c9e:	d144      	bne.n	10002d2a <log_output_process+0xda>
		length = print_formatted(output, "[%08lu] ", timestamp);
10002ca0:	0022      	movs	r2, r4
10002ca2:	0038      	movs	r0, r7
10002ca4:	497e      	ldr	r1, [pc, #504]	; (10002ea0 <log_output_process+0x250>)
10002ca6:	f7ff ffb3 	bl	10002c10 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
10002caa:	1836      	adds	r6, r6, r0
	if (color) {
10002cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10002cae:	2b00      	cmp	r3, #0
10002cb0:	d00a      	beq.n	10002cc8 <log_output_process+0x78>
		const char *log_color = start && (colors[level] != NULL) ?
10002cb2:	9a05      	ldr	r2, [sp, #20]
10002cb4:	4b7b      	ldr	r3, [pc, #492]	; (10002ea4 <log_output_process+0x254>)
10002cb6:	0092      	lsls	r2, r2, #2
10002cb8:	58d2      	ldr	r2, [r2, r3]
10002cba:	2a00      	cmp	r2, #0
10002cbc:	d100      	bne.n	10002cc0 <log_output_process+0x70>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
10002cbe:	4a7a      	ldr	r2, [pc, #488]	; (10002ea8 <log_output_process+0x258>)
		print_formatted(output, "%s", log_color);
10002cc0:	0038      	movs	r0, r7
10002cc2:	497a      	ldr	r1, [pc, #488]	; (10002eac <log_output_process+0x25c>)
10002cc4:	f7ff ffa4 	bl	10002c10 <print_formatted>
	int total = 0;
10002cc8:	2400      	movs	r4, #0
	if (level_on) {
10002cca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10002ccc:	42a3      	cmp	r3, r4
10002cce:	d008      	beq.n	10002ce2 <log_output_process+0x92>
		total += print_formatted(output, "<%s> ", severity[level]);
10002cd0:	9a05      	ldr	r2, [sp, #20]
10002cd2:	4b77      	ldr	r3, [pc, #476]	; (10002eb0 <log_output_process+0x260>)
10002cd4:	0092      	lsls	r2, r2, #2
10002cd6:	0038      	movs	r0, r7
10002cd8:	4976      	ldr	r1, [pc, #472]	; (10002eb4 <log_output_process+0x264>)
10002cda:	58d2      	ldr	r2, [r2, r3]
10002cdc:	f7ff ff98 	bl	10002c10 <print_formatted>
10002ce0:	0004      	movs	r4, r0
	if (domain) {
10002ce2:	9b08      	ldr	r3, [sp, #32]
10002ce4:	2b00      	cmp	r3, #0
10002ce6:	d005      	beq.n	10002cf4 <log_output_process+0xa4>
		total += print_formatted(output, "%s/", domain);
10002ce8:	001a      	movs	r2, r3
10002cea:	0038      	movs	r0, r7
10002cec:	4972      	ldr	r1, [pc, #456]	; (10002eb8 <log_output_process+0x268>)
10002cee:	f7ff ff8f 	bl	10002c10 <print_formatted>
10002cf2:	1824      	adds	r4, r4, r0
	if (source) {
10002cf4:	9b06      	ldr	r3, [sp, #24]
10002cf6:	2b00      	cmp	r3, #0
10002cf8:	d005      	beq.n	10002d06 <log_output_process+0xb6>
		total += print_formatted(output,
10002cfa:	001a      	movs	r2, r3
10002cfc:	0038      	movs	r0, r7
10002cfe:	496f      	ldr	r1, [pc, #444]	; (10002ebc <log_output_process+0x26c>)
10002d00:	f7ff ff86 	bl	10002c10 <print_formatted>
10002d04:	1824      	adds	r4, r4, r0
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
10002d06:	9b15      	ldr	r3, [sp, #84]	; 0x54
		cb = out_func;
10002d08:	486d      	ldr	r0, [pc, #436]	; (10002ec0 <log_output_process+0x270>)
	length += ids_print(output, level_on, func_on, domain, source, level);
10002d0a:	19a4      	adds	r4, r4, r6
	if (package) {
10002d0c:	2b00      	cmp	r3, #0
10002d0e:	d000      	beq.n	10002d12 <log_output_process+0xc2>
10002d10:	e09b      	b.n	10002e4a <log_output_process+0x1fa>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
10002d12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
10002d14:	2b00      	cmp	r3, #0
10002d16:	d151      	bne.n	10002dbc <log_output_process+0x16c>
	if (color) {
10002d18:	9b18      	ldr	r3, [sp, #96]	; 0x60
10002d1a:	07db      	lsls	r3, r3, #31
10002d1c:	d500      	bpl.n	10002d20 <log_output_process+0xd0>
10002d1e:	e0b7      	b.n	10002e90 <log_output_process+0x240>
	newline_print(output, flags);
10002d20:	0038      	movs	r0, r7
10002d22:	9918      	ldr	r1, [sp, #96]	; 0x60
10002d24:	f7ff ff84 	bl	10002c30 <newline_print>
}
10002d28:	e09b      	b.n	10002e62 <log_output_process+0x212>
		length = 0;
10002d2a:	2000      	movs	r0, #0
	} else if (freq != 0U) {
10002d2c:	4b65      	ldr	r3, [pc, #404]	; (10002ec4 <log_output_process+0x274>)
10002d2e:	681d      	ldr	r5, [r3, #0]
10002d30:	4285      	cmp	r5, r0
10002d32:	d0ba      	beq.n	10002caa <log_output_process+0x5a>
		timestamp /= timestamp_div;
10002d34:	4b64      	ldr	r3, [pc, #400]	; (10002ec8 <log_output_process+0x278>)
10002d36:	0020      	movs	r0, r4
10002d38:	6819      	ldr	r1, [r3, #0]
10002d3a:	f7fd fa49 	bl	100001d0 <__udivsi3>
10002d3e:	0029      	movs	r1, r5
10002d40:	f7fd fa82 	bl	10000248 <__aeabi_uidivmod>
10002d44:	000c      	movs	r4, r1
		seconds -= hours * 3600U;
10002d46:	21e1      	movs	r1, #225	; 0xe1
10002d48:	0109      	lsls	r1, r1, #4
10002d4a:	9007      	str	r0, [sp, #28]
10002d4c:	f7fd fa7c 	bl	10000248 <__aeabi_uidivmod>
		ms = (remainder * 1000U) / freq;
10002d50:	20fa      	movs	r0, #250	; 0xfa
10002d52:	0080      	lsls	r0, r0, #2
10002d54:	9109      	str	r1, [sp, #36]	; 0x24
10002d56:	4360      	muls	r0, r4
10002d58:	0029      	movs	r1, r5
10002d5a:	f7fd fa75 	bl	10000248 <__aeabi_uidivmod>
10002d5e:	000c      	movs	r4, r1
				length = print_formatted(output,
10002d60:	900c      	str	r0, [sp, #48]	; 0x30
		mins = seconds / 60U;
10002d62:	213c      	movs	r1, #60	; 0x3c
10002d64:	9809      	ldr	r0, [sp, #36]	; 0x24
10002d66:	f7fd fa33 	bl	100001d0 <__udivsi3>
		hours = seconds / 3600U;
10002d6a:	21e1      	movs	r1, #225	; 0xe1
		mins = seconds / 60U;
10002d6c:	900d      	str	r0, [sp, #52]	; 0x34
		hours = seconds / 3600U;
10002d6e:	0109      	lsls	r1, r1, #4
10002d70:	9807      	ldr	r0, [sp, #28]
10002d72:	f7fd fa2d 	bl	100001d0 <__udivsi3>
10002d76:	9007      	str	r0, [sp, #28]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
10002d78:	20fa      	movs	r0, #250	; 0xfa
10002d7a:	0080      	lsls	r0, r0, #2
10002d7c:	0029      	movs	r1, r5
10002d7e:	4360      	muls	r0, r4
10002d80:	f7fd fa26 	bl	100001d0 <__udivsi3>
				length = print_formatted(output,
10002d84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
10002d86:	9002      	str	r0, [sp, #8]
10002d88:	213c      	movs	r1, #60	; 0x3c
10002d8a:	9809      	ldr	r0, [sp, #36]	; 0x24
10002d8c:	9301      	str	r3, [sp, #4]
10002d8e:	f7fd fa5b 	bl	10000248 <__aeabi_uidivmod>
10002d92:	0038      	movs	r0, r7
10002d94:	9100      	str	r1, [sp, #0]
10002d96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10002d98:	9a07      	ldr	r2, [sp, #28]
10002d9a:	494c      	ldr	r1, [pc, #304]	; (10002ecc <log_output_process+0x27c>)
10002d9c:	f7ff ff38 	bl	10002c10 <print_formatted>
10002da0:	e783      	b.n	10002caa <log_output_process+0x5a>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
10002da2:	9b06      	ldr	r3, [sp, #24]
10002da4:	484a      	ldr	r0, [pc, #296]	; (10002ed0 <log_output_process+0x280>)
10002da6:	2b01      	cmp	r3, #1
10002da8:	d100      	bne.n	10002dac <log_output_process+0x15c>
10002daa:	4845      	ldr	r0, [pc, #276]	; (10002ec0 <log_output_process+0x270>)
	if (package) {
10002dac:	9b15      	ldr	r3, [sp, #84]	; 0x54
		prefix_offset = 0;
10002dae:	9c05      	ldr	r4, [sp, #20]
	if (package) {
10002db0:	2b00      	cmp	r3, #0
10002db2:	d14a      	bne.n	10002e4a <log_output_process+0x1fa>
	if (data_len) {
10002db4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
10002db6:	2b00      	cmp	r3, #0
10002db8:	d053      	beq.n	10002e62 <log_output_process+0x212>
		prefix_offset = 0;
10002dba:	2400      	movs	r4, #0
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
10002dbc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
10002dbe:	2e10      	cmp	r6, #16
10002dc0:	d900      	bls.n	10002dc4 <log_output_process+0x174>
10002dc2:	2610      	movs	r6, #16
	newline_print(output, flags);
10002dc4:	0038      	movs	r0, r7
10002dc6:	9918      	ldr	r1, [sp, #96]	; 0x60
10002dc8:	f7ff ff32 	bl	10002c30 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
10002dcc:	2500      	movs	r5, #0
10002dce:	42ac      	cmp	r4, r5
10002dd0:	dc4c      	bgt.n	10002e6c <log_output_process+0x21c>
			print_formatted(output, "%02x ", data[i]);
10002dd2:	9b16      	ldr	r3, [sp, #88]	; 0x58
10002dd4:	0038      	movs	r0, r7
10002dd6:	781a      	ldrb	r2, [r3, #0]
10002dd8:	493e      	ldr	r1, [pc, #248]	; (10002ed4 <log_output_process+0x284>)
10002dda:	f7ff ff19 	bl	10002c10 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
10002dde:	2501      	movs	r5, #1
		if (i > 0 && !(i % 8)) {
10002de0:	2307      	movs	r3, #7
10002de2:	421d      	tst	r5, r3
10002de4:	d103      	bne.n	10002dee <log_output_process+0x19e>
			print_formatted(output, " ");
10002de6:	0038      	movs	r0, r7
10002de8:	493b      	ldr	r1, [pc, #236]	; (10002ed8 <log_output_process+0x288>)
10002dea:	f7ff ff11 	bl	10002c10 <print_formatted>
		if (i < length) {
10002dee:	42ae      	cmp	r6, r5
10002df0:	d942      	bls.n	10002e78 <log_output_process+0x228>
			print_formatted(output, "%02x ", data[i]);
10002df2:	9b16      	ldr	r3, [sp, #88]	; 0x58
10002df4:	0038      	movs	r0, r7
10002df6:	5d5a      	ldrb	r2, [r3, r5]
10002df8:	4936      	ldr	r1, [pc, #216]	; (10002ed4 <log_output_process+0x284>)
10002dfa:	f7ff ff09 	bl	10002c10 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
10002dfe:	3501      	adds	r5, #1
10002e00:	2d10      	cmp	r5, #16
10002e02:	d1ed      	bne.n	10002de0 <log_output_process+0x190>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
10002e04:	2500      	movs	r5, #0
	print_formatted(output, "|");
10002e06:	0038      	movs	r0, r7
10002e08:	4934      	ldr	r1, [pc, #208]	; (10002edc <log_output_process+0x28c>)
10002e0a:	f7ff ff01 	bl	10002c10 <print_formatted>
		if (i < length) {
10002e0e:	002b      	movs	r3, r5
			unsigned char c = (unsigned char)data[i];
10002e10:	9a16      	ldr	r2, [sp, #88]	; 0x58
10002e12:	5cd2      	ldrb	r2, [r2, r3]
	return (int)((((unsigned)c) >= ' ') &&
10002e14:	0013      	movs	r3, r2
10002e16:	3b20      	subs	r3, #32
			print_formatted(output, "%c",
10002e18:	2b5e      	cmp	r3, #94	; 0x5e
10002e1a:	d900      	bls.n	10002e1e <log_output_process+0x1ce>
10002e1c:	222e      	movs	r2, #46	; 0x2e
10002e1e:	0038      	movs	r0, r7
10002e20:	492f      	ldr	r1, [pc, #188]	; (10002ee0 <log_output_process+0x290>)
10002e22:	f7ff fef5 	bl	10002c10 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
10002e26:	3501      	adds	r5, #1
10002e28:	2d10      	cmp	r5, #16
10002e2a:	d02a      	beq.n	10002e82 <log_output_process+0x232>
		if (i > 0 && !(i % 8)) {
10002e2c:	2307      	movs	r3, #7
10002e2e:	421d      	tst	r5, r3
10002e30:	d103      	bne.n	10002e3a <log_output_process+0x1ea>
			print_formatted(output, " ");
10002e32:	0038      	movs	r0, r7
10002e34:	4928      	ldr	r1, [pc, #160]	; (10002ed8 <log_output_process+0x288>)
10002e36:	f7ff feeb 	bl	10002c10 <print_formatted>
		if (i < length) {
10002e3a:	002b      	movs	r3, r5
10002e3c:	42ae      	cmp	r6, r5
10002e3e:	d8e7      	bhi.n	10002e10 <log_output_process+0x1c0>
			print_formatted(output, " ");
10002e40:	0038      	movs	r0, r7
10002e42:	4925      	ldr	r1, [pc, #148]	; (10002ed8 <log_output_process+0x288>)
10002e44:	f7ff fee4 	bl	10002c10 <print_formatted>
10002e48:	e7ed      	b.n	10002e26 <log_output_process+0x1d6>
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
10002e4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
10002e4c:	003a      	movs	r2, r7
10002e4e:	4925      	ldr	r1, [pc, #148]	; (10002ee4 <log_output_process+0x294>)
10002e50:	f002 f8f7 	bl	10005042 <cbpprintf_external>
	if (data_len) {
10002e54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	} while (len);
10002e56:	2b00      	cmp	r3, #0
10002e58:	d1b0      	bne.n	10002dbc <log_output_process+0x16c>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
10002e5a:	9b05      	ldr	r3, [sp, #20]
10002e5c:	2b00      	cmp	r3, #0
10002e5e:	d000      	beq.n	10002e62 <log_output_process+0x212>
10002e60:	e75a      	b.n	10002d18 <log_output_process+0xc8>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
10002e62:	0038      	movs	r0, r7
10002e64:	f002 fa09 	bl	1000527a <log_output_flush>
}
10002e68:	b00f      	add	sp, #60	; 0x3c
10002e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_formatted(output, " ");
10002e6c:	0038      	movs	r0, r7
10002e6e:	491a      	ldr	r1, [pc, #104]	; (10002ed8 <log_output_process+0x288>)
10002e70:	f7ff fece 	bl	10002c10 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
10002e74:	3501      	adds	r5, #1
10002e76:	e7aa      	b.n	10002dce <log_output_process+0x17e>
			print_formatted(output, "   ");
10002e78:	0038      	movs	r0, r7
10002e7a:	491b      	ldr	r1, [pc, #108]	; (10002ee8 <log_output_process+0x298>)
10002e7c:	f7ff fec8 	bl	10002c10 <print_formatted>
10002e80:	e7bd      	b.n	10002dfe <log_output_process+0x1ae>
		data += length;
10002e82:	9b16      	ldr	r3, [sp, #88]	; 0x58
10002e84:	199b      	adds	r3, r3, r6
10002e86:	9316      	str	r3, [sp, #88]	; 0x58
		len -= length;
10002e88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
10002e8a:	1b9b      	subs	r3, r3, r6
10002e8c:	9317      	str	r3, [sp, #92]	; 0x5c
10002e8e:	e7e2      	b.n	10002e56 <log_output_process+0x206>
		print_formatted(output, "%s", log_color);
10002e90:	0038      	movs	r0, r7
10002e92:	4a05      	ldr	r2, [pc, #20]	; (10002ea8 <log_output_process+0x258>)
10002e94:	4905      	ldr	r1, [pc, #20]	; (10002eac <log_output_process+0x25c>)
10002e96:	f7ff febb 	bl	10002c10 <print_formatted>
}
10002e9a:	e741      	b.n	10002d20 <log_output_process+0xd0>
10002e9c:	1000605b 	.word	0x1000605b
10002ea0:	1000605f 	.word	0x1000605f
10002ea4:	10005e10 	.word	0x10005e10
10002ea8:	10006056 	.word	0x10006056
10002eac:	10006084 	.word	0x10006084
10002eb0:	10005e24 	.word	0x10005e24
10002eb4:	10006087 	.word	0x10006087
10002eb8:	1000608d 	.word	0x1000608d
10002ebc:	10006091 	.word	0x10006091
10002ec0:	1000521f 	.word	0x1000521f
10002ec4:	200001f8 	.word	0x200001f8
10002ec8:	200001f4 	.word	0x200001f4
10002ecc:	10006068 	.word	0x10006068
10002ed0:	10005237 	.word	0x10005237
10002ed4:	10006096 	.word	0x10006096
10002ed8:	1000609e 	.word	0x1000609e
10002edc:	100060a0 	.word	0x100060a0
10002ee0:	100060a2 	.word	0x100060a2
10002ee4:	1000526f 	.word	0x1000526f
10002ee8:	1000609c 	.word	0x1000609c

10002eec <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
10002eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
10002eee:	880b      	ldrh	r3, [r1, #0]
10002ef0:	b089      	sub	sp, #36	; 0x24
10002ef2:	05db      	lsls	r3, r3, #23
10002ef4:	0f5c      	lsrs	r4, r3, #29
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
10002ef6:	684b      	ldr	r3, [r1, #4]
10002ef8:	000f      	movs	r7, r1
10002efa:	0015      	movs	r5, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
10002efc:	688e      	ldr	r6, [r1, #8]
10002efe:	9007      	str	r0, [sp, #28]
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
10002f00:	2b00      	cmp	r3, #0
10002f02:	d00c      	beq.n	10002f1e <log_output_msg_process+0x32>
10002f04:	4a13      	ldr	r2, [pc, #76]	; (10002f54 <log_output_msg_process+0x68>)
10002f06:	1a9a      	subs	r2, r3, r2
10002f08:	08d2      	lsrs	r2, r2, #3
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
10002f0a:	2300      	movs	r3, #0
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
10002f0c:	b211      	sxth	r1, r2
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
10002f0e:	0412      	lsls	r2, r2, #16
10002f10:	d405      	bmi.n	10002f1e <log_output_msg_process+0x32>
	return msg->hdr.desc.domain;
10002f12:	7838      	ldrb	r0, [r7, #0]
10002f14:	0680      	lsls	r0, r0, #26
10002f16:	0f40      	lsrs	r0, r0, #29
10002f18:	f7ff fe12 	bl	10002b40 <log_source_name_get>
10002f1c:	0003      	movs	r3, r0
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;

	return msg->data;
10002f1e:	003a      	movs	r2, r7
	*len = msg->hdr.desc.package_len;
10002f20:	6839      	ldr	r1, [r7, #0]
	*len = msg->hdr.desc.data_len;
10002f22:	8878      	ldrh	r0, [r7, #2]
	*len = msg->hdr.desc.package_len;
10002f24:	0309      	lsls	r1, r1, #12
	*len = msg->hdr.desc.data_len;
10002f26:	0900      	lsrs	r0, r0, #4
	*len = msg->hdr.desc.package_len;
10002f28:	0d49      	lsrs	r1, r1, #21
	return msg->data;
10002f2a:	3210      	adds	r2, #16
	*len = msg->hdr.desc.data_len;
10002f2c:	4684      	mov	ip, r0
	return msg->data + msg->hdr.desc.package_len;
10002f2e:	1857      	adds	r7, r2, r1
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
10002f30:	1e48      	subs	r0, r1, #1
10002f32:	4181      	sbcs	r1, r0
10002f34:	4249      	negs	r1, r1
10002f36:	400a      	ands	r2, r1
10002f38:	4661      	mov	r1, ip
10002f3a:	9201      	str	r2, [sp, #4]
10002f3c:	9103      	str	r1, [sp, #12]
10002f3e:	2200      	movs	r2, #0
10002f40:	0031      	movs	r1, r6
10002f42:	9807      	ldr	r0, [sp, #28]
10002f44:	9504      	str	r5, [sp, #16]
10002f46:	9702      	str	r7, [sp, #8]
10002f48:	9400      	str	r4, [sp, #0]
10002f4a:	f7ff fe81 	bl	10002c50 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
10002f4e:	b009      	add	sp, #36	; 0x24
10002f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002f52:	46c0      	nop			; (mov r8, r8)
10002f54:	10005d68 	.word	0x10005d68

10002f58 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
10002f58:	2301      	movs	r3, #1
{
10002f5a:	b510      	push	{r4, lr}
	while (frequency > 1000000) {
10002f5c:	2100      	movs	r1, #0
		frequency /= 2U;
		timestamp_div *= 2U;
10002f5e:	001c      	movs	r4, r3
	while (frequency > 1000000) {
10002f60:	4a07      	ldr	r2, [pc, #28]	; (10002f80 <log_output_timestamp_freq_set+0x28>)
10002f62:	4290      	cmp	r0, r2
10002f64:	d807      	bhi.n	10002f76 <log_output_timestamp_freq_set+0x1e>
10002f66:	4a07      	ldr	r2, [pc, #28]	; (10002f84 <log_output_timestamp_freq_set+0x2c>)
10002f68:	2900      	cmp	r1, #0
10002f6a:	d100      	bne.n	10002f6e <log_output_timestamp_freq_set+0x16>
	timestamp_div = 1U;
10002f6c:	2301      	movs	r3, #1
	}

	freq = frequency;
}
10002f6e:	6013      	str	r3, [r2, #0]
	freq = frequency;
10002f70:	4b05      	ldr	r3, [pc, #20]	; (10002f88 <log_output_timestamp_freq_set+0x30>)
10002f72:	6018      	str	r0, [r3, #0]
}
10002f74:	bd10      	pop	{r4, pc}
		timestamp_div *= 2U;
10002f76:	0021      	movs	r1, r4
		frequency /= 2U;
10002f78:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
10002f7a:	005b      	lsls	r3, r3, #1
10002f7c:	e7f1      	b.n	10002f62 <log_output_timestamp_freq_set+0xa>
10002f7e:	46c0      	nop			; (mov r8, r8)
10002f80:	000f4240 	.word	0x000f4240
10002f84:	200001f4 	.word	0x200001f4
10002f88:	200001f8 	.word	0x200001f8

10002f8c <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
10002f8c:	4b01      	ldr	r3, [pc, #4]	; (10002f94 <format_set+0x8>)
	return 0;
}
10002f8e:	2000      	movs	r0, #0
	log_format_current = log_type;
10002f90:	6019      	str	r1, [r3, #0]
}
10002f92:	4770      	bx	lr
10002f94:	20000210 	.word	0x20000210

10002f98 <panic>:
	if ((rc == 0) && (pm_state == PM_DEVICE_STATE_SUSPENDED)) {
		pm_device_action_run(uart_dev, PM_DEVICE_ACTION_RESUME);
	}
#endif /* CONFIG_PM_DEVICE */

	in_panic = true;
10002f98:	2201      	movs	r2, #1
{
10002f9a:	b510      	push	{r4, lr}
	in_panic = true;
10002f9c:	4b02      	ldr	r3, [pc, #8]	; (10002fa8 <panic+0x10>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
10002f9e:	4803      	ldr	r0, [pc, #12]	; (10002fac <panic+0x14>)
10002fa0:	701a      	strb	r2, [r3, #0]
10002fa2:	f002 f96a 	bl	1000527a <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
10002fa6:	bd10      	pop	{r4, pc}
10002fa8:	2000029a 	.word	0x2000029a
10002fac:	10005e54 	.word	0x10005e54

10002fb0 <process>:
{
10002fb0:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
10002fb2:	4b05      	ldr	r3, [pc, #20]	; (10002fc8 <process+0x18>)
{
10002fb4:	000c      	movs	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
10002fb6:	6818      	ldr	r0, [r3, #0]
10002fb8:	f7ff fd4a 	bl	10002a50 <log_format_func_t_get>
	log_output_func(&log_output_uart, &msg->log, flags);
10002fbc:	220f      	movs	r2, #15
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
10002fbe:	0003      	movs	r3, r0
	log_output_func(&log_output_uart, &msg->log, flags);
10002fc0:	0021      	movs	r1, r4
10002fc2:	4802      	ldr	r0, [pc, #8]	; (10002fcc <process+0x1c>)
10002fc4:	4798      	blx	r3
}
10002fc6:	bd10      	pop	{r4, pc}
10002fc8:	20000210 	.word	0x20000210
10002fcc:	10005e54 	.word	0x10005e54

10002fd0 <char_out>:
{
10002fd0:	b570      	push	{r4, r5, r6, lr}
10002fd2:	000d      	movs	r5, r1
10002fd4:	0004      	movs	r4, r0
10002fd6:	1846      	adds	r6, r0, r1
		for (size_t i = 0; i < length; i++) {
10002fd8:	42b4      	cmp	r4, r6
10002fda:	d101      	bne.n	10002fe0 <char_out+0x10>
}
10002fdc:	0028      	movs	r0, r5
10002fde:	bd70      	pop	{r4, r5, r6, pc}
			uart_poll_out(uart_dev, data[i]);
10002fe0:	7821      	ldrb	r1, [r4, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
10002fe2:	4803      	ldr	r0, [pc, #12]	; (10002ff0 <char_out+0x20>)
10002fe4:	3401      	adds	r4, #1
10002fe6:	6883      	ldr	r3, [r0, #8]
10002fe8:	685b      	ldr	r3, [r3, #4]
10002fea:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
10002fec:	e7f4      	b.n	10002fd8 <char_out+0x8>
10002fee:	46c0      	nop			; (mov r8, r8)
10002ff0:	10005c0c 	.word	0x10005c0c

10002ff4 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
10002ff4:	4901      	ldr	r1, [pc, #4]	; (10002ffc <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
10002ff6:	2210      	movs	r2, #16
	str	r2, [r1]
10002ff8:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
10002ffa:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
10002ffc:	e000ed10 	.word	0xe000ed10

10003000 <arch_cpu_idle>:
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
10003000:	f3bf 8f4f 	dsb	sy
10003004:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
10003006:	b662      	cpsie	i
	isb
10003008:	f3bf 8f6f 	isb	sy

	bx	lr
1000300c:	4770      	bx	lr
1000300e:	46c0      	nop			; (mov r8, r8)

10003010 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
10003010:	b5f0      	push	{r4, r5, r6, r7, lr}
10003012:	0007      	movs	r7, r0
10003014:	000d      	movs	r5, r1
10003016:	b087      	sub	sp, #28

	if (esf != NULL) {
10003018:	2900      	cmp	r1, #0
1000301a:	d039      	beq.n	10003090 <z_arm_fatal_error+0x80>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
1000301c:	2400      	movs	r4, #0
1000301e:	688b      	ldr	r3, [r1, #8]
10003020:	4e1e      	ldr	r6, [pc, #120]	; (1000309c <z_arm_fatal_error+0x8c>)
10003022:	9305      	str	r3, [sp, #20]
10003024:	684b      	ldr	r3, [r1, #4]
10003026:	2201      	movs	r2, #1
10003028:	9304      	str	r3, [sp, #16]
1000302a:	680b      	ldr	r3, [r1, #0]
1000302c:	0020      	movs	r0, r4
1000302e:	9303      	str	r3, [sp, #12]
10003030:	4b1b      	ldr	r3, [pc, #108]	; (100030a0 <z_arm_fatal_error+0x90>)
10003032:	0031      	movs	r1, r6
10003034:	9302      	str	r3, [sp, #8]
10003036:	9401      	str	r4, [sp, #4]
10003038:	0023      	movs	r3, r4
1000303a:	9400      	str	r4, [sp, #0]
1000303c:	f002 f92a 	bl	10005294 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
10003040:	696b      	ldr	r3, [r5, #20]
10003042:	2201      	movs	r2, #1
10003044:	9305      	str	r3, [sp, #20]
10003046:	692b      	ldr	r3, [r5, #16]
10003048:	0031      	movs	r1, r6
1000304a:	9304      	str	r3, [sp, #16]
1000304c:	68eb      	ldr	r3, [r5, #12]
1000304e:	0020      	movs	r0, r4
10003050:	9303      	str	r3, [sp, #12]
10003052:	4b14      	ldr	r3, [pc, #80]	; (100030a4 <z_arm_fatal_error+0x94>)
10003054:	9401      	str	r4, [sp, #4]
10003056:	9302      	str	r3, [sp, #8]
10003058:	9400      	str	r4, [sp, #0]
1000305a:	0023      	movs	r3, r4
1000305c:	f002 f91a 	bl	10005294 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
10003060:	69eb      	ldr	r3, [r5, #28]
10003062:	2201      	movs	r2, #1
10003064:	9303      	str	r3, [sp, #12]
10003066:	4b10      	ldr	r3, [pc, #64]	; (100030a8 <z_arm_fatal_error+0x98>)
10003068:	0031      	movs	r1, r6
1000306a:	0020      	movs	r0, r4
1000306c:	9302      	str	r3, [sp, #8]
1000306e:	9401      	str	r4, [sp, #4]
10003070:	0023      	movs	r3, r4
10003072:	9400      	str	r4, [sp, #0]
10003074:	f002 f90e 	bl	10005294 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
10003078:	69ab      	ldr	r3, [r5, #24]
1000307a:	2201      	movs	r2, #1
1000307c:	9303      	str	r3, [sp, #12]
1000307e:	4b0b      	ldr	r3, [pc, #44]	; (100030ac <z_arm_fatal_error+0x9c>)
10003080:	0031      	movs	r1, r6
10003082:	9302      	str	r3, [sp, #8]
10003084:	0020      	movs	r0, r4
10003086:	0023      	movs	r3, r4
10003088:	9401      	str	r4, [sp, #4]
1000308a:	9400      	str	r4, [sp, #0]
1000308c:	f002 f902 	bl	10005294 <z_log_msg_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
10003090:	0029      	movs	r1, r5
10003092:	0038      	movs	r0, r7
10003094:	f001 f8ec 	bl	10004270 <z_fatal_error>
}
10003098:	b007      	add	sp, #28
1000309a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000309c:	10005d90 	.word	0x10005d90
100030a0:	100060df 	.word	0x100060df
100030a4:	1000610e 	.word	0x1000610e
100030a8:	1000613d 	.word	0x1000613d
100030ac:	1000614c 	.word	0x1000614c

100030b0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
100030b0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
100030b2:	0600      	lsls	r0, r0, #24
100030b4:	d405      	bmi.n	100030c2 <arch_irq_enable+0x12>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100030b6:	221f      	movs	r2, #31
100030b8:	401a      	ands	r2, r3
100030ba:	2301      	movs	r3, #1
100030bc:	4093      	lsls	r3, r2
100030be:	4a01      	ldr	r2, [pc, #4]	; (100030c4 <arch_irq_enable+0x14>)
100030c0:	6013      	str	r3, [r2, #0]
}
100030c2:	4770      	bx	lr
100030c4:	e000e100 	.word	0xe000e100

100030c8 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
100030c8:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100030ca:	25ff      	movs	r5, #255	; 0xff
100030cc:	2203      	movs	r2, #3
100030ce:	000b      	movs	r3, r1
100030d0:	0029      	movs	r1, r5
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
100030d2:	b240      	sxtb	r0, r0
100030d4:	4002      	ands	r2, r0
100030d6:	00d2      	lsls	r2, r2, #3
100030d8:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100030da:	015b      	lsls	r3, r3, #5
100030dc:	402b      	ands	r3, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100030de:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100030e0:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
100030e2:	2800      	cmp	r0, #0
100030e4:	db0a      	blt.n	100030fc <z_arm_irq_priority_set+0x34>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100030e6:	24c0      	movs	r4, #192	; 0xc0
100030e8:	4a0a      	ldr	r2, [pc, #40]	; (10003114 <z_arm_irq_priority_set+0x4c>)
100030ea:	0880      	lsrs	r0, r0, #2
100030ec:	0080      	lsls	r0, r0, #2
100030ee:	1880      	adds	r0, r0, r2
100030f0:	00a4      	lsls	r4, r4, #2
100030f2:	5902      	ldr	r2, [r0, r4]
100030f4:	400a      	ands	r2, r1
100030f6:	4313      	orrs	r3, r2
100030f8:	5103      	str	r3, [r0, r4]
}
100030fa:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100030fc:	220f      	movs	r2, #15
100030fe:	4010      	ands	r0, r2
10003100:	3808      	subs	r0, #8
10003102:	4a05      	ldr	r2, [pc, #20]	; (10003118 <z_arm_irq_priority_set+0x50>)
10003104:	0880      	lsrs	r0, r0, #2
10003106:	0080      	lsls	r0, r0, #2
10003108:	1880      	adds	r0, r0, r2
1000310a:	69c2      	ldr	r2, [r0, #28]
1000310c:	4011      	ands	r1, r2
1000310e:	4319      	orrs	r1, r3
10003110:	61c1      	str	r1, [r0, #28]
10003112:	e7f2      	b.n	100030fa <z_arm_irq_priority_set+0x32>
10003114:	e000e100 	.word	0xe000e100
10003118:	e000ed00 	.word	0xe000ed00

1000311c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
1000311c:	bf30      	wfi
    b z_SysNmiOnReset
1000311e:	e7fd      	b.n	1000311c <z_SysNmiOnReset>

10003120 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10003120:	22ff      	movs	r2, #255	; 0xff
10003122:	4b08      	ldr	r3, [pc, #32]	; (10003144 <z_arm_prep_c+0x24>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
10003124:	b510      	push	{r4, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
10003126:	4393      	bics	r3, r2
10003128:	4a07      	ldr	r2, [pc, #28]	; (10003148 <z_arm_prep_c+0x28>)
1000312a:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1000312c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
10003130:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
10003134:	f001 f942 	bl	100043bc <z_bss_zero>
	z_data_copy();
10003138:	f001 fd82 	bl	10004c40 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
1000313c:	f000 f93a 	bl	100033b4 <z_arm_interrupt_init>
	z_cstart();
10003140:	f001 f97c 	bl	1000443c <z_cstart>
10003144:	10000100 	.word	0x10000100
10003148:	e000ed00 	.word	0xe000ed00

1000314c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
1000314c:	4a08      	ldr	r2, [pc, #32]	; (10003170 <arch_swap+0x24>)
	_current->arch.swap_return_value = _k_neg_eagain;
1000314e:	4909      	ldr	r1, [pc, #36]	; (10003174 <arch_swap+0x28>)
	_current->arch.basepri = key;
10003150:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
10003152:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
10003154:	6698      	str	r0, [r3, #104]	; 0x68
	_current->arch.swap_return_value = _k_neg_eagain;
10003156:	66d9      	str	r1, [r3, #108]	; 0x6c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10003158:	2380      	movs	r3, #128	; 0x80
1000315a:	4907      	ldr	r1, [pc, #28]	; (10003178 <arch_swap+0x2c>)
1000315c:	055b      	lsls	r3, r3, #21
1000315e:	6848      	ldr	r0, [r1, #4]
10003160:	4303      	orrs	r3, r0
10003162:	604b      	str	r3, [r1, #4]
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	if (key != 0U) {
		return;
	}
	__asm__ volatile(
10003164:	b662      	cpsie	i
10003166:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
1000316a:	6893      	ldr	r3, [r2, #8]
1000316c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
}
1000316e:	4770      	bx	lr
10003170:	20000264 	.word	0x20000264
10003174:	10005f74 	.word	0x10005f74
10003178:	e000ed00 	.word	0xe000ed00

1000317c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
1000317c:	4913      	ldr	r1, [pc, #76]	; (100031cc <_thread_irq_disabled+0x1e>)
    ldr r2, [r1, #_kernel_offset_to_current]
1000317e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
10003180:	4813      	ldr	r0, [pc, #76]	; (100031d0 <_thread_irq_disabled+0x22>)
    add r0, r2
10003182:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
10003184:	f3ef 8c09 	mrs	ip, PSP
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    /* Store current r4-r7 */
    stmea r0!, {r4-r7}
10003188:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    /* copy r8-r12 into r3-r7 */
    mov r3, r8
1000318a:	4643      	mov	r3, r8
    mov r4, r9
1000318c:	464c      	mov	r4, r9
    mov r5, r10
1000318e:	4655      	mov	r5, sl
    mov r6, r11
10003190:	465e      	mov	r6, fp
    mov r7, ip
10003192:	4667      	mov	r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
10003194:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10003196:	b672      	cpsid	i
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
10003198:	4f0e      	ldr	r7, [pc, #56]	; (100031d4 <_thread_irq_disabled+0x26>)
    ldr v3, =_SCS_ICSR_UNPENDSV
1000319a:	4e0f      	ldr	r6, [pc, #60]	; (100031d8 <_thread_irq_disabled+0x2a>)
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
1000319c:	694a      	ldr	r2, [r1, #20]

    str r2, [r1, #_kernel_offset_to_current]
1000319e:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
100031a0:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
100031a2:	6e90      	ldr	r0, [r2, #104]	; 0x68
    movs r3, #0
100031a4:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
100031a6:	6693      	str	r3, [r2, #104]	; 0x68
     * maps to PRIMASK.
     *
     * Only enable interrupts if value is 0, meaning interrupts
     * were enabled before irq_lock was called.
     */
    cmp r0, #0
100031a8:	2800      	cmp	r0, #0
    bne _thread_irq_disabled
100031aa:	d100      	bne.n	100031ae <_thread_irq_disabled>
    cpsie i
100031ac:	b662      	cpsie	i

100031ae <_thread_irq_disabled>:
     */
    isb

#endif

    ldr r4, =_thread_offset_to_callee_saved
100031ae:	4c08      	ldr	r4, [pc, #32]	; (100031d0 <_thread_irq_disabled+0x22>)
    adds r0, r2, r4
100031b0:	1910      	adds	r0, r2, r4

    /* restore r4-r12 for new thread */
    /* first restore r8-r12 located after r4-r7 (4*4bytes) */
    adds r0, #16
100031b2:	3010      	adds	r0, #16
    ldmia r0!, {r3-r7}
100031b4:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
    /* move to correct registers */
    mov r8, r3
100031b6:	4698      	mov	r8, r3
    mov r9, r4
100031b8:	46a1      	mov	r9, r4
    mov r10, r5
100031ba:	46aa      	mov	sl, r5
    mov r11, r6
100031bc:	46b3      	mov	fp, r6
    mov ip, r7
100031be:	46bc      	mov	ip, r7
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
100031c0:	3824      	subs	r0, #36	; 0x24
    ldmia r0!, {r4-r7}
100031c2:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
100031c4:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
100031c8:	4770      	bx	lr
100031ca:	0000      	.short	0x0000
    ldr r1, =_kernel
100031cc:	20000264 	.word	0x20000264
    ldr r0, =_thread_offset_to_callee_saved
100031d0:	00000030 	.word	0x00000030
    ldr v4, =_SCS_ICSR
100031d4:	e000ed04 	.word	0xe000ed04
    ldr v3, =_SCS_ICSR_UNPENDSV
100031d8:	08000000 	.word	0x08000000

100031dc <z_arm_svc>:
SECTION_FUNC(TEXT, z_arm_svc)
  /* Use EXC_RETURN state to find out if stack frame is on the
   * MSP or PSP
   */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
  movs r0, #_EXC_RETURN_SPSEL_Msk
100031dc:	2004      	movs	r0, #4
  mov r1, lr
100031de:	4671      	mov	r1, lr
  tst r1, r0
100031e0:	4201      	tst	r1, r0
  beq _stack_frame_msp
100031e2:	d002      	beq.n	100031ea <_stack_frame_msp>
  mrs r0, PSP
100031e4:	f3ef 8009 	mrs	r0, PSP
  bne _stack_frame_endif
100031e8:	d101      	bne.n	100031ee <_stack_frame_endif>

100031ea <_stack_frame_msp>:
_stack_frame_msp:
  mrs r0, MSP
100031ea:	f3ef 8008 	mrs	r0, MSP

100031ee <_stack_frame_endif>:
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
100031ee:	6981      	ldr	r1, [r0, #24]
    /* SVC is a two-byte instruction, point to it and read the
     * SVC number (lower byte of SCV instruction)
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
100031f0:	3902      	subs	r1, #2
    ldrb r1, [r1]
100031f2:	7809      	ldrb	r1, [r1, #0]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
100031f4:	2902      	cmp	r1, #2
    beq _oops
100031f6:	d0ff      	beq.n	100031f8 <_oops>

100031f8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
100031f8:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
100031fa:	f002 f85a 	bl	100052b2 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
100031fe:	bd01      	pop	{r0, pc}

10003200 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
10003200:	b510      	push	{r4, lr}
	iframe->pc = (uint32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
10003202:	3a20      	subs	r2, #32
#endif
	iframe->a1 = (uint32_t)entry;
10003204:	6013      	str	r3, [r2, #0]
	iframe->a2 = (uint32_t)p1;
10003206:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
10003208:	2401      	movs	r4, #1
	iframe->a2 = (uint32_t)p1;
1000320a:	6053      	str	r3, [r2, #4]
	iframe->a3 = (uint32_t)p2;
1000320c:	9b03      	ldr	r3, [sp, #12]
	iframe->pc &= 0xfffffffe;
1000320e:	4906      	ldr	r1, [pc, #24]	; (10003228 <arch_new_thread+0x28>)
	iframe->a3 = (uint32_t)p2;
10003210:	6093      	str	r3, [r2, #8]
	iframe->a4 = (uint32_t)p3;
10003212:	9b04      	ldr	r3, [sp, #16]
	iframe->pc &= 0xfffffffe;
10003214:	43a1      	bics	r1, r4
	iframe->a4 = (uint32_t)p3;
10003216:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
10003218:	2380      	movs	r3, #128	; 0x80
1000321a:	045b      	lsls	r3, r3, #17
1000321c:	61d3      	str	r3, [r2, #28]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
1000321e:	2300      	movs	r3, #0
	iframe->pc &= 0xfffffffe;
10003220:	6191      	str	r1, [r2, #24]
	thread->callee_saved.psp = (uint32_t)iframe;
10003222:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
10003224:	6683      	str	r3, [r0, #104]	; 0x68
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
10003226:	bd10      	pop	{r4, pc}
10003228:	100050c5 	.word	0x100050c5

1000322c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
1000322c:	4b06      	ldr	r3, [pc, #24]	; (10003248 <arch_switch_to_main_thread+0x1c>)
1000322e:	6098      	str	r0, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
10003230:	1c10      	adds	r0, r2, #0
10003232:	f381 8809 	msr	PSP, r1
10003236:	2100      	movs	r1, #0
10003238:	b662      	cpsie	i
1000323a:	f3bf 8f6f 	isb	sy
1000323e:	2200      	movs	r2, #0
10003240:	2300      	movs	r3, #0
10003242:	f001 ff3f 	bl	100050c4 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
10003246:	46c0      	nop			; (mov r8, r8)
10003248:	20000264 	.word	0x20000264

1000324c <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
1000324c:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
1000324e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
10003252:	4905      	ldr	r1, [pc, #20]	; (10003268 <_isr_wrapper+0x1c>)
	subs r0, r1	/* get IRQ number */
10003254:	1a40      	subs	r0, r0, r1
	lsls r0, #3	/* table is 8-byte wide */
10003256:	00c0      	lsls	r0, r0, #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
10003258:	4904      	ldr	r1, [pc, #16]	; (1000326c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
1000325a:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
1000325c:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
1000325e:	4798      	blx	r3
#ifdef CONFIG_TRACING_ISR
	bl sys_trace_isr_exit
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
10003260:	bc09      	pop	{r0, r3}
	mov lr, r3
10003262:	469e      	mov	lr, r3
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
10003264:	4902      	ldr	r1, [pc, #8]	; (10003270 <_isr_wrapper+0x24>)
	bx r1
10003266:	4708      	bx	r1
	ldr r1, =16
10003268:	00000010 	.word	0x00000010
	ldr r1, =_sw_isr_table
1000326c:	10005c6c 	.word	0x10005c6c
	ldr r1, =z_arm_int_exit
10003270:	10003275 	.word	0x10003275

10003274 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
10003274:	4b04      	ldr	r3, [pc, #16]	; (10003288 <_EXIT_EXC+0x4>)

	ldr r1, [r3, #_kernel_offset_to_current]
10003276:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
10003278:	6958      	ldr	r0, [r3, #20]
	cmp r0, r1
1000327a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
1000327c:	d002      	beq.n	10003284 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
1000327e:	4903      	ldr	r1, [pc, #12]	; (1000328c <_EXIT_EXC+0x8>)
	ldr r2, =_SCS_ICSR_PENDSV
10003280:	4a03      	ldr	r2, [pc, #12]	; (10003290 <_EXIT_EXC+0xc>)
	str r2, [r1]
10003282:	600a      	str	r2, [r1, #0]

10003284 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
10003284:	4770      	bx	lr
10003286:	0000      	.short	0x0000
	ldr r3, =_kernel
10003288:	20000264 	.word	0x20000264
	ldr r1, =_SCS_ICSR
1000328c:	e000ed04 	.word	0xe000ed04
	ldr r2, =_SCS_ICSR_PENDSV
10003290:	10000000 	.word	0x10000000

10003294 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
10003294:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10003296:	4b38      	ldr	r3, [pc, #224]	; (10003378 <z_arm_fault+0xe4>)
{
10003298:	b091      	sub	sp, #68	; 0x44
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
1000329a:	685f      	ldr	r7, [r3, #4]
{
1000329c:	0004      	movs	r4, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
1000329e:	05fb      	lsls	r3, r7, #23
100032a0:	0ddb      	lsrs	r3, r3, #23
100032a2:	9307      	str	r3, [sp, #28]
100032a4:	b662      	cpsie	i
100032a6:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
100032aa:	4e34      	ldr	r6, [pc, #208]	; (1000337c <z_arm_fault+0xe8>)
100032ac:	0e13      	lsrs	r3, r2, #24
100032ae:	2bff      	cmp	r3, #255	; 0xff
100032b0:	d10d      	bne.n	100032ce <z_arm_fault+0x3a>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
100032b2:	3bf3      	subs	r3, #243	; 0xf3
100032b4:	4013      	ands	r3, r2
100032b6:	2b08      	cmp	r3, #8
100032b8:	d13f      	bne.n	1000333a <z_arm_fault+0xa6>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
100032ba:	2000      	movs	r0, #0
100032bc:	4b30      	ldr	r3, [pc, #192]	; (10003380 <z_arm_fault+0xec>)
100032be:	2201      	movs	r2, #1
100032c0:	9302      	str	r3, [sp, #8]
100032c2:	0031      	movs	r1, r6
100032c4:	0003      	movs	r3, r0
100032c6:	9001      	str	r0, [sp, #4]
100032c8:	9000      	str	r0, [sp, #0]
100032ca:	f002 f804 	bl	100052d6 <z_log_msg_runtime_create.constprop.0>
	*nested_exc = false;
100032ce:	2500      	movs	r5, #0
		return NULL;
100032d0:	002c      	movs	r4, r5
	switch (fault) {
100032d2:	9b07      	ldr	r3, [sp, #28]
100032d4:	2b03      	cmp	r3, #3
100032d6:	d136      	bne.n	10003346 <z_arm_fault+0xb2>
	PR_FAULT_INFO("***** HARD FAULT *****");
100032d8:	2700      	movs	r7, #0
100032da:	4b2a      	ldr	r3, [pc, #168]	; (10003384 <z_arm_fault+0xf0>)
100032dc:	2201      	movs	r2, #1
100032de:	9302      	str	r3, [sp, #8]
100032e0:	0031      	movs	r1, r6
100032e2:	003b      	movs	r3, r7
100032e4:	0038      	movs	r0, r7
100032e6:	9701      	str	r7, [sp, #4]
100032e8:	9700      	str	r7, [sp, #0]
100032ea:	f001 fff4 	bl	100052d6 <z_log_msg_runtime_create.constprop.0>
	uint16_t fault_insn = *(ret_addr - 1);
100032ee:	69a3      	ldr	r3, [r4, #24]
100032f0:	3b02      	subs	r3, #2
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
100032f2:	881a      	ldrh	r2, [r3, #0]
100032f4:	4b24      	ldr	r3, [pc, #144]	; (10003388 <z_arm_fault+0xf4>)
100032f6:	429a      	cmp	r2, r3
100032f8:	d139      	bne.n	1000336e <z_arm_fault+0xda>
		PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
100032fa:	6823      	ldr	r3, [r4, #0]
100032fc:	0031      	movs	r1, r6
100032fe:	9303      	str	r3, [sp, #12]
10003300:	4b22      	ldr	r3, [pc, #136]	; (1000338c <z_arm_fault+0xf8>)
10003302:	2201      	movs	r2, #1
10003304:	9302      	str	r3, [sp, #8]
10003306:	0038      	movs	r0, r7
10003308:	003b      	movs	r3, r7
1000330a:	9701      	str	r7, [sp, #4]
1000330c:	9700      	str	r7, [sp, #0]
1000330e:	f001 ffe2 	bl	100052d6 <z_log_msg_runtime_create.constprop.0>
		reason = esf->basic.r0;
10003312:	6826      	ldr	r6, [r4, #0]
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
10003314:	2220      	movs	r2, #32
10003316:	0021      	movs	r1, r4
10003318:	a808      	add	r0, sp, #32
1000331a:	f001 fffe 	bl	1000531a <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
1000331e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
10003320:	2d00      	cmp	r5, #0
10003322:	d026      	beq.n	10003372 <z_arm_fault+0xde>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
10003324:	05da      	lsls	r2, r3, #23
10003326:	d102      	bne.n	1000332e <z_arm_fault+0x9a>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
10003328:	4a19      	ldr	r2, [pc, #100]	; (10003390 <z_arm_fault+0xfc>)
1000332a:	4313      	orrs	r3, r2
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
1000332c:	930f      	str	r3, [sp, #60]	; 0x3c

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
1000332e:	0030      	movs	r0, r6
10003330:	a908      	add	r1, sp, #32
10003332:	f7ff fe6d 	bl	10003010 <z_arm_fatal_error>
}
10003336:	b011      	add	sp, #68	; 0x44
10003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
			*nested_exc = true;
1000333a:	2501      	movs	r5, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
1000333c:	0712      	lsls	r2, r2, #28
1000333e:	d5c8      	bpl.n	100032d2 <z_arm_fault+0x3e>
			ptr_esf =  (z_arch_esf_t *)psp;
10003340:	000c      	movs	r4, r1
	*nested_exc = false;
10003342:	2500      	movs	r5, #0
10003344:	e7c5      	b.n	100032d2 <z_arm_fault+0x3e>
	PR_FAULT_INFO("***** %s %d) *****",
10003346:	23f8      	movs	r3, #248	; 0xf8
10003348:	005b      	lsls	r3, r3, #1
1000334a:	4a12      	ldr	r2, [pc, #72]	; (10003394 <z_arm_fault+0x100>)
1000334c:	421f      	tst	r7, r3
1000334e:	d000      	beq.n	10003352 <z_arm_fault+0xbe>
10003350:	4a11      	ldr	r2, [pc, #68]	; (10003398 <z_arm_fault+0x104>)
10003352:	2000      	movs	r0, #0
10003354:	9b07      	ldr	r3, [sp, #28]
10003356:	9203      	str	r2, [sp, #12]
10003358:	3b10      	subs	r3, #16
1000335a:	9304      	str	r3, [sp, #16]
1000335c:	4b0f      	ldr	r3, [pc, #60]	; (1000339c <z_arm_fault+0x108>)
1000335e:	2201      	movs	r2, #1
10003360:	9302      	str	r3, [sp, #8]
10003362:	0031      	movs	r1, r6
10003364:	0003      	movs	r3, r0
10003366:	9001      	str	r0, [sp, #4]
10003368:	9000      	str	r0, [sp, #0]
1000336a:	f001 ffb4 	bl	100052d6 <z_log_msg_runtime_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
1000336e:	2600      	movs	r6, #0
10003370:	e7d0      	b.n	10003314 <z_arm_fault+0x80>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
10003372:	0a5b      	lsrs	r3, r3, #9
10003374:	025b      	lsls	r3, r3, #9
10003376:	e7d9      	b.n	1000332c <z_arm_fault+0x98>
10003378:	e000ed00 	.word	0xe000ed00
1000337c:	10005d90 	.word	0x10005d90
10003380:	100061a8 	.word	0x100061a8
10003384:	100061d3 	.word	0x100061d3
10003388:	0000df02 	.word	0x0000df02
1000338c:	100061ea 	.word	0x100061ea
10003390:	000001ff 	.word	0x000001ff
10003394:	1000617a 	.word	0x1000617a
10003398:	1000618f 	.word	0x1000618f
1000339c:	10006206 	.word	0x10006206

100033a0 <z_arm_exc_spurious>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
100033a0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
100033a4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
100033a8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
100033aa:	4672      	mov	r2, lr
	bl z_arm_fault
100033ac:	f7ff ff72 	bl	10003294 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
100033b0:	bd01      	pop	{r0, pc}
100033b2:	46c0      	nop			; (mov r8, r8)

100033b4 <z_arm_interrupt_init>:
 * interrupt locking via BASEPRI works as expected.
 *
 */

void z_arm_interrupt_init(void)
{
100033b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100033b6:	24c0      	movs	r4, #192	; 0xc0
	int irq = 0;
100033b8:	2200      	movs	r2, #0
100033ba:	2603      	movs	r6, #3
100033bc:	25ff      	movs	r5, #255	; 0xff
100033be:	00a4      	lsls	r4, r4, #2
100033c0:	0010      	movs	r0, r2
100033c2:	002f      	movs	r7, r5
100033c4:	4030      	ands	r0, r6
100033c6:	00c0      	lsls	r0, r0, #3
100033c8:	4087      	lsls	r7, r0
100033ca:	4905      	ldr	r1, [pc, #20]	; (100033e0 <z_arm_interrupt_init+0x2c>)
100033cc:	0893      	lsrs	r3, r2, #2
100033ce:	009b      	lsls	r3, r3, #2
100033d0:	185b      	adds	r3, r3, r1
100033d2:	5919      	ldr	r1, [r3, r4]

	for (; irq < CONFIG_NUM_IRQS; irq++) {
100033d4:	3201      	adds	r2, #1
100033d6:	43b9      	bics	r1, r7
100033d8:	5119      	str	r1, [r3, r4]
100033da:	2a1a      	cmp	r2, #26
100033dc:	d1f0      	bne.n	100033c0 <z_arm_interrupt_init+0xc>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
100033de:	bdf0      	pop	{r4, r5, r6, r7, pc}
100033e0:	e000e100 	.word	0xe000e100

100033e4 <__start>:
    bl z_arm_init_arch_hw_at_boot
#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
100033e4:	b672      	cpsid	i

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
100033e6:	4807      	ldr	r0, [pc, #28]	; (10003404 <__start+0x20>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
100033e8:	4907      	ldr	r1, [pc, #28]	; (10003408 <__start+0x24>)
    adds r0, r0, r1
100033ea:	1840      	adds	r0, r0, r1
    msr PSP, r0
100033ec:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
100033f0:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
100033f4:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
100033f6:	4308      	orrs	r0, r1
    msr CONTROL, r0
100033f8:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
100033fc:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
10003400:	f7ff fe8e 	bl	10003120 <z_arm_prep_c>
    ldr r0, =z_interrupt_stacks
10003404:	200002a0 	.word	0x200002a0
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10003408:	00000800 	.word	0x00000800

1000340c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
1000340c:	b510      	push	{r4, lr}
	if (_current == thread) {
1000340e:	4b0a      	ldr	r3, [pc, #40]	; (10003438 <z_impl_k_thread_abort+0x2c>)
10003410:	689b      	ldr	r3, [r3, #8]
10003412:	4283      	cmp	r3, r0
10003414:	d10d      	bne.n	10003432 <z_impl_k_thread_abort+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10003416:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
1000341a:	2b00      	cmp	r3, #0
1000341c:	d009      	beq.n	10003432 <z_impl_k_thread_abort+0x26>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
1000341e:	2280      	movs	r2, #128	; 0x80
10003420:	4b06      	ldr	r3, [pc, #24]	; (1000343c <z_impl_k_thread_abort+0x30>)
10003422:	0552      	lsls	r2, r2, #21
10003424:	6859      	ldr	r1, [r3, #4]
10003426:	430a      	orrs	r2, r1
10003428:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
1000342a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
1000342c:	4904      	ldr	r1, [pc, #16]	; (10003440 <z_impl_k_thread_abort+0x34>)
1000342e:	400a      	ands	r2, r1
10003430:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
10003432:	f001 fba9 	bl	10004b88 <z_thread_abort>
}
10003436:	bd10      	pop	{r4, pc}
10003438:	20000264 	.word	0x20000264
1000343c:	e000ed00 	.word	0xe000ed00
10003440:	ffff7fff 	.word	0xffff7fff

10003444 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
10003444:	4b01      	ldr	r3, [pc, #4]	; (1000344c <__stdout_hook_install+0x8>)
10003446:	6018      	str	r0, [r3, #0]
}
10003448:	4770      	bx	lr
1000344a:	46c0      	nop			; (mov r8, r8)
1000344c:	200000a8 	.word	0x200000a8

10003450 <rp2040_init>:
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to set
 */
__force_inline static void hw_set_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003450:	4b0e      	ldr	r3, [pc, #56]	; (1000348c <rp2040_init+0x3c>)
10003452:	4a0f      	ldr	r2, [pc, #60]	; (10003490 <rp2040_init+0x40>)
#endif

LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);

static int rp2040_init(const struct device *arg)
{
10003454:	b570      	push	{r4, r5, r6, lr}
10003456:	601a      	str	r2, [r3, #0]
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to clear
 */
__force_inline static void hw_clear_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003458:	4d0e      	ldr	r5, [pc, #56]	; (10003494 <rp2040_init+0x44>)
1000345a:	4b0f      	ldr	r3, [pc, #60]	; (10003498 <rp2040_init+0x48>)
 *
 * \param bits Bit pattern indicating blocks to unreset. See \ref reset_bitmask
 */
static inline void unreset_block_wait(uint32_t bits) {
    hw_clear_bits(&resets_hw->reset, bits);
    while (~resets_hw->reset_done & bits)
1000345c:	4c0f      	ldr	r4, [pc, #60]	; (1000349c <rp2040_init+0x4c>)
1000345e:	602b      	str	r3, [r5, #0]
10003460:	0019      	movs	r1, r3
10003462:	68a2      	ldr	r2, [r4, #8]
10003464:	4391      	bics	r1, r2
10003466:	d1fb      	bne.n	10003460 <rp2040_init+0x10>
			   ~(RESETS_RESET_ADC_BITS | RESETS_RESET_RTC_BITS |
			     RESETS_RESET_SPI0_BITS | RESETS_RESET_SPI1_BITS |
			     RESETS_RESET_UART0_BITS | RESETS_RESET_UART1_BITS |
			     RESETS_RESET_USBCTRL_BITS | RESETS_RESET_PWM_BITS));

	clocks_init();
10003468:	f000 fcf2 	bl	10003e50 <clocks_init>
1000346c:	4b0c      	ldr	r3, [pc, #48]	; (100034a0 <rp2040_init+0x50>)
1000346e:	602b      	str	r3, [r5, #0]
10003470:	68a3      	ldr	r3, [r4, #8]
10003472:	01db      	lsls	r3, r3, #7
10003474:	3380      	adds	r3, #128	; 0x80
10003476:	d1fb      	bne.n	10003470 <rp2040_init+0x20>
	__asm__ volatile("mrs %0, PRIMASK;"
10003478:	f3ef 8310 	mrs	r3, PRIMASK
1000347c:	b672      	cpsid	i
	if (key != 0U) {
1000347e:	2b00      	cmp	r3, #0
10003480:	d102      	bne.n	10003488 <rp2040_init+0x38>
	__asm__ volatile(
10003482:	b662      	cpsie	i
10003484:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
10003488:	2000      	movs	r0, #0
1000348a:	bd70      	pop	{r4, r5, r6, pc}
1000348c:	4000e000 	.word	0x4000e000
10003490:	ffffcdbf 	.word	0xffffcdbf
10003494:	4000f000 	.word	0x4000f000
10003498:	003c3ffe 	.word	0x003c3ffe
1000349c:	4000c000 	.word	0x4000c000
100034a0:	01ffffff 	.word	0x01ffffff

100034a4 <adc_rpi_init>:
 * @param dev RaspberryPi Pico ADC device
 *
 * @return 0 on success
 */
static int adc_rpi_init(const struct device *dev)
{
100034a4:	b510      	push	{r4, lr}
	const struct adc_rpi_config *config = dev->config;
	struct adc_rpi_data *data = dev->data;

	config->irq_configure();
100034a6:	6843      	ldr	r3, [r0, #4]
	struct adc_rpi_data *data = dev->data;
100034a8:	6904      	ldr	r4, [r0, #16]
	config->irq_configure();
100034aa:	685b      	ldr	r3, [r3, #4]
100034ac:	4798      	blx	r3
 * \param addr Address of writable register
 * \param values Bits values
 * \param write_mask Mask of bits to change
 */
__force_inline static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100034ae:	4b0e      	ldr	r3, [pc, #56]	; (100034e8 <adc_rpi_init+0x44>)
100034b0:	681a      	ldr	r2, [r3, #0]
100034b2:	4b0e      	ldr	r3, [pc, #56]	; (100034ec <adc_rpi_init+0x48>)
100034b4:	4053      	eors	r3, r2
100034b6:	4a0e      	ldr	r2, [pc, #56]	; (100034f0 <adc_rpi_init+0x4c>)
100034b8:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100034ba:	4a0e      	ldr	r2, [pc, #56]	; (100034f4 <adc_rpi_init+0x50>)
100034bc:	6013      	str	r3, [r2, #0]
 *
 * \param clkdiv If non-zero, conversion will be started at intervals rather than back to back.
 */
static inline void adc_set_clkdiv(float clkdiv) {
    invalid_params_if(ADC, clkdiv >= 1 << (ADC_DIV_INT_MSB - ADC_DIV_INT_LSB + 1));
    adc_hw->div = (uint32_t)(clkdiv * (float) (1 << ADC_DIV_INT_LSB));
100034be:	2200      	movs	r2, #0
100034c0:	4b0d      	ldr	r3, [pc, #52]	; (100034f8 <adc_rpi_init+0x54>)
100034c2:	611a      	str	r2, [r3, #16]
	adc_hw->cs = ADC_CS_EN_BITS;
100034c4:	3201      	adds	r2, #1
100034c6:	601a      	str	r2, [r3, #0]
	while (!(adc_hw->cs & ADC_CS_READY_BITS))
100034c8:	32ff      	adds	r2, #255	; 0xff
100034ca:	6819      	ldr	r1, [r3, #0]
100034cc:	4211      	tst	r1, r2
100034ce:	d0fc      	beq.n	100034ca <adc_rpi_init+0x26>
 *  \ingroup hardware_adc
 *
 * \param enabled Set to true to enable the ADC interrupts, false to disable
 */
static inline void adc_irq_set_enabled(bool enabled) {
    adc_hw->inte = !!enabled;
100034d0:	2201      	movs	r2, #1
100034d2:	619a      	str	r2, [r3, #24]
	k_sem_give(&ctx->lock);
}

static inline void adc_context_unlock_unconditionally(struct adc_context *ctx)
{
	if (!k_sem_count_get(&ctx->lock)) {
100034d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
100034d6:	2b00      	cmp	r3, #0
100034d8:	d103      	bne.n	100034e2 <adc_rpi_init+0x3e>
		k_sem_give(&ctx->lock);
100034da:	0020      	movs	r0, r4
100034dc:	3040      	adds	r0, #64	; 0x40
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
100034de:	f001 f879 	bl	100045d4 <z_impl_k_sem_give>
	adc_irq_set_enabled(true);

	adc_context_unlock_unconditionally(&data->ctx);

	return 0;
}
100034e2:	2000      	movs	r0, #0
100034e4:	bd10      	pop	{r4, pc}
100034e6:	46c0      	nop			; (mov r8, r8)
100034e8:	4004c008 	.word	0x4004c008
100034ec:	01000007 	.word	0x01000007
100034f0:	0f00000f 	.word	0x0f00000f
100034f4:	4004d008 	.word	0x4004d008
100034f8:	4004c000 	.word	0x4004c000

100034fc <adc_rpi_channel_setup>:
{
100034fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (channel_cfg->channel_id >= config->num_channels) {
100034fe:	6840      	ldr	r0, [r0, #4]
10003500:	790a      	ldrb	r2, [r1, #4]
10003502:	7800      	ldrb	r0, [r0, #0]
10003504:	06d3      	lsls	r3, r2, #27
10003506:	0edb      	lsrs	r3, r3, #27
10003508:	4298      	cmp	r0, r3
1000350a:	d80e      	bhi.n	1000352a <adc_rpi_channel_setup+0x2e>
		LOG_ERR("unsupported channel id '%d'", channel_cfg->channel_id);
1000350c:	2000      	movs	r0, #0
1000350e:	9303      	str	r3, [sp, #12]
10003510:	4b1a      	ldr	r3, [pc, #104]	; (1000357c <adc_rpi_channel_setup+0x80>)
10003512:	2201      	movs	r2, #1
10003514:	9302      	str	r3, [sp, #8]
10003516:	491a      	ldr	r1, [pc, #104]	; (10003580 <adc_rpi_channel_setup+0x84>)
10003518:	0003      	movs	r3, r0
1000351a:	9001      	str	r0, [sp, #4]
1000351c:	9000      	str	r0, [sp, #0]
1000351e:	f001 ff1b 	bl	10005358 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
10003522:	2086      	movs	r0, #134	; 0x86
		return -EINVAL;
10003524:	4240      	negs	r0, r0
}
10003526:	b004      	add	sp, #16
10003528:	bd10      	pop	{r4, pc}
	if (channel_cfg->acquisition_time != ADC_ACQ_TIME_DEFAULT) {
1000352a:	8848      	ldrh	r0, [r1, #2]
1000352c:	2800      	cmp	r0, #0
1000352e:	d00b      	beq.n	10003548 <adc_rpi_channel_setup+0x4c>
		LOG_ERR("Acquisition time is not valid");
10003530:	2000      	movs	r0, #0
10003532:	4b14      	ldr	r3, [pc, #80]	; (10003584 <adc_rpi_channel_setup+0x88>)
10003534:	4912      	ldr	r1, [pc, #72]	; (10003580 <adc_rpi_channel_setup+0x84>)
10003536:	9302      	str	r3, [sp, #8]
10003538:	0003      	movs	r3, r0
1000353a:	9001      	str	r0, [sp, #4]
1000353c:	9000      	str	r0, [sp, #0]
		LOG_ERR("Gain is not valid");
1000353e:	2201      	movs	r2, #1
10003540:	f001 ff0a 	bl	10005358 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
10003544:	2016      	movs	r0, #22
10003546:	e7ed      	b.n	10003524 <adc_rpi_channel_setup+0x28>
	if (channel_cfg->differential) {
10003548:	2420      	movs	r4, #32
1000354a:	0013      	movs	r3, r2
1000354c:	4023      	ands	r3, r4
1000354e:	4222      	tst	r2, r4
10003550:	d009      	beq.n	10003566 <adc_rpi_channel_setup+0x6a>
		LOG_ERR("unsupported differential mode");
10003552:	4b0d      	ldr	r3, [pc, #52]	; (10003588 <adc_rpi_channel_setup+0x8c>)
10003554:	2201      	movs	r2, #1
10003556:	9302      	str	r3, [sp, #8]
10003558:	4909      	ldr	r1, [pc, #36]	; (10003580 <adc_rpi_channel_setup+0x84>)
1000355a:	0003      	movs	r3, r0
1000355c:	9001      	str	r0, [sp, #4]
1000355e:	9000      	str	r0, [sp, #0]
10003560:	f001 fefa 	bl	10005358 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
10003564:	e7dd      	b.n	10003522 <adc_rpi_channel_setup+0x26>
	if (channel_cfg->gain != ADC_GAIN_1) {
10003566:	780a      	ldrb	r2, [r1, #0]
	return 0;
10003568:	0018      	movs	r0, r3
	if (channel_cfg->gain != ADC_GAIN_1) {
1000356a:	2a08      	cmp	r2, #8
1000356c:	d0db      	beq.n	10003526 <adc_rpi_channel_setup+0x2a>
		LOG_ERR("Gain is not valid");
1000356e:	4a07      	ldr	r2, [pc, #28]	; (1000358c <adc_rpi_channel_setup+0x90>)
10003570:	4903      	ldr	r1, [pc, #12]	; (10003580 <adc_rpi_channel_setup+0x84>)
10003572:	9202      	str	r2, [sp, #8]
10003574:	9301      	str	r3, [sp, #4]
10003576:	9300      	str	r3, [sp, #0]
10003578:	e7e1      	b.n	1000353e <adc_rpi_channel_setup+0x42>
1000357a:	46c0      	nop			; (mov r8, r8)
1000357c:	1000621d 	.word	0x1000621d
10003580:	10005d68 	.word	0x10005d68
10003584:	10006239 	.word	0x10006239
10003588:	10006257 	.word	0x10006257
1000358c:	10006275 	.word	0x10006275

10003590 <adc_context_start_sampling>:
	data->channels = ctx->sequence.channels;
10003590:	0002      	movs	r2, r0
{
10003592:	b570      	push	{r4, r5, r6, lr}
	data->channels = ctx->sequence.channels;
10003594:	6e83      	ldr	r3, [r0, #104]	; 0x68
10003596:	329c      	adds	r2, #156	; 0x9c
10003598:	6013      	str	r3, [r2, #0]
	data->repeat_buf = data->buf;
1000359a:	0003      	movs	r3, r0
1000359c:	3094      	adds	r0, #148	; 0x94
1000359e:	6801      	ldr	r1, [r0, #0]
100035a0:	3398      	adds	r3, #152	; 0x98
100035a2:	6019      	str	r1, [r3, #0]
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100035a4:	2180      	movs	r1, #128	; 0x80
100035a6:	4b0c      	ldr	r3, [pc, #48]	; (100035d8 <adc_context_start_sampling+0x48>)
100035a8:	0109      	lsls	r1, r1, #4
100035aa:	6019      	str	r1, [r3, #0]
100035ac:	2180      	movs	r1, #128	; 0x80
100035ae:	2504      	movs	r5, #4
100035b0:	4c0a      	ldr	r4, [pc, #40]	; (100035dc <adc_context_start_sampling+0x4c>)
100035b2:	00c9      	lsls	r1, r1, #3
100035b4:	6019      	str	r1, [r3, #0]
100035b6:	601d      	str	r5, [r3, #0]
100035b8:	6021      	str	r1, [r4, #0]
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
100035ba:	6810      	ldr	r0, [r2, #0]
100035bc:	f7fe fb0a 	bl	10001bd4 <__ffssi2>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100035c0:	4b07      	ldr	r3, [pc, #28]	; (100035e0 <adc_context_start_sampling+0x50>)
	adc_select_input(find_lsb_set(data->channels) - 1);
100035c2:	3801      	subs	r0, #1
100035c4:	681b      	ldr	r3, [r3, #0]
    hw_write_masked(&adc_hw->cs, input << ADC_CS_AINSEL_LSB, ADC_CS_AINSEL_BITS);
100035c6:	0300      	lsls	r0, r0, #12
100035c8:	4058      	eors	r0, r3
100035ca:	23e0      	movs	r3, #224	; 0xe0
100035cc:	01db      	lsls	r3, r3, #7
100035ce:	4018      	ands	r0, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100035d0:	4b04      	ldr	r3, [pc, #16]	; (100035e4 <adc_context_start_sampling+0x54>)
100035d2:	6018      	str	r0, [r3, #0]
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100035d4:	6025      	str	r5, [r4, #0]
}
100035d6:	bd70      	pop	{r4, r5, r6, pc}
100035d8:	4004e008 	.word	0x4004e008
100035dc:	4004e000 	.word	0x4004e000
100035e0:	4004c000 	.word	0x4004c000
100035e4:	4004d000 	.word	0x4004d000

100035e8 <adc_rpi_read>:
{
100035e8:	b5f0      	push	{r4, r5, r6, r7, lr}
	k_sem_take(&ctx->lock, K_FOREVER);
100035ea:	6903      	ldr	r3, [r0, #16]
100035ec:	b087      	sub	sp, #28
100035ee:	3340      	adds	r3, #64	; 0x40
100035f0:	0004      	movs	r4, r0
100035f2:	000d      	movs	r5, r1
100035f4:	9305      	str	r3, [sp, #20]
	return z_impl_k_sem_take(sem, timeout);
100035f6:	2201      	movs	r2, #1
100035f8:	4252      	negs	r2, r2
100035fa:	17d3      	asrs	r3, r2, #31
100035fc:	9805      	ldr	r0, [sp, #20]
100035fe:	f001 f805 	bl	1000460c <z_impl_k_sem_take>
	if (sequence->resolution > ADC_RPI_MAX_RESOLUTION ||
10003602:	7c2b      	ldrb	r3, [r5, #16]
	const struct adc_rpi_config *config = dev->config;
10003604:	6862      	ldr	r2, [r4, #4]
	if (sequence->resolution > ADC_RPI_MAX_RESOLUTION ||
10003606:	1e59      	subs	r1, r3, #1
	struct adc_rpi_data *data = dev->data;
10003608:	6924      	ldr	r4, [r4, #16]
	if (sequence->resolution > ADC_RPI_MAX_RESOLUTION ||
1000360a:	290b      	cmp	r1, #11
1000360c:	d912      	bls.n	10003634 <adc_rpi_read+0x4c>
		LOG_ERR("unsupported resolution %d", sequence->resolution);
1000360e:	9303      	str	r3, [sp, #12]
10003610:	4940      	ldr	r1, [pc, #256]	; (10003714 <adc_rpi_read+0x12c>)
10003612:	4b41      	ldr	r3, [pc, #260]	; (10003718 <adc_rpi_read+0x130>)
		LOG_ERR("unsupported channels in mask: 0x%08x",
10003614:	2000      	movs	r0, #0
10003616:	9302      	str	r3, [sp, #8]
10003618:	2201      	movs	r2, #1
1000361a:	0003      	movs	r3, r0
1000361c:	9001      	str	r0, [sp, #4]
1000361e:	9000      	str	r0, [sp, #0]
10003620:	f001 fe9a 	bl	10005358 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
10003624:	2486      	movs	r4, #134	; 0x86
		return -ENOMEM;
10003626:	4264      	negs	r4, r4
	z_impl_k_sem_give(sem);
10003628:	9805      	ldr	r0, [sp, #20]
1000362a:	f000 ffd3 	bl	100045d4 <z_impl_k_sem_give>
}
1000362e:	0020      	movs	r0, r4
10003630:	b007      	add	sp, #28
10003632:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (find_msb_set(sequence->channels) > config->num_channels) {
10003634:	686f      	ldr	r7, [r5, #4]
10003636:	7816      	ldrb	r6, [r2, #0]
	if (op == 0) {
10003638:	2f00      	cmp	r7, #0
1000363a:	d11f      	bne.n	1000367c <adc_rpi_read+0x94>
	for (mask = BIT(config->num_channels - 1); mask != 0; mask >>= 1) {
1000363c:	2201      	movs	r2, #1
1000363e:	3e01      	subs	r6, #1
10003640:	40b2      	lsls	r2, r6
	uint8_t channels = 0;
10003642:	2300      	movs	r3, #0
		if (mask & sequence->channels) {
10003644:	423a      	tst	r2, r7
10003646:	d001      	beq.n	1000364c <adc_rpi_read+0x64>
			channels++;
10003648:	3301      	adds	r3, #1
1000364a:	b2db      	uxtb	r3, r3
	for (mask = BIT(config->num_channels - 1); mask != 0; mask >>= 1) {
1000364c:	0852      	lsrs	r2, r2, #1
1000364e:	d1f9      	bne.n	10003644 <adc_rpi_read+0x5c>
	if (sequence->options) {
10003650:	682a      	ldr	r2, [r5, #0]
	needed = channels * sizeof(uint16_t);
10003652:	005b      	lsls	r3, r3, #1
	if (sequence->options) {
10003654:	2a00      	cmp	r2, #0
10003656:	d002      	beq.n	1000365e <adc_rpi_read+0x76>
		needed *= (1 + sequence->options->extra_samplings);
10003658:	8992      	ldrh	r2, [r2, #12]
1000365a:	3201      	adds	r2, #1
1000365c:	4353      	muls	r3, r2
	if (sequence->buffer_size < needed) {
1000365e:	68ea      	ldr	r2, [r5, #12]
10003660:	429a      	cmp	r2, r3
10003662:	d216      	bcs.n	10003692 <adc_rpi_read+0xaa>
		LOG_ERR("buffer size too small");
10003664:	2000      	movs	r0, #0
10003666:	4b2d      	ldr	r3, [pc, #180]	; (1000371c <adc_rpi_read+0x134>)
10003668:	2201      	movs	r2, #1
1000366a:	9302      	str	r3, [sp, #8]
1000366c:	4929      	ldr	r1, [pc, #164]	; (10003714 <adc_rpi_read+0x12c>)
1000366e:	0003      	movs	r3, r0
10003670:	9001      	str	r0, [sp, #4]
10003672:	9000      	str	r0, [sp, #0]
10003674:	f001 fe70 	bl	10005358 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
10003678:	240c      	movs	r4, #12
1000367a:	e7d4      	b.n	10003626 <adc_rpi_read+0x3e>
	return 32 - __builtin_clz(op);
1000367c:	0038      	movs	r0, r7
1000367e:	f7fc fe2d 	bl	100002dc <__clzsi2>
10003682:	2320      	movs	r3, #32
10003684:	1a1b      	subs	r3, r3, r0
	if (find_msb_set(sequence->channels) > config->num_channels) {
10003686:	42b3      	cmp	r3, r6
10003688:	d9d8      	bls.n	1000363c <adc_rpi_read+0x54>
		LOG_ERR("unsupported channels in mask: 0x%08x",
1000368a:	4922      	ldr	r1, [pc, #136]	; (10003714 <adc_rpi_read+0x12c>)
1000368c:	4b24      	ldr	r3, [pc, #144]	; (10003720 <adc_rpi_read+0x138>)
1000368e:	9703      	str	r7, [sp, #12]
10003690:	e7c0      	b.n	10003614 <adc_rpi_read+0x2c>
	data->buf = sequence->buffer;
10003692:	0023      	movs	r3, r4
10003694:	68aa      	ldr	r2, [r5, #8]
10003696:	3394      	adds	r3, #148	; 0x94
10003698:	601a      	str	r2, [r3, #0]
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
1000369a:	002a      	movs	r2, r5
1000369c:	3b30      	subs	r3, #48	; 0x30
1000369e:	ca43      	ldmia	r2!, {r0, r1, r6}
100036a0:	c343      	stmia	r3!, {r0, r1, r6}
	ctx->status = 0;
100036a2:	2600      	movs	r6, #0
	ctx->sequence = *sequence;
100036a4:	ca03      	ldmia	r2!, {r0, r1}
100036a6:	c303      	stmia	r3!, {r0, r1}
	ctx->status = 0;
100036a8:	6626      	str	r6, [r4, #96]	; 0x60

	if (sequence->options) {
100036aa:	682b      	ldr	r3, [r5, #0]
100036ac:	42b3      	cmp	r3, r6
100036ae:	d02c      	beq.n	1000370a <adc_rpi_read+0x122>
		ctx->options = *sequence->options;
100036b0:	0022      	movs	r2, r4
100036b2:	3278      	adds	r2, #120	; 0x78
100036b4:	cb23      	ldmia	r3!, {r0, r1, r5}
100036b6:	c223      	stmia	r2!, {r0, r1, r5}
100036b8:	681b      	ldr	r3, [r3, #0]
		ctx->sequence.options = &ctx->options;
		ctx->sampling_index = 0U;
100036ba:	0025      	movs	r5, r4
		ctx->options = *sequence->options;
100036bc:	6013      	str	r3, [r2, #0]
		ctx->sequence.options = &ctx->options;
100036be:	0023      	movs	r3, r4
100036c0:	3378      	adds	r3, #120	; 0x78
100036c2:	6663      	str	r3, [r4, #100]	; 0x64
		ctx->sampling_index = 0U;
100036c4:	821e      	strh	r6, [r3, #16]

		if (ctx->options.interval_us != 0U) {
100036c6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
		ctx->sampling_index = 0U;
100036c8:	3508      	adds	r5, #8
		if (ctx->options.interval_us != 0U) {
100036ca:	42b3      	cmp	r3, r6
100036cc:	d01d      	beq.n	1000370a <adc_rpi_read+0x122>
		union { uintptr_t x; atomic_val_t val; } parm1 = { .val = value };
		return (atomic_val_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ATOMIC_SET);
	}
#endif
	compiler_barrier();
	return z_impl_atomic_set(target, value);
100036ce:	0031      	movs	r1, r6
100036d0:	0020      	movs	r0, r4
100036d2:	f002 fa5b 	bl	10005b8c <z_impl_atomic_set>
	k_timer_start(&ctx->timer, K_NO_WAIT, K_USEC(ctx->options.interval_us));
100036d6:	0031      	movs	r1, r6
	 * the same mathematical relationship, each expressed with and
	 * without truncation to 32 bits (I couldn't find a way to make
	 * the compiler correctly guess at the 32 bit result otherwise).
	 */
	if (div_ratio) {
		t += off;
100036d8:	2263      	movs	r2, #99	; 0x63
100036da:	2300      	movs	r3, #0
100036dc:	6fa0      	ldr	r0, [r4, #120]	; 0x78
100036de:	1880      	adds	r0, r0, r2
100036e0:	4159      	adcs	r1, r3
		if (result32 && (t < BIT64(32))) {
			return ((uint32_t)t) / (from_hz / to_hz);
		} else {
			return t / ((uint64_t)from_hz / to_hz);
100036e2:	2264      	movs	r2, #100	; 0x64
100036e4:	2300      	movs	r3, #0
100036e6:	f7fc fe37 	bl	10000358 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
100036ea:	2200      	movs	r2, #0
100036ec:	9000      	str	r0, [sp, #0]
100036ee:	2300      	movs	r3, #0
100036f0:	0028      	movs	r0, r5
100036f2:	9101      	str	r1, [sp, #4]
100036f4:	f001 fc6e 	bl	10004fd4 <z_impl_k_timer_start>
	k_sem_take(&ctx->sync, K_FOREVER);
100036f8:	0020      	movs	r0, r4
	return z_impl_k_sem_take(sem, timeout);
100036fa:	2201      	movs	r2, #1
100036fc:	4252      	negs	r2, r2
100036fe:	17d3      	asrs	r3, r2, #31
10003700:	3050      	adds	r0, #80	; 0x50
10003702:	f000 ff83 	bl	1000460c <z_impl_k_sem_take>
	return ctx->status;
10003706:	6e24      	ldr	r4, [r4, #96]	; 0x60
	return adc_context_wait_for_completion(&data->ctx);
10003708:	e78e      	b.n	10003628 <adc_rpi_read+0x40>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
1000370a:	0020      	movs	r0, r4
1000370c:	f7ff ff40 	bl	10003590 <adc_context_start_sampling>
10003710:	e7f2      	b.n	100036f8 <adc_rpi_read+0x110>
10003712:	46c0      	nop			; (mov r8, r8)
10003714:	10005d68 	.word	0x10005d68
10003718:	10006287 	.word	0x10006287
1000371c:	100062c6 	.word	0x100062c6
10003720:	100062a1 	.word	0x100062a1

10003724 <adc_rpi_isr>:
    return !!(adc_hw->fcs & ADC_FCS_EMPTY_BITS);
10003724:	2180      	movs	r1, #128	; 0x80
{
10003726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (uint16_t)adc_hw->result;
10003728:	4d34      	ldr	r5, [pc, #208]	; (100037fc <adc_rpi_isr+0xd8>)
	struct adc_rpi_data *data = dev->data;
1000372a:	6904      	ldr	r4, [r0, #16]
	return (uint16_t)adc_hw->result;
1000372c:	686a      	ldr	r2, [r5, #4]
    return (adc_hw->cs & ADC_CS_AINSEL_BITS) >> ADC_CS_AINSEL_LSB;
1000372e:	682b      	ldr	r3, [r5, #0]
10003730:	b292      	uxth	r2, r2
10003732:	045b      	lsls	r3, r3, #17
10003734:	0f5b      	lsrs	r3, r3, #29
    return !!(adc_hw->fcs & ADC_FCS_EMPTY_BITS);
10003736:	0049      	lsls	r1, r1, #1
10003738:	68ae      	ldr	r6, [r5, #8]
	while (!adc_fifo_is_empty()) {
1000373a:	420e      	tst	r6, r1
1000373c:	d00a      	beq.n	10003754 <adc_rpi_isr+0x30>
	return (adc_hw->cs & ADC_CS_ERR_BITS) ? true : false;
1000373e:	6829      	ldr	r1, [r5, #0]
	if (adc_get_err()) {
10003740:	0589      	lsls	r1, r1, #22
10003742:	d509      	bpl.n	10003758 <adc_rpi_isr+0x34>
		ctx->status = status;
10003744:	2305      	movs	r3, #5
10003746:	425b      	negs	r3, r3
10003748:	6623      	str	r3, [r4, #96]	; 0x60
	k_sem_give(&ctx->sync);
1000374a:	0020      	movs	r0, r4
1000374c:	3050      	adds	r0, #80	; 0x50
	z_impl_k_sem_give(sem);
1000374e:	f000 ff41 	bl	100045d4 <z_impl_k_sem_give>
}
10003752:	e038      	b.n	100037c6 <adc_rpi_isr+0xa2>
    return (uint16_t)adc_hw->fifo;
10003754:	68ee      	ldr	r6, [r5, #12]
10003756:	e7ef      	b.n	10003738 <adc_rpi_isr+0x14>
	*data->buf++ = result;
10003758:	0026      	movs	r6, r4
1000375a:	3694      	adds	r6, #148	; 0x94
1000375c:	6831      	ldr	r1, [r6, #0]
1000375e:	1c8f      	adds	r7, r1, #2
10003760:	6037      	str	r7, [r6, #0]
10003762:	800a      	strh	r2, [r1, #0]
	data->channels &= ~(BIT(ainsel));
10003764:	2201      	movs	r2, #1
10003766:	0021      	movs	r1, r4
10003768:	409a      	lsls	r2, r3
1000376a:	319c      	adds	r1, #156	; 0x9c
1000376c:	680b      	ldr	r3, [r1, #0]
1000376e:	4393      	bics	r3, r2
10003770:	600b      	str	r3, [r1, #0]
	if (data->channels == 0) {
10003772:	d131      	bne.n	100037d8 <adc_rpi_isr+0xb4>
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
10003774:	6e63      	ldr	r3, [r4, #100]	; 0x64
10003776:	2b00      	cmp	r3, #0
10003778:	d0e7      	beq.n	1000374a <adc_rpi_isr+0x26>
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
			action = callback(dev,
1000377a:	0025      	movs	r5, r4
		adc_sequence_callback callback = ctx->options.callback;
1000377c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
			action = callback(dev,
1000377e:	3588      	adds	r5, #136	; 0x88
10003780:	882a      	ldrh	r2, [r5, #0]
		if (callback) {
10003782:	2b00      	cmp	r3, #0
10003784:	d005      	beq.n	10003792 <adc_rpi_isr+0x6e>
			action = callback(dev,
10003786:	3938      	subs	r1, #56	; 0x38
10003788:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
1000378a:	2801      	cmp	r0, #1
1000378c:	d00a      	beq.n	100037a4 <adc_rpi_isr+0x80>
1000378e:	2802      	cmp	r0, #2
10003790:	d01a      	beq.n	100037c8 <adc_rpi_isr+0xa4>
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
			    ctx->options.extra_samplings) {
10003792:	0022      	movs	r2, r4
10003794:	3284      	adds	r2, #132	; 0x84
			if (ctx->sampling_index <
10003796:	882b      	ldrh	r3, [r5, #0]
10003798:	8812      	ldrh	r2, [r2, #0]
1000379a:	429a      	cmp	r2, r3
1000379c:	d914      	bls.n	100037c8 <adc_rpi_isr+0xa4>
				++ctx->sampling_index;
1000379e:	3301      	adds	r3, #1
100037a0:	802b      	strh	r3, [r5, #0]
			} else {
				finish = true;
			}
		}

		if (!finish) {
100037a2:	e003      	b.n	100037ac <adc_rpi_isr+0x88>
		data->buf = data->repeat_buf;
100037a4:	0023      	movs	r3, r4
100037a6:	3398      	adds	r3, #152	; 0x98
100037a8:	681b      	ldr	r3, [r3, #0]
100037aa:	6033      	str	r3, [r6, #0]
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
100037ac:	6fa3      	ldr	r3, [r4, #120]	; 0x78
100037ae:	2b00      	cmp	r3, #0
100037b0:	d103      	bne.n	100037ba <adc_rpi_isr+0x96>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
100037b2:	0020      	movs	r0, r4
100037b4:	f7ff feec 	bl	10003590 <adc_context_start_sampling>
100037b8:	e005      	b.n	100037c6 <adc_rpi_isr+0xa2>
	return z_impl_atomic_sub(target, value);
100037ba:	2101      	movs	r1, #1
100037bc:	0020      	movs	r0, r4
100037be:	f002 f9d8 	bl	10005b72 <z_impl_atomic_sub>
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
100037c2:	2801      	cmp	r0, #1
100037c4:	dcf5      	bgt.n	100037b2 <adc_rpi_isr+0x8e>
}
100037c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
100037c8:	6fa3      	ldr	r3, [r4, #120]	; 0x78
100037ca:	2b00      	cmp	r3, #0
100037cc:	d0bd      	beq.n	1000374a <adc_rpi_isr+0x26>
	k_timer_stop(&ctx->timer);
100037ce:	0020      	movs	r0, r4
100037d0:	3008      	adds	r0, #8
	z_impl_k_timer_stop(timer);
100037d2:	f002 f9a8 	bl	10005b26 <z_impl_k_timer_stop>
}
100037d6:	e7b8      	b.n	1000374a <adc_rpi_isr+0x26>
	return __builtin_ffs(op);
100037d8:	0018      	movs	r0, r3
100037da:	f7fe f9fb 	bl	10001bd4 <__ffssi2>
	ainsel = (uint8_t)(find_lsb_set(data->channels) - 1);
100037de:	3801      	subs	r0, #1
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100037e0:	682b      	ldr	r3, [r5, #0]
	adc_select_input(ainsel);
100037e2:	b2c0      	uxtb	r0, r0
    hw_write_masked(&adc_hw->cs, input << ADC_CS_AINSEL_LSB, ADC_CS_AINSEL_BITS);
100037e4:	0300      	lsls	r0, r0, #12
100037e6:	4058      	eors	r0, r3
100037e8:	23e0      	movs	r3, #224	; 0xe0
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100037ea:	2204      	movs	r2, #4
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100037ec:	01db      	lsls	r3, r3, #7
100037ee:	4018      	ands	r0, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100037f0:	4b03      	ldr	r3, [pc, #12]	; (10003800 <adc_rpi_isr+0xdc>)
100037f2:	6018      	str	r0, [r3, #0]
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100037f4:	4b03      	ldr	r3, [pc, #12]	; (10003804 <adc_rpi_isr+0xe0>)
100037f6:	601a      	str	r2, [r3, #0]
}
100037f8:	e7e5      	b.n	100037c6 <adc_rpi_isr+0xa2>
100037fa:	46c0      	nop			; (mov r8, r8)
100037fc:	4004c000 	.word	0x4004c000
10003800:	4004d000 	.word	0x4004d000
10003804:	4004e000 	.word	0x4004e000

10003808 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
10003808:	b510      	push	{r4, lr}
1000380a:	4808      	ldr	r0, [pc, #32]	; (1000382c <uart_console_init+0x24>)
1000380c:	f002 f880 	bl	10005910 <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
10003810:	2800      	cmp	r0, #0
10003812:	d008      	beq.n	10003826 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
10003814:	4c06      	ldr	r4, [pc, #24]	; (10003830 <uart_console_init+0x28>)
10003816:	0020      	movs	r0, r4
10003818:	f7ff fe14 	bl	10003444 <__stdout_hook_install>
	__printk_hook_install(console_out);
1000381c:	0020      	movs	r0, r4
1000381e:	f7fe fd15 	bl	1000224c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
10003822:	2000      	movs	r0, #0
}
10003824:	bd10      	pop	{r4, pc}
		return -ENODEV;
10003826:	2013      	movs	r0, #19
10003828:	4240      	negs	r0, r0
1000382a:	e7fb      	b.n	10003824 <uart_console_init+0x1c>
1000382c:	10005c0c 	.word	0x10005c0c
10003830:	10003835 	.word	0x10003835

10003834 <console_out>:
{
10003834:	b570      	push	{r4, r5, r6, lr}
10003836:	0004      	movs	r4, r0
10003838:	4d07      	ldr	r5, [pc, #28]	; (10003858 <console_out+0x24>)
	if ('\n' == c) {
1000383a:	280a      	cmp	r0, #10
1000383c:	d104      	bne.n	10003848 <console_out+0x14>
1000383e:	68ab      	ldr	r3, [r5, #8]
10003840:	210d      	movs	r1, #13
10003842:	0028      	movs	r0, r5
10003844:	685b      	ldr	r3, [r3, #4]
10003846:	4798      	blx	r3
10003848:	68ab      	ldr	r3, [r5, #8]
1000384a:	0028      	movs	r0, r5
1000384c:	685b      	ldr	r3, [r3, #4]
1000384e:	b2e1      	uxtb	r1, r4
10003850:	4798      	blx	r3
}
10003852:	0020      	movs	r0, r4
10003854:	bd70      	pop	{r4, r5, r6, pc}
10003856:	46c0      	nop			; (mov r8, r8)
10003858:	10005c0c 	.word	0x10005c0c

1000385c <gpio_rpi_isr>:
	.pin_interrupt_configure = gpio_rpi_pin_interrupt_configure,
	.manage_callback = gpio_rpi_manage_callback,
};

static void gpio_rpi_isr(const struct device *dev)
{
1000385c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000385e:	0006      	movs	r6, r0
	const io_rw_32 *status_reg;
	uint32_t events;
	uint32_t pin;

	irq_ctrl_base = &iobank0_hw->proc0_irq_ctrl;
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
10003860:	2400      	movs	r4, #0
	struct gpio_rpi_data *data = dev->data;
10003862:	6903      	ldr	r3, [r0, #16]
10003864:	9301      	str	r3, [sp, #4]
		status_reg = &irq_ctrl_base->ints[pin / 8];
10003866:	08e3      	lsrs	r3, r4, #3
		events = (*status_reg >> 4 * (pin % 8)) & ALL_EVENTS;
10003868:	4a14      	ldr	r2, [pc, #80]	; (100038bc <gpio_rpi_isr+0x60>)
1000386a:	3308      	adds	r3, #8
1000386c:	009b      	lsls	r3, r3, #2
1000386e:	589b      	ldr	r3, [r3, r2]
10003870:	2207      	movs	r2, #7
10003872:	4022      	ands	r2, r4
10003874:	0092      	lsls	r2, r2, #2
10003876:	40d3      	lsrs	r3, r2
		if (events) {
10003878:	220f      	movs	r2, #15
1000387a:	4213      	tst	r3, r2
1000387c:	d103      	bne.n	10003886 <gpio_rpi_isr+0x2a>
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
1000387e:	3401      	adds	r4, #1
10003880:	2c1e      	cmp	r4, #30
10003882:	d1f0      	bne.n	10003866 <gpio_rpi_isr+0xa>
			gpio_acknowledge_irq(pin, ALL_EVENTS);
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
		}
	}
}
10003884:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			gpio_acknowledge_irq(pin, ALL_EVENTS);
10003886:	210f      	movs	r1, #15
10003888:	0020      	movs	r0, r4
1000388a:	f000 fc27 	bl	100040dc <gpio_acknowledge_irq>
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
1000388e:	9b01      	ldr	r3, [sp, #4]
10003890:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
10003892:	2900      	cmp	r1, #0
10003894:	d0f3      	beq.n	1000387e <gpio_rpi_isr+0x22>
10003896:	2701      	movs	r7, #1
10003898:	40a7      	lsls	r7, r4

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
1000389a:	680d      	ldr	r5, [r1, #0]
1000389c:	2900      	cmp	r1, #0
1000389e:	d0ee      	beq.n	1000387e <gpio_rpi_isr+0x22>
		if (cb->pin_mask & pins) {
100038a0:	688b      	ldr	r3, [r1, #8]
100038a2:	001a      	movs	r2, r3
100038a4:	403a      	ands	r2, r7
100038a6:	423b      	tst	r3, r7
100038a8:	d002      	beq.n	100038b0 <gpio_rpi_isr+0x54>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
100038aa:	0030      	movs	r0, r6
100038ac:	684b      	ldr	r3, [r1, #4]
100038ae:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
100038b0:	1e2b      	subs	r3, r5, #0
100038b2:	d000      	beq.n	100038b6 <gpio_rpi_isr+0x5a>
100038b4:	682b      	ldr	r3, [r5, #0]
100038b6:	0029      	movs	r1, r5
100038b8:	001d      	movs	r5, r3
100038ba:	e7ef      	b.n	1000389c <gpio_rpi_isr+0x40>
100038bc:	40014100 	.word	0x40014100

100038c0 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
100038c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
100038c2:	ab0b      	add	r3, sp, #44	; 0x2c
100038c4:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
100038c6:	2000      	movs	r0, #0
100038c8:	9303      	str	r3, [sp, #12]
100038ca:	4b05      	ldr	r3, [pc, #20]	; (100038e0 <z_log_msg_runtime_create.constprop.0+0x20>)
100038cc:	2201      	movs	r2, #1
100038ce:	9302      	str	r3, [sp, #8]
100038d0:	9001      	str	r0, [sp, #4]
100038d2:	0003      	movs	r3, r0
100038d4:	9000      	str	r0, [sp, #0]
100038d6:	f7ff f955 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
100038da:	b007      	add	sp, #28
100038dc:	bd00      	pop	{pc}
100038de:	46c0      	nop			; (mov r8, r8)
100038e0:	100062ff 	.word	0x100062ff

100038e4 <pwm_rpi_init>:
	.get_cycles_per_sec = pwm_rpi_get_cycles_per_sec,
	.set_cycles = pwm_rpi_set_cycles,
};

static int pwm_rpi_init(const struct device *dev)
{
100038e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct pwm_rpi_config *cfg = dev->config;
100038e6:	6845      	ldr	r5, [r0, #4]
{
100038e8:	b087      	sub	sp, #28
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
100038ea:	2100      	movs	r1, #0
100038ec:	69e8      	ldr	r0, [r5, #28]
100038ee:	aa05      	add	r2, sp, #20
100038f0:	f001 fe59 	bl	100055a6 <pinctrl_lookup_state>
100038f4:	1e04      	subs	r4, r0, #0
	if (ret < 0) {
100038f6:	db07      	blt.n	10003908 <pwm_rpi_init+0x24>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
100038f8:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
100038fa:	2200      	movs	r2, #0
100038fc:	7919      	ldrb	r1, [r3, #4]
100038fe:	6818      	ldr	r0, [r3, #0]
10003900:	f001 fe64 	bl	100055cc <pinctrl_configure_pins>
10003904:	1e04      	subs	r4, r0, #0
	pwm_config slice_cfg;
	size_t slice_idx;
	int err;

	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err) {
10003906:	d00d      	beq.n	10003924 <pwm_rpi_init+0x40>
		LOG_ERR("Failed to configure pins for PWM. err=%d", err);
10003908:	2000      	movs	r0, #0
1000390a:	4b1c      	ldr	r3, [pc, #112]	; (1000397c <pwm_rpi_init+0x98>)
1000390c:	2201      	movs	r2, #1
1000390e:	9302      	str	r3, [sp, #8]
10003910:	491b      	ldr	r1, [pc, #108]	; (10003980 <pwm_rpi_init+0x9c>)
10003912:	0003      	movs	r3, r0
10003914:	9403      	str	r4, [sp, #12]
10003916:	9001      	str	r0, [sp, #4]
10003918:	9000      	str	r0, [sp, #0]
1000391a:	f7ff ffd1 	bl	100038c0 <z_log_msg_runtime_create.constprop.0>
					cfg->slice_configs[slice_idx].frac);
		pwm_set_enabled(slice_idx, true);
	}

	return 0;
}
1000391e:	0020      	movs	r0, r4
10003920:	b007      	add	sp, #28
10003922:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (slice_idx = 0; slice_idx < NUM_PWM_SLICES; slice_idx++) {
10003924:	0021      	movs	r1, r4
	if (err) {
10003926:	4817      	ldr	r0, [pc, #92]	; (10003984 <pwm_rpi_init+0xa0>)
10003928:	1d2b      	adds	r3, r5, #4
 * \param start If true the PWM will be started running once configured. If false you will need to start
 *  manually using \ref pwm_set_enabled() or \ref pwm_set_mask_enabled()
 */
static inline void pwm_init(uint slice_num, pwm_config *c, bool start) {
    check_slice_num_param(slice_num);
    pwm_hw->slice[slice_num].csr = 0;
1000392a:	2214      	movs	r2, #20

    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
1000392c:	4f16      	ldr	r7, [pc, #88]	; (10003988 <pwm_rpi_init+0xa4>)
1000392e:	434a      	muls	r2, r1
10003930:	46bc      	mov	ip, r7
10003932:	4494      	add	ip, r2
    pwm_hw->slice[slice_num].csr = 0;
10003934:	2600      	movs	r6, #0
    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
10003936:	4667      	mov	r7, ip
10003938:	4d12      	ldr	r5, [pc, #72]	; (10003984 <pwm_rpi_init+0xa0>)
	for (slice_idx = 0; slice_idx < NUM_PWM_SLICES; slice_idx++) {
1000393a:	3101      	adds	r1, #1
1000393c:	1955      	adds	r5, r2, r5
    pwm_hw->slice[slice_num].csr = 0;
1000393e:	602e      	str	r6, [r5, #0]
    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
10003940:	603e      	str	r6, [r7, #0]
    pwm_hw->slice[slice_num].cc = PWM_CH0_CC_RESET;
10003942:	4f12      	ldr	r7, [pc, #72]	; (1000398c <pwm_rpi_init+0xa8>)
10003944:	46bc      	mov	ip, r7
10003946:	4494      	add	ip, r2
10003948:	4667      	mov	r7, ip
1000394a:	603e      	str	r6, [r7, #0]
    pwm_hw->slice[slice_num].top = c->top;
1000394c:	4f10      	ldr	r7, [pc, #64]	; (10003990 <pwm_rpi_init+0xac>)
1000394e:	19d2      	adds	r2, r2, r7
10003950:	4f10      	ldr	r7, [pc, #64]	; (10003994 <pwm_rpi_init+0xb0>)
10003952:	6017      	str	r7, [r2, #0]
    pwm_hw->slice[slice_num].div = c->div;
10003954:	2210      	movs	r2, #16
10003956:	606a      	str	r2, [r5, #4]
    pwm_hw->slice[slice_num].csr = c->csr | (bool_to_bit(start) << PWM_CH0_CSR_EN_LSB);
10003958:	602e      	str	r6, [r5, #0]
 */
static inline void pwm_set_clkdiv_int_frac(uint slice_num, uint8_t integer, uint8_t fract) {
    check_slice_num_param(slice_num);
    valid_params_if(PWM, integer >= 1);
    valid_params_if(PWM, fract < 16);
    pwm_hw->slice[slice_num].div = (((uint)integer) << PWM_CH0_DIV_INT_LSB) | (((uint)fract) << PWM_CH0_DIV_FRAC_LSB);
1000395a:	781a      	ldrb	r2, [r3, #0]
1000395c:	785e      	ldrb	r6, [r3, #1]
1000395e:	0112      	lsls	r2, r2, #4
10003960:	4332      	orrs	r2, r6
10003962:	606a      	str	r2, [r5, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003964:	2501      	movs	r5, #1
10003966:	6802      	ldr	r2, [r0, #0]
10003968:	3303      	adds	r3, #3
1000396a:	4395      	bics	r5, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000396c:	2280      	movs	r2, #128	; 0x80
1000396e:	0152      	lsls	r2, r2, #5
10003970:	4302      	orrs	r2, r0
10003972:	6015      	str	r5, [r2, #0]
10003974:	3014      	adds	r0, #20
10003976:	2908      	cmp	r1, #8
10003978:	d1d7      	bne.n	1000392a <pwm_rpi_init+0x46>
1000397a:	e7d0      	b.n	1000391e <pwm_rpi_init+0x3a>
1000397c:	100062ff 	.word	0x100062ff
10003980:	10005d98 	.word	0x10005d98
10003984:	40050000 	.word	0x40050000
10003988:	40050008 	.word	0x40050008
1000398c:	4005000c 	.word	0x4005000c
10003990:	40050010 	.word	0x40050010
10003994:	0000ffff 	.word	0x0000ffff

10003998 <pwm_rpi_set_cycles>:
{
10003998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000399a:	ac08      	add	r4, sp, #32
1000399c:	8824      	ldrh	r4, [r4, #0]
1000399e:	9300      	str	r3, [sp, #0]
	if (ch >= PWM_RPI_NUM_CHANNELS) {
100039a0:	290f      	cmp	r1, #15
100039a2:	d843      	bhi.n	10003a2c <pwm_rpi_set_cycles+0x94>
	if (period_cycles - 1 > PWM_RPI_PICO_COUNTER_TOP_MAX ||
100039a4:	2680      	movs	r6, #128	; 0x80
100039a6:	1e55      	subs	r5, r2, #1
100039a8:	0276      	lsls	r6, r6, #9
100039aa:	42b5      	cmp	r5, r6
100039ac:	d23e      	bcs.n	10003a2c <pwm_rpi_set_cycles+0x94>
100039ae:	42b3      	cmp	r3, r6
100039b0:	d23c      	bcs.n	10003a2c <pwm_rpi_set_cycles+0x94>
	return channel % 2;
100039b2:	2601      	movs	r6, #1
100039b4:	000d      	movs	r5, r1
100039b6:	4035      	ands	r5, r6
100039b8:	9501      	str	r5, [sp, #4]
100039ba:	2514      	movs	r5, #20
	return channel / 2;
100039bc:	084f      	lsrs	r7, r1, #1
	pwm_rpi_set_channel_polarity(dev, slice, pico_channel,
100039be:	437d      	muls	r5, r7
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
100039c0:	6840      	ldr	r0, [r0, #4]
	pwm_rpi_set_channel_polarity(dev, slice, pico_channel,
100039c2:	4034      	ands	r4, r6
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
100039c4:	6800      	ldr	r0, [r0, #0]
100039c6:	1940      	adds	r0, r0, r5
100039c8:	6803      	ldr	r3, [r0, #0]
	bool pwm_polarity_b = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_B_INV_BITS) > 0;
100039ca:	6800      	ldr	r0, [r0, #0]
	if (pico_channel == PWM_CHAN_A) {
100039cc:	4231      	tst	r1, r6
100039ce:	d028      	beq.n	10003a22 <pwm_rpi_set_cycles+0x8a>
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
100039d0:	0899      	lsrs	r1, r3, #2
100039d2:	4031      	ands	r1, r6
		pwm_polarity_b = inverted;
100039d4:	0020      	movs	r0, r4
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
100039d6:	000c      	movs	r4, r1
 * \param a true to invert output A
 * \param b true to invert output B
 */
static inline void pwm_set_output_polarity(uint slice_num, bool a, bool b) {
    check_slice_num_param(slice_num);
    hw_write_masked(&pwm_hw->slice[slice_num].csr, bool_to_bit(a) << PWM_CH0_CSR_A_INV_LSB | bool_to_bit(b) << PWM_CH0_CSR_B_INV_LSB,
100039d8:	00c0      	lsls	r0, r0, #3
100039da:	00a4      	lsls	r4, r4, #2
100039dc:	4304      	orrs	r4, r0
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100039de:	200c      	movs	r0, #12
100039e0:	4914      	ldr	r1, [pc, #80]	; (10003a34 <pwm_rpi_set_cycles+0x9c>)
	pwm_set_wrap(slice, period_cycles - 1);
100039e2:	3a01      	subs	r2, #1
100039e4:	000b      	movs	r3, r1
100039e6:	1869      	adds	r1, r5, r1
100039e8:	680e      	ldr	r6, [r1, #0]
    pwm_hw->slice[slice_num].top = wrap;
100039ea:	b292      	uxth	r2, r2
100039ec:	4074      	eors	r4, r6
100039ee:	4004      	ands	r4, r0
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100039f0:	2080      	movs	r0, #128	; 0x80
100039f2:	0140      	lsls	r0, r0, #5
100039f4:	4301      	orrs	r1, r0
100039f6:	600c      	str	r4, [r1, #0]
100039f8:	2114      	movs	r1, #20
100039fa:	4379      	muls	r1, r7
100039fc:	18c9      	adds	r1, r1, r3
    hw_write_masked(
100039fe:	4b0e      	ldr	r3, [pc, #56]	; (10003a38 <pwm_rpi_set_cycles+0xa0>)
    pwm_hw->slice[slice_num].top = wrap;
10003a00:	610a      	str	r2, [r1, #16]
    hw_write_masked(
10003a02:	18ed      	adds	r5, r5, r3
        ((uint)level) << (chan ? PWM_CH0_CC_B_LSB : PWM_CH0_CC_A_LSB),
10003a04:	9b01      	ldr	r3, [sp, #4]
10003a06:	2b00      	cmp	r3, #0
10003a08:	d00e      	beq.n	10003a28 <pwm_rpi_set_cycles+0x90>
    hw_write_masked(
10003a0a:	9b00      	ldr	r3, [sp, #0]
10003a0c:	4a0b      	ldr	r2, [pc, #44]	; (10003a3c <pwm_rpi_set_cycles+0xa4>)
10003a0e:	041b      	lsls	r3, r3, #16
10003a10:	9300      	str	r3, [sp, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003a12:	6829      	ldr	r1, [r5, #0]
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003a14:	4305      	orrs	r5, r0
	return 0;
10003a16:	2000      	movs	r0, #0
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003a18:	9b00      	ldr	r3, [sp, #0]
10003a1a:	404b      	eors	r3, r1
10003a1c:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003a1e:	602a      	str	r2, [r5, #0]
};
10003a20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	bool pwm_polarity_b = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_B_INV_BITS) > 0;
10003a22:	08c0      	lsrs	r0, r0, #3
10003a24:	4030      	ands	r0, r6
10003a26:	e7d7      	b.n	100039d8 <pwm_rpi_set_cycles+0x40>
10003a28:	4a05      	ldr	r2, [pc, #20]	; (10003a40 <pwm_rpi_set_cycles+0xa8>)
10003a2a:	e7f2      	b.n	10003a12 <pwm_rpi_set_cycles+0x7a>
		return -EINVAL;
10003a2c:	2016      	movs	r0, #22
10003a2e:	4240      	negs	r0, r0
10003a30:	e7f6      	b.n	10003a20 <pwm_rpi_set_cycles+0x88>
10003a32:	46c0      	nop			; (mov r8, r8)
10003a34:	40050000 	.word	0x40050000
10003a38:	4005000c 	.word	0x4005000c
10003a3c:	ffff0000 	.word	0xffff0000
10003a40:	0000ffff 	.word	0x0000ffff

10003a44 <pwm_rpi_get_cycles_per_sec>:
{
10003a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10003a46:	0015      	movs	r5, r2
	return channel / 2;
10003a48:	084a      	lsrs	r2, r1, #1
	if (ch >= PWM_RPI_NUM_CHANNELS) {
10003a4a:	290f      	cmp	r1, #15
10003a4c:	d825      	bhi.n	10003a9a <pwm_rpi_get_cycles_per_sec+0x56>
	return (float)cfg->slice_configs[slice].integral +
10003a4e:	2303      	movs	r3, #3
10003a50:	4353      	muls	r3, r2
10003a52:	6844      	ldr	r4, [r0, #4]
10003a54:	18e4      	adds	r4, r4, r3
		(float)cfg->slice_configs[slice].frac / 16.0;
10003a56:	7960      	ldrb	r0, [r4, #5]
10003a58:	f7fc fda0 	bl	1000059c <__aeabi_ui2f>
10003a5c:	f7fd ff58 	bl	10001910 <__aeabi_f2d>
10003a60:	2200      	movs	r2, #0
10003a62:	4b0f      	ldr	r3, [pc, #60]	; (10003aa0 <pwm_rpi_get_cycles_per_sec+0x5c>)
10003a64:	f7fd f9f6 	bl	10000e54 <__aeabi_dmul>
10003a68:	0006      	movs	r6, r0
	return (float)cfg->slice_configs[slice].integral +
10003a6a:	7920      	ldrb	r0, [r4, #4]
		(float)cfg->slice_configs[slice].frac / 16.0;
10003a6c:	000f      	movs	r7, r1
	return (float)cfg->slice_configs[slice].integral +
10003a6e:	f7fc fd95 	bl	1000059c <__aeabi_ui2f>
10003a72:	f7fd ff4d 	bl	10001910 <__aeabi_f2d>
10003a76:	0002      	movs	r2, r0
10003a78:	000b      	movs	r3, r1
10003a7a:	0030      	movs	r0, r6
10003a7c:	0039      	movs	r1, r7
10003a7e:	f7fc fdc9 	bl	10000614 <__aeabi_dadd>
10003a82:	f7fd ff87 	bl	10001994 <__aeabi_d2f>
10003a86:	1c01      	adds	r1, r0, #0
	*cycles = (uint64_t)(f_clock_in / pwm_rpi_get_clkdiv(dev, slice));
10003a88:	4806      	ldr	r0, [pc, #24]	; (10003aa4 <pwm_rpi_get_cycles_per_sec+0x60>)
10003a8a:	f7fc fca5 	bl	100003d8 <__aeabi_fdiv>
10003a8e:	f7fc fc83 	bl	10000398 <__aeabi_f2ulz>
10003a92:	6028      	str	r0, [r5, #0]
10003a94:	6069      	str	r1, [r5, #4]
	return 0;
10003a96:	2000      	movs	r0, #0
}
10003a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
10003a9a:	2016      	movs	r0, #22
10003a9c:	4240      	negs	r0, r0
10003a9e:	e7fb      	b.n	10003a98 <pwm_rpi_get_cycles_per_sec+0x54>
10003aa0:	3fb00000 	.word	0x3fb00000
10003aa4:	4cee6b28 	.word	0x4cee6b28

10003aa8 <uart_rpi_irq_err_disable>:
}

static void uart_rpi_irq_err_disable(const struct device *dev)
{
	const struct uart_rpi_config * const config = dev->config;
	uart_hw_t * const uart_hw = config->uart_regs;
10003aa8:	6843      	ldr	r3, [r0, #4]

	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10003aaa:	4903      	ldr	r1, [pc, #12]	; (10003ab8 <uart_rpi_irq_err_disable+0x10>)
	uart_hw_t * const uart_hw = config->uart_regs;
10003aac:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10003aae:	6b93      	ldr	r3, [r2, #56]	; 0x38
10003ab0:	400b      	ands	r3, r1
10003ab2:	6393      	str	r3, [r2, #56]	; 0x38
			   UART_UARTIMSC_BEIM_BITS |
			   UART_UARTIMSC_PEIM_BITS |
			   UART_UARTIMSC_FEIM_BITS |
			   UART_UARTIMSC_RTIM_BITS);
}
10003ab4:	4770      	bx	lr
10003ab6:	46c0      	nop			; (mov r8, r8)
10003ab8:	fffff83f 	.word	0xfffff83f

10003abc <uart_rpi_set_format.isra.0>:
static int uart_rpi_set_format(const struct device *dev, const struct uart_config *cfg)
10003abc:	b510      	push	{r4, lr}
10003abe:	2b03      	cmp	r3, #3
10003ac0:	d823      	bhi.n	10003b0a <uart_rpi_set_format.isra.0+0x4e>
	switch (cfg->stop_bits) {
10003ac2:	2a01      	cmp	r2, #1
10003ac4:	d002      	beq.n	10003acc <uart_rpi_set_format.isra.0+0x10>
10003ac6:	2a03      	cmp	r2, #3
10003ac8:	d11f      	bne.n	10003b0a <uart_rpi_set_format.isra.0+0x4e>
10003aca:	3a01      	subs	r2, #1
	switch (cfg->parity) {
10003acc:	2902      	cmp	r1, #2
10003ace:	d81c      	bhi.n	10003b0a <uart_rpi_set_format.isra.0+0x4e>
	uart_inst_t * const uart_inst = config->uart_dev;
10003ad0:	6804      	ldr	r4, [r0, #0]
    invalid_params_if(UART, data_bits < 5 || data_bits > 8);
    invalid_params_if(UART, stop_bits != 1 && stop_bits != 2);
    invalid_params_if(UART, parity != UART_PARITY_NONE && parity != UART_PARITY_EVEN && parity != UART_PARITY_ODD);
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10003ad2:	3a01      	subs	r2, #1
10003ad4:	480e      	ldr	r0, [pc, #56]	; (10003b10 <uart_rpi_set_format.isra.0+0x54>)
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
10003ad6:	015b      	lsls	r3, r3, #5
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10003ad8:	00d2      	lsls	r2, r2, #3
10003ada:	5c41      	ldrb	r1, [r0, r1]
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
10003adc:	431a      	orrs	r2, r3
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10003ade:	0020      	movs	r0, r4
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10003ae0:	2300      	movs	r3, #0
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10003ae2:	302c      	adds	r0, #44	; 0x2c
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
10003ae4:	4299      	cmp	r1, r3
10003ae6:	d005      	beq.n	10003af4 <uart_rpi_set_format.isra.0+0x38>
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10003ae8:	3302      	adds	r3, #2
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10003aea:	3901      	subs	r1, #1
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10003aec:	431a      	orrs	r2, r3
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10003aee:	424b      	negs	r3, r1
10003af0:	4159      	adcs	r1, r3
10003af2:	008b      	lsls	r3, r1, #2
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10003af4:	431a      	orrs	r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003af6:	236e      	movs	r3, #110	; 0x6e
10003af8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
10003afa:	404a      	eors	r2, r1
10003afc:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003afe:	2380      	movs	r3, #128	; 0x80
10003b00:	015b      	lsls	r3, r3, #5
10003b02:	4303      	orrs	r3, r0
	return 0;
10003b04:	2000      	movs	r0, #0
10003b06:	601a      	str	r2, [r3, #0]
}
10003b08:	bd10      	pop	{r4, pc}
		return -EINVAL;
10003b0a:	2016      	movs	r0, #22
10003b0c:	4240      	negs	r0, r0
10003b0e:	e7fb      	b.n	10003b08 <uart_rpi_set_format.isra.0+0x4c>
10003b10:	1000635c 	.word	0x1000635c

10003b14 <uart_rpi_init>:
{
10003b14:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct uart_rpi_config *config = dev->config;
10003b16:	6845      	ldr	r5, [r0, #4]
{
10003b18:	b085      	sub	sp, #20
	uart_inst_t * const uart_inst = config->uart_dev;
10003b1a:	682b      	ldr	r3, [r5, #0]
{
10003b1c:	0004      	movs	r4, r0
	struct uart_rpi_data * const data = dev->data;
10003b1e:	6906      	ldr	r6, [r0, #16]
	ret = pinctrl_lookup_state(config, id, &state);
10003b20:	2100      	movs	r1, #0
10003b22:	68a8      	ldr	r0, [r5, #8]
10003b24:	aa03      	add	r2, sp, #12
	uart_hw_t * const uart_hw = config->uart_regs;
10003b26:	686f      	ldr	r7, [r5, #4]
	uart_inst_t * const uart_inst = config->uart_dev;
10003b28:	9301      	str	r3, [sp, #4]
10003b2a:	f001 fd3c 	bl	100055a6 <pinctrl_lookup_state>
	if (ret < 0) {
10003b2e:	2800      	cmp	r0, #0
10003b30:	db23      	blt.n	10003b7a <uart_rpi_init+0x66>
	return pinctrl_apply_state_direct(config, state);
10003b32:	9b03      	ldr	r3, [sp, #12]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
10003b34:	2200      	movs	r2, #0
10003b36:	7919      	ldrb	r1, [r3, #4]
10003b38:	6818      	ldr	r0, [r3, #0]
10003b3a:	f001 fd47 	bl	100055cc <pinctrl_configure_pins>
	if (ret < 0) {
10003b3e:	2800      	cmp	r0, #0
10003b40:	db1b      	blt.n	10003b7a <uart_rpi_init+0x66>
	baudrate = uart_init(uart_inst, data->uart_config.baudrate);
10003b42:	6831      	ldr	r1, [r6, #0]
10003b44:	9801      	ldr	r0, [sp, #4]
10003b46:	f000 fb33 	bl	100041b0 <uart_init>
	if (baudrate == 0) {
10003b4a:	2800      	cmp	r0, #0
10003b4c:	d017      	beq.n	10003b7e <uart_rpi_init+0x6a>
	data->uart_config = (struct uart_config){
10003b4e:	4b0d      	ldr	r3, [pc, #52]	; (10003b84 <uart_rpi_init+0x70>)
10003b50:	6030      	str	r0, [r6, #0]
10003b52:	6073      	str	r3, [r6, #4]
	uart_rpi_set_format(dev, &data->uart_config);
10003b54:	2201      	movs	r2, #1
10003b56:	2303      	movs	r3, #3
10003b58:	2100      	movs	r1, #0
10003b5a:	6860      	ldr	r0, [r4, #4]
10003b5c:	f7ff ffae 	bl	10003abc <uart_rpi_set_format.isra.0>
	hw_clear_bits(&uart_hw->lcr_h, UART_UARTLCR_H_FEN_BITS);
10003b60:	003a      	movs	r2, r7
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003b62:	23c0      	movs	r3, #192	; 0xc0
10003b64:	322c      	adds	r2, #44	; 0x2c
10003b66:	019b      	lsls	r3, r3, #6
10003b68:	4313      	orrs	r3, r2
	uart_hw->dr = 0U;
10003b6a:	2600      	movs	r6, #0
10003b6c:	2210      	movs	r2, #16
10003b6e:	601a      	str	r2, [r3, #0]
10003b70:	603e      	str	r6, [r7, #0]
	config->irq_config_func(dev);
10003b72:	0020      	movs	r0, r4
10003b74:	696b      	ldr	r3, [r5, #20]
10003b76:	4798      	blx	r3
	return 0;
10003b78:	0030      	movs	r0, r6
}
10003b7a:	b005      	add	sp, #20
10003b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -EINVAL;
10003b7e:	2016      	movs	r0, #22
10003b80:	4240      	negs	r0, r0
10003b82:	e7fa      	b.n	10003b7a <uart_rpi_init+0x66>
10003b84:	00030100 	.word	0x00030100

10003b88 <elapsed>:
 *     - the timer reset or the last time the function was called
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
10003b88:	b530      	push	{r4, r5, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
10003b8a:	4b0a      	ldr	r3, [pc, #40]	; (10003bb4 <elapsed+0x2c>)
10003b8c:	4a0a      	ldr	r2, [pc, #40]	; (10003bb8 <elapsed+0x30>)
10003b8e:	6898      	ldr	r0, [r3, #8]
	uint32_t ctrl = SysTick->CTRL;	/* B */
10003b90:	6819      	ldr	r1, [r3, #0]
	uint32_t val2 = SysTick->VAL;	/* C */
10003b92:	4d0a      	ldr	r5, [pc, #40]	; (10003bbc <elapsed+0x34>)
10003b94:	689c      	ldr	r4, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
10003b96:	03c9      	lsls	r1, r1, #15
10003b98:	d401      	bmi.n	10003b9e <elapsed+0x16>
	    || (val1 < val2)) {
10003b9a:	42a0      	cmp	r0, r4
10003b9c:	d204      	bcs.n	10003ba8 <elapsed+0x20>
		overflow_cyc += last_load;
10003b9e:	6811      	ldr	r1, [r2, #0]
10003ba0:	6828      	ldr	r0, [r5, #0]
10003ba2:	1809      	adds	r1, r1, r0
10003ba4:	6011      	str	r1, [r2, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
10003ba6:	681b      	ldr	r3, [r3, #0]
	}

	return (last_load - val2) + overflow_cyc;
10003ba8:	682b      	ldr	r3, [r5, #0]
10003baa:	6810      	ldr	r0, [r2, #0]
10003bac:	18c0      	adds	r0, r0, r3
10003bae:	1b00      	subs	r0, r0, r4
}
10003bb0:	bd30      	pop	{r4, r5, pc}
10003bb2:	46c0      	nop			; (mov r8, r8)
10003bb4:	e000e010 	.word	0xe000e010
10003bb8:	2000022c 	.word	0x2000022c
10003bbc:	20000238 	.word	0x20000238

10003bc0 <sys_clock_driver_init>:
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
10003bc0:	2000      	movs	r0, #0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10003bc2:	4a09      	ldr	r2, [pc, #36]	; (10003be8 <sys_clock_driver_init+0x28>)
10003bc4:	6a13      	ldr	r3, [r2, #32]
10003bc6:	021b      	lsls	r3, r3, #8
10003bc8:	0a1b      	lsrs	r3, r3, #8
10003bca:	6213      	str	r3, [r2, #32]
	last_load = CYC_PER_TICK - 1;
10003bcc:	4b07      	ldr	r3, [pc, #28]	; (10003bec <sys_clock_driver_init+0x2c>)
10003bce:	4a08      	ldr	r2, [pc, #32]	; (10003bf0 <sys_clock_driver_init+0x30>)
10003bd0:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
10003bd2:	4b08      	ldr	r3, [pc, #32]	; (10003bf4 <sys_clock_driver_init+0x34>)
10003bd4:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
10003bd6:	4b08      	ldr	r3, [pc, #32]	; (10003bf8 <sys_clock_driver_init+0x38>)
10003bd8:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10003bda:	2207      	movs	r2, #7
	SysTick->VAL = 0; /* resets timer to last_load */
10003bdc:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10003bde:	6819      	ldr	r1, [r3, #0]
10003be0:	430a      	orrs	r2, r1
10003be2:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
10003be4:	4770      	bx	lr
10003be6:	46c0      	nop			; (mov r8, r8)
10003be8:	e000ed00 	.word	0xe000ed00
10003bec:	20000238 	.word	0x20000238
10003bf0:	000030d3 	.word	0x000030d3
10003bf4:	2000022c 	.word	0x2000022c
10003bf8:	e000e010 	.word	0xe000e010

10003bfc <sys_clock_isr>:
{
10003bfc:	b570      	push	{r4, r5, r6, lr}
	elapsed();
10003bfe:	f7ff ffc3 	bl	10003b88 <elapsed>
	cycle_count += overflow_cyc;
10003c02:	4b0b      	ldr	r3, [pc, #44]	; (10003c30 <sys_clock_isr+0x34>)
10003c04:	4a0b      	ldr	r2, [pc, #44]	; (10003c34 <sys_clock_isr+0x38>)
10003c06:	6818      	ldr	r0, [r3, #0]
10003c08:	6811      	ldr	r1, [r2, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10003c0a:	4c0b      	ldr	r4, [pc, #44]	; (10003c38 <sys_clock_isr+0x3c>)
	cycle_count += overflow_cyc;
10003c0c:	1840      	adds	r0, r0, r1
10003c0e:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
10003c10:	2200      	movs	r2, #0
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10003c12:	6825      	ldr	r5, [r4, #0]
	overflow_cyc = 0;
10003c14:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10003c16:	4909      	ldr	r1, [pc, #36]	; (10003c3c <sys_clock_isr+0x40>)
10003c18:	1b40      	subs	r0, r0, r5
10003c1a:	f7fc fad9 	bl	100001d0 <__udivsi3>
		announced_cycles += dticks * CYC_PER_TICK;
10003c1e:	4b07      	ldr	r3, [pc, #28]	; (10003c3c <sys_clock_isr+0x40>)
10003c20:	4343      	muls	r3, r0
10003c22:	195b      	adds	r3, r3, r5
10003c24:	6023      	str	r3, [r4, #0]
		sys_clock_announce(dticks);
10003c26:	f001 f8dd 	bl	10004de4 <sys_clock_announce>
	z_arm_int_exit();
10003c2a:	f7ff fb23 	bl	10003274 <z_arm_exc_exit>
}
10003c2e:	bd70      	pop	{r4, r5, r6, pc}
10003c30:	2000022c 	.word	0x2000022c
10003c34:	20000234 	.word	0x20000234
10003c38:	20000230 	.word	0x20000230
10003c3c:	000030d4 	.word	0x000030d4

10003c40 <sys_clock_set_timeout>:
{
10003c40:	b5f0      	push	{r4, r5, r6, r7, lr}
10003c42:	4d32      	ldr	r5, [pc, #200]	; (10003d0c <sys_clock_set_timeout+0xcc>)
10003c44:	4f32      	ldr	r7, [pc, #200]	; (10003d10 <sys_clock_set_timeout+0xd0>)
10003c46:	b085      	sub	sp, #20
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
10003c48:	2900      	cmp	r1, #0
10003c4a:	d054      	beq.n	10003cf6 <sys_clock_set_timeout+0xb6>
10003c4c:	1c43      	adds	r3, r0, #1
10003c4e:	d108      	bne.n	10003c62 <sys_clock_set_timeout+0x22>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
10003c50:	2201      	movs	r2, #1
10003c52:	682b      	ldr	r3, [r5, #0]
10003c54:	4393      	bics	r3, r2
10003c56:	602b      	str	r3, [r5, #0]
		last_load = TIMER_STOPPED;
10003c58:	23ff      	movs	r3, #255	; 0xff
10003c5a:	061b      	lsls	r3, r3, #24
10003c5c:	603b      	str	r3, [r7, #0]
}
10003c5e:	b005      	add	sp, #20
10003c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t last_load_ = last_load;
10003c62:	683b      	ldr	r3, [r7, #0]
10003c64:	9301      	str	r3, [sp, #4]
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
10003c66:	2600      	movs	r6, #0
10003c68:	2801      	cmp	r0, #1
10003c6a:	dd04      	ble.n	10003c76 <sys_clock_set_timeout+0x36>
10003c6c:	4b29      	ldr	r3, [pc, #164]	; (10003d14 <sys_clock_set_timeout+0xd4>)
10003c6e:	001e      	movs	r6, r3
10003c70:	4298      	cmp	r0, r3
10003c72:	dc00      	bgt.n	10003c76 <sys_clock_set_timeout+0x36>
10003c74:	1e46      	subs	r6, r0, #1
	__asm__ volatile("mrs %0, PRIMASK;"
10003c76:	f3ef 8310 	mrs	r3, PRIMASK
10003c7a:	b672      	cpsid	i
10003c7c:	9303      	str	r3, [sp, #12]
	uint32_t pending = elapsed();
10003c7e:	f7ff ff83 	bl	10003b88 <elapsed>
	overflow_cyc = 0U;
10003c82:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
10003c84:	68ab      	ldr	r3, [r5, #8]
10003c86:	9302      	str	r3, [sp, #8]
	cycle_count += pending;
10003c88:	4b23      	ldr	r3, [pc, #140]	; (10003d18 <sys_clock_set_timeout+0xd8>)
10003c8a:	681c      	ldr	r4, [r3, #0]
	overflow_cyc = 0U;
10003c8c:	4b23      	ldr	r3, [pc, #140]	; (10003d1c <sys_clock_set_timeout+0xdc>)
	cycle_count += pending;
10003c8e:	1904      	adds	r4, r0, r4
	overflow_cyc = 0U;
10003c90:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
10003c92:	4b23      	ldr	r3, [pc, #140]	; (10003d20 <sys_clock_set_timeout+0xe0>)
10003c94:	681b      	ldr	r3, [r3, #0]
10003c96:	9300      	str	r3, [sp, #0]
10003c98:	1ae0      	subs	r0, r4, r3
	if ((int32_t)unannounced < 0) {
10003c9a:	4290      	cmp	r0, r2
10003c9c:	db31      	blt.n	10003d02 <sys_clock_set_timeout+0xc2>
		delay = ticks * CYC_PER_TICK;
10003c9e:	4b21      	ldr	r3, [pc, #132]	; (10003d24 <sys_clock_set_timeout+0xe4>)
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10003ca0:	4a21      	ldr	r2, [pc, #132]	; (10003d28 <sys_clock_set_timeout+0xe8>)
		delay = ticks * CYC_PER_TICK;
10003ca2:	435e      	muls	r6, r3
		delay += unannounced;
10003ca4:	1980      	adds	r0, r0, r6
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10003ca6:	0019      	movs	r1, r3
10003ca8:	1880      	adds	r0, r0, r2
10003caa:	f7fc fa91 	bl	100001d0 <__udivsi3>
		delay =
10003cae:	4b1d      	ldr	r3, [pc, #116]	; (10003d24 <sys_clock_set_timeout+0xe4>)
10003cb0:	4358      	muls	r0, r3
		delay -= unannounced;
10003cb2:	9b00      	ldr	r3, [sp, #0]
10003cb4:	1b1b      	subs	r3, r3, r4
10003cb6:	1818      	adds	r0, r3, r0
		delay = MAX(delay, MIN_DELAY);
10003cb8:	2380      	movs	r3, #128	; 0x80
10003cba:	00db      	lsls	r3, r3, #3
10003cbc:	4298      	cmp	r0, r3
10003cbe:	d923      	bls.n	10003d08 <sys_clock_set_timeout+0xc8>
		if (delay > MAX_CYCLES) {
10003cc0:	4b1a      	ldr	r3, [pc, #104]	; (10003d2c <sys_clock_set_timeout+0xec>)
10003cc2:	4298      	cmp	r0, r3
10003cc4:	d820      	bhi.n	10003d08 <sys_clock_set_timeout+0xc8>
	SysTick->VAL = 0; /* resets timer to last_load */
10003cc6:	2300      	movs	r3, #0
		last_load = MIN_DELAY;
10003cc8:	6038      	str	r0, [r7, #0]
	SysTick->LOAD = last_load - 1;
10003cca:	3801      	subs	r0, #1
	val2 = SysTick->VAL;
10003ccc:	68a9      	ldr	r1, [r5, #8]
	SysTick->LOAD = last_load - 1;
10003cce:	6068      	str	r0, [r5, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
10003cd0:	60ab      	str	r3, [r5, #8]
	if (val1 < val2) {
10003cd2:	9b02      	ldr	r3, [sp, #8]
10003cd4:	9802      	ldr	r0, [sp, #8]
10003cd6:	1a5b      	subs	r3, r3, r1
		cycle_count += (val1 - val2);
10003cd8:	191a      	adds	r2, r3, r4
	if (val1 < val2) {
10003cda:	4288      	cmp	r0, r1
10003cdc:	d202      	bcs.n	10003ce4 <sys_clock_set_timeout+0xa4>
		cycle_count += (val1 + (last_load_ - val2));
10003cde:	9a01      	ldr	r2, [sp, #4]
10003ce0:	189b      	adds	r3, r3, r2
10003ce2:	191a      	adds	r2, r3, r4
10003ce4:	4b0c      	ldr	r3, [pc, #48]	; (10003d18 <sys_clock_set_timeout+0xd8>)
10003ce6:	601a      	str	r2, [r3, #0]
	if (key != 0U) {
10003ce8:	9b03      	ldr	r3, [sp, #12]
10003cea:	2b00      	cmp	r3, #0
10003cec:	d1b7      	bne.n	10003c5e <sys_clock_set_timeout+0x1e>
	__asm__ volatile(
10003cee:	b662      	cpsie	i
10003cf0:	f3bf 8f6f 	isb	sy
10003cf4:	e7b3      	b.n	10003c5e <sys_clock_set_timeout+0x1e>
	uint32_t last_load_ = last_load;
10003cf6:	683b      	ldr	r3, [r7, #0]
10003cf8:	9301      	str	r3, [sp, #4]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
10003cfa:	1c43      	adds	r3, r0, #1
10003cfc:	d1b3      	bne.n	10003c66 <sys_clock_set_timeout+0x26>
10003cfe:	4805      	ldr	r0, [pc, #20]	; (10003d14 <sys_clock_set_timeout+0xd4>)
10003d00:	e7b8      	b.n	10003c74 <sys_clock_set_timeout+0x34>
10003d02:	2080      	movs	r0, #128	; 0x80
10003d04:	00c0      	lsls	r0, r0, #3
10003d06:	e7de      	b.n	10003cc6 <sys_clock_set_timeout+0x86>
10003d08:	0018      	movs	r0, r3
10003d0a:	e7dc      	b.n	10003cc6 <sys_clock_set_timeout+0x86>
10003d0c:	e000e010 	.word	0xe000e010
10003d10:	20000238 	.word	0x20000238
10003d14:	0000053d 	.word	0x0000053d
10003d18:	20000234 	.word	0x20000234
10003d1c:	2000022c 	.word	0x2000022c
10003d20:	20000230 	.word	0x20000230
10003d24:	000030d4 	.word	0x000030d4
10003d28:	000030d3 	.word	0x000030d3
10003d2c:	00ffc684 	.word	0x00ffc684

10003d30 <sys_clock_elapsed>:
{
10003d30:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10003d32:	f3ef 8410 	mrs	r4, PRIMASK
10003d36:	b672      	cpsid	i
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
10003d38:	f7ff ff26 	bl	10003b88 <elapsed>
10003d3c:	4b07      	ldr	r3, [pc, #28]	; (10003d5c <sys_clock_elapsed+0x2c>)
10003d3e:	4a08      	ldr	r2, [pc, #32]	; (10003d60 <sys_clock_elapsed+0x30>)
10003d40:	681b      	ldr	r3, [r3, #0]
10003d42:	6812      	ldr	r2, [r2, #0]
10003d44:	1a9b      	subs	r3, r3, r2
10003d46:	1818      	adds	r0, r3, r0
	if (key != 0U) {
10003d48:	2c00      	cmp	r4, #0
10003d4a:	d102      	bne.n	10003d52 <sys_clock_elapsed+0x22>
	__asm__ volatile(
10003d4c:	b662      	cpsie	i
10003d4e:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
10003d52:	4904      	ldr	r1, [pc, #16]	; (10003d64 <sys_clock_elapsed+0x34>)
10003d54:	f7fc fa3c 	bl	100001d0 <__udivsi3>
}
10003d58:	bd10      	pop	{r4, pc}
10003d5a:	46c0      	nop			; (mov r8, r8)
10003d5c:	20000234 	.word	0x20000234
10003d60:	20000230 	.word	0x20000230
10003d64:	000030d4 	.word	0x000030d4

10003d68 <clock_configure>:
    hw_clear_bits(&clock->ctrl, CLOCKS_CLK_USB_CTRL_ENABLE_BITS);
    configured_freq[clk_index] = 0;
}

/// \tag::clock_configure[]
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10003d68:	b5f0      	push	{r4, r5, r6, r7, lr}
10003d6a:	b085      	sub	sp, #20
10003d6c:	9201      	str	r2, [sp, #4]
    uint32_t div;

    assert(src_freq >= freq);

    if (freq > src_freq)
10003d6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10003d70:	0005      	movs	r5, r0
10003d72:	000f      	movs	r7, r1
        return false;
10003d74:	2000      	movs	r0, #0
    if (freq > src_freq)
10003d76:	429a      	cmp	r2, r3
10003d78:	d863      	bhi.n	10003e42 <clock_configure+0xda>

    // Div register is 24.8 int.frac divider so multiply by 2^8 (left shift by 8)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);

    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10003d7a:	240c      	movs	r4, #12
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
10003d7c:	0e1a      	lsrs	r2, r3, #24
10003d7e:	021b      	lsls	r3, r3, #8
10003d80:	9203      	str	r2, [sp, #12]
10003d82:	9302      	str	r3, [sp, #8]
10003d84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10003d86:	0003      	movs	r3, r0
10003d88:	9903      	ldr	r1, [sp, #12]
10003d8a:	9802      	ldr	r0, [sp, #8]
10003d8c:	f7fc fae4 	bl	10000358 <__aeabi_uldivmod>
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10003d90:	436c      	muls	r4, r5
10003d92:	4b2d      	ldr	r3, [pc, #180]	; (10003e48 <clock_configure+0xe0>)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
10003d94:	0006      	movs	r6, r0
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10003d96:	18e4      	adds	r4, r4, r3

    // If increasing divisor, set divisor before source. Otherwise set source
    // before divisor. This avoids a momentary overspeed when e.g. switching
    // to a faster source and increasing divisor to compensate.
    if (div > clock->div)
10003d98:	6863      	ldr	r3, [r4, #4]
10003d9a:	4283      	cmp	r3, r0
10003d9c:	d200      	bcs.n	10003da0 <clock_configure+0x38>
        clock->div = div;
10003d9e:	6060      	str	r0, [r4, #4]
    return clk_index == clk_sys || clk_index == clk_ref;
10003da0:	1f2b      	subs	r3, r5, #4
10003da2:	b2db      	uxtb	r3, r3
10003da4:	9300      	str	r3, [sp, #0]
10003da6:	23c0      	movs	r3, #192	; 0xc0

    // If switching a glitchless slice (ref or sys) to an aux source, switch
    // away from aux *first* to avoid passing glitches when changing aux mux.
    // Assume (!!!) glitchless source 0 is no faster than the aux source.
    if (has_glitchless_mux(clk_index) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10003da8:	9a00      	ldr	r2, [sp, #0]
10003daa:	019b      	lsls	r3, r3, #6
10003dac:	4323      	orrs	r3, r4
10003dae:	2a01      	cmp	r2, #1
10003db0:	d81b      	bhi.n	10003dea <clock_configure+0x82>
10003db2:	2f01      	cmp	r7, #1
10003db4:	d119      	bne.n	10003dea <clock_configure+0x82>
10003db6:	2203      	movs	r2, #3
10003db8:	601a      	str	r2, [r3, #0]
        hw_clear_bits(&clock->ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS);
        while (!(clock->selected & 1u))
10003dba:	68a3      	ldr	r3, [r4, #8]
10003dbc:	423b      	tst	r3, r7
10003dbe:	d0fc      	beq.n	10003dba <clock_configure+0x52>
            );
        }
    }

    // Set aux mux first, and then glitchless mux if this clock has one
    hw_write_masked(&clock->ctrl,
10003dc0:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003dc2:	6823      	ldr	r3, [r4, #0]
10003dc4:	0152      	lsls	r2, r2, #5
10003dc6:	405a      	eors	r2, r3
10003dc8:	23e0      	movs	r3, #224	; 0xe0
10003dca:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003dcc:	2380      	movs	r3, #128	; 0x80
10003dce:	015b      	lsls	r3, r3, #5
10003dd0:	4323      	orrs	r3, r4
10003dd2:	601a      	str	r2, [r3, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003dd4:	2103      	movs	r1, #3
10003dd6:	6822      	ldr	r2, [r4, #0]
10003dd8:	407a      	eors	r2, r7
10003dda:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003ddc:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
        hw_write_masked(&clock->ctrl,
            src << CLOCKS_CLK_REF_CTRL_SRC_LSB,
            CLOCKS_CLK_REF_CTRL_SRC_BITS
        );
        while (!(clock->selected & (1u << src)))
10003dde:	2301      	movs	r3, #1
10003de0:	40bb      	lsls	r3, r7
10003de2:	68a2      	ldr	r2, [r4, #8]
10003de4:	4213      	tst	r3, r2
10003de6:	d0fc      	beq.n	10003de2 <clock_configure+0x7a>
10003de8:	e01a      	b.n	10003e20 <clock_configure+0xb8>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003dea:	2280      	movs	r2, #128	; 0x80
10003dec:	0112      	lsls	r2, r2, #4
10003dee:	601a      	str	r2, [r3, #0]
        if (configured_freq[clk_index] > 0) {
10003df0:	4b16      	ldr	r3, [pc, #88]	; (10003e4c <clock_configure+0xe4>)
10003df2:	00aa      	lsls	r2, r5, #2
10003df4:	58d1      	ldr	r1, [r2, r3]
10003df6:	2900      	cmp	r1, #0
10003df8:	d005      	beq.n	10003e06 <clock_configure+0x9e>
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clk_index] + 1;
10003dfa:	6958      	ldr	r0, [r3, #20]
10003dfc:	f7fc f9e8 	bl	100001d0 <__udivsi3>
10003e00:	3001      	adds	r0, #1
            asm volatile (
10003e02:	3801      	subs	r0, #1
10003e04:	d1fd      	bne.n	10003e02 <clock_configure+0x9a>
    hw_write_masked(&clock->ctrl,
10003e06:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003e08:	6823      	ldr	r3, [r4, #0]
10003e0a:	0152      	lsls	r2, r2, #5
10003e0c:	405a      	eors	r2, r3
10003e0e:	23e0      	movs	r3, #224	; 0xe0
10003e10:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003e12:	2380      	movs	r3, #128	; 0x80
10003e14:	015b      	lsls	r3, r3, #5
10003e16:	4323      	orrs	r3, r4
10003e18:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
10003e1a:	9a00      	ldr	r2, [sp, #0]
10003e1c:	2a01      	cmp	r2, #1
10003e1e:	d9d9      	bls.n	10003dd4 <clock_configure+0x6c>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003e20:	2380      	movs	r3, #128	; 0x80
10003e22:	2280      	movs	r2, #128	; 0x80
10003e24:	019b      	lsls	r3, r3, #6
10003e26:	4323      	orrs	r3, r4
10003e28:	0112      	lsls	r2, r2, #4
10003e2a:	601a      	str	r2, [r3, #0]
    // Now that the source is configured, we can trust that the user-supplied
    // divisor is a safe value.
    clock->div = div;

    // Store the configured frequency
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10003e2c:	9802      	ldr	r0, [sp, #8]
    clock->div = div;
10003e2e:	6066      	str	r6, [r4, #4]
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10003e30:	0032      	movs	r2, r6
10003e32:	2300      	movs	r3, #0
10003e34:	9903      	ldr	r1, [sp, #12]
10003e36:	f7fc fa8f 	bl	10000358 <__aeabi_uldivmod>
10003e3a:	4c04      	ldr	r4, [pc, #16]	; (10003e4c <clock_configure+0xe4>)
10003e3c:	00ad      	lsls	r5, r5, #2
10003e3e:	5160      	str	r0, [r4, r5]
10003e40:	2001      	movs	r0, #1

    return true;
}
10003e42:	b005      	add	sp, #20
10003e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
10003e46:	46c0      	nop			; (mov r8, r8)
10003e48:	40008000 	.word	0x40008000
10003e4c:	2000023c 	.word	0x2000023c

10003e50 <clocks_init>:
/// \end::clock_configure[]

void clocks_init(void) {
10003e50:	b573      	push	{r0, r1, r4, r5, r6, lr}
    // Start tick in watchdog
    watchdog_start_tick(XOSC_MHZ);
10003e52:	200c      	movs	r0, #12
10003e54:	f000 f8de 	bl	10004014 <watchdog_start_tick>

    // Everything is 48MHz on FPGA apart from RTC. Otherwise set to 0 and will be set in clock configure
    if (running_on_fpga()) {
10003e58:	f000 f8e4 	bl	10004024 <running_on_fpga>
10003e5c:	2800      	cmp	r0, #0
10003e5e:	d00a      	beq.n	10003e76 <clocks_init+0x26>
        for (uint i = 0; i < CLK_COUNT; i++) {
10003e60:	2300      	movs	r3, #0
            configured_freq[i] = 48 * PICO_MHZ;
10003e62:	4a2c      	ldr	r2, [pc, #176]	; (10003f14 <clocks_init+0xc4>)
10003e64:	482c      	ldr	r0, [pc, #176]	; (10003f18 <clocks_init+0xc8>)
10003e66:	0099      	lsls	r1, r3, #2
        for (uint i = 0; i < CLK_COUNT; i++) {
10003e68:	3301      	adds	r3, #1
            configured_freq[i] = 48 * PICO_MHZ;
10003e6a:	5050      	str	r0, [r2, r1]
        for (uint i = 0; i < CLK_COUNT; i++) {
10003e6c:	2b0a      	cmp	r3, #10
10003e6e:	d1fa      	bne.n	10003e66 <clocks_init+0x16>
        }
        configured_freq[clk_rtc] = 46875;
10003e70:	4b2a      	ldr	r3, [pc, #168]	; (10003f1c <clocks_init+0xcc>)
10003e72:	6253      	str	r3, [r2, #36]	; 0x24
    clock_configure(clk_peri,
                    0,
                    CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS,
                    125 * PICO_MHZ,
                    125 * PICO_MHZ);
}
10003e74:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    clocks_hw->resus.ctrl = 0;
10003e76:	4d2a      	ldr	r5, [pc, #168]	; (10003f20 <clocks_init+0xd0>)
10003e78:	67a8      	str	r0, [r5, #120]	; 0x78
    xosc_init();
10003e7a:	f000 f8b7 	bl	10003fec <xosc_init>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003e7e:	2201      	movs	r2, #1
10003e80:	4b28      	ldr	r3, [pc, #160]	; (10003f24 <clocks_init+0xd4>)
10003e82:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_sys].selected != 0x1)
10003e84:	6c6b      	ldr	r3, [r5, #68]	; 0x44
10003e86:	2b01      	cmp	r3, #1
10003e88:	d1fc      	bne.n	10003e84 <clocks_init+0x34>
10003e8a:	2203      	movs	r2, #3
10003e8c:	4b26      	ldr	r3, [pc, #152]	; (10003f28 <clocks_init+0xd8>)
10003e8e:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_ref].selected != 0x1)
10003e90:	6bac      	ldr	r4, [r5, #56]	; 0x38
10003e92:	2c01      	cmp	r4, #1
10003e94:	d1fc      	bne.n	10003e90 <clocks_init+0x40>
    pll_init(pll_sys, 1, 1500 * PICO_MHZ, 6, 2);
10003e96:	2502      	movs	r5, #2
    pll_init(pll_usb, 1, 1200 * PICO_MHZ, 5, 5);
10003e98:	2605      	movs	r6, #5
    pll_init(pll_sys, 1, 1500 * PICO_MHZ, 6, 2);
10003e9a:	0021      	movs	r1, r4
10003e9c:	9500      	str	r5, [sp, #0]
10003e9e:	2306      	movs	r3, #6
10003ea0:	4a22      	ldr	r2, [pc, #136]	; (10003f2c <clocks_init+0xdc>)
10003ea2:	4823      	ldr	r0, [pc, #140]	; (10003f30 <clocks_init+0xe0>)
10003ea4:	f000 f854 	bl	10003f50 <pll_init>
    pll_init(pll_usb, 1, 1200 * PICO_MHZ, 5, 5);
10003ea8:	0033      	movs	r3, r6
10003eaa:	0021      	movs	r1, r4
10003eac:	4a21      	ldr	r2, [pc, #132]	; (10003f34 <clocks_init+0xe4>)
10003eae:	4822      	ldr	r0, [pc, #136]	; (10003f38 <clocks_init+0xe8>)
10003eb0:	9600      	str	r6, [sp, #0]
10003eb2:	f000 f84d 	bl	10003f50 <pll_init>
    clock_configure(clk_ref,
10003eb6:	4b21      	ldr	r3, [pc, #132]	; (10003f3c <clocks_init+0xec>)
10003eb8:	0029      	movs	r1, r5
    clock_configure(clk_sys,
10003eba:	4d21      	ldr	r5, [pc, #132]	; (10003f40 <clocks_init+0xf0>)
    clock_configure(clk_ref,
10003ebc:	9300      	str	r3, [sp, #0]
10003ebe:	2200      	movs	r2, #0
10003ec0:	2004      	movs	r0, #4
10003ec2:	f7ff ff51 	bl	10003d68 <clock_configure>
    clock_configure(clk_sys,
10003ec6:	002b      	movs	r3, r5
10003ec8:	0021      	movs	r1, r4
10003eca:	2200      	movs	r2, #0
10003ecc:	0030      	movs	r0, r6
10003ece:	9500      	str	r5, [sp, #0]
10003ed0:	f7ff ff4a 	bl	10003d68 <clock_configure>
    clock_configure(clk_usb,
10003ed4:	2200      	movs	r2, #0
10003ed6:	4c10      	ldr	r4, [pc, #64]	; (10003f18 <clocks_init+0xc8>)
10003ed8:	0011      	movs	r1, r2
10003eda:	0023      	movs	r3, r4
10003edc:	9400      	str	r4, [sp, #0]
10003ede:	2007      	movs	r0, #7
10003ee0:	f7ff ff42 	bl	10003d68 <clock_configure>
    clock_configure(clk_adc,
10003ee4:	2200      	movs	r2, #0
10003ee6:	0023      	movs	r3, r4
10003ee8:	0011      	movs	r1, r2
10003eea:	9400      	str	r4, [sp, #0]
10003eec:	2008      	movs	r0, #8
10003eee:	f7ff ff3b 	bl	10003d68 <clock_configure>
    clock_configure(clk_rtc,
10003ef2:	2200      	movs	r2, #0
10003ef4:	4b09      	ldr	r3, [pc, #36]	; (10003f1c <clocks_init+0xcc>)
10003ef6:	0011      	movs	r1, r2
10003ef8:	9300      	str	r3, [sp, #0]
10003efa:	2009      	movs	r0, #9
10003efc:	0023      	movs	r3, r4
10003efe:	f7ff ff33 	bl	10003d68 <clock_configure>
    clock_configure(clk_peri,
10003f02:	2200      	movs	r2, #0
10003f04:	002b      	movs	r3, r5
10003f06:	0011      	movs	r1, r2
10003f08:	9500      	str	r5, [sp, #0]
10003f0a:	2006      	movs	r0, #6
10003f0c:	f7ff ff2c 	bl	10003d68 <clock_configure>
10003f10:	e7b0      	b.n	10003e74 <clocks_init+0x24>
10003f12:	46c0      	nop			; (mov r8, r8)
10003f14:	2000023c 	.word	0x2000023c
10003f18:	02dc6c00 	.word	0x02dc6c00
10003f1c:	0000b71b 	.word	0x0000b71b
10003f20:	40008000 	.word	0x40008000
10003f24:	4000b03c 	.word	0x4000b03c
10003f28:	4000b030 	.word	0x4000b030
10003f2c:	59682f00 	.word	0x59682f00
10003f30:	40028000 	.word	0x40028000
10003f34:	47868c00 	.word	0x47868c00
10003f38:	4002c000 	.word	0x4002c000
10003f3c:	00b71b00 	.word	0x00b71b00
10003f40:	07735940 	.word	0x07735940

10003f44 <clock_get_hz>:

/// \tag::clock_get_hz[]
uint32_t clock_get_hz(enum clock_index clk_index) {
    return configured_freq[clk_index];
10003f44:	4b01      	ldr	r3, [pc, #4]	; (10003f4c <clock_get_hz+0x8>)
10003f46:	0080      	lsls	r0, r0, #2
10003f48:	58c0      	ldr	r0, [r0, r3]
}
10003f4a:	4770      	bx	lr
10003f4c:	2000023c 	.word	0x2000023c

10003f50 <pll_init>:
#include "hardware/clocks.h"
#include "hardware/pll.h"
#include "hardware/resets.h"

/// \tag::pll_init_calculations[]
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10003f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10003f52:	0004      	movs	r4, r0
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10003f54:	200c      	movs	r0, #12
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10003f56:	0017      	movs	r7, r2
10003f58:	001e      	movs	r6, r3
10003f5a:	000d      	movs	r5, r1
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10003f5c:	f7fc f938 	bl	100001d0 <__udivsi3>
    // Check vco freq is in an acceptable range
    assert(vco_freq >= (PICO_PLL_VCO_MIN_FREQ_MHZ * PICO_MHZ) && vco_freq <= (PICO_PLL_VCO_MAX_FREQ_MHZ * PICO_MHZ));

    // What are we multiplying the reference clock by to get the vco freq
    // (The regs are called div, because you divide the vco output and compare it to the refclk)
    uint32_t fbdiv = vco_freq / (ref_mhz * PICO_MHZ);
10003f60:	491d      	ldr	r1, [pc, #116]	; (10003fd8 <pll_init+0x88>)
10003f62:	4341      	muls	r1, r0
10003f64:	0038      	movs	r0, r7
10003f66:	f7fc f933 	bl	100001d0 <__udivsi3>
    // Check that reference frequency is no greater than vco / 16
    assert(ref_mhz <= (vco_freq / 16));

    // div1 feeds into div2 so if div1 is 5 and div2 is 2 then you get a divide by 10
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
10003f6a:	9a06      	ldr	r2, [sp, #24]
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10003f6c:	0433      	lsls	r3, r6, #16
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
10003f6e:	0312      	lsls	r2, r2, #12
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10003f70:	4313      	orrs	r3, r2

/// \tag::pll_init_finish[]
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10003f72:	6822      	ldr	r2, [r4, #0]
10003f74:	2a00      	cmp	r2, #0
10003f76:	da0f      	bge.n	10003f98 <pll_init+0x48>
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10003f78:	213f      	movs	r1, #63	; 0x3f
10003f7a:	6822      	ldr	r2, [r4, #0]
10003f7c:	400a      	ands	r2, r1
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10003f7e:	42aa      	cmp	r2, r5
10003f80:	d10a      	bne.n	10003f98 <pll_init+0x48>
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10003f82:	68a2      	ldr	r2, [r4, #8]
10003f84:	0512      	lsls	r2, r2, #20
10003f86:	0d12      	lsrs	r2, r2, #20
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10003f88:	4282      	cmp	r2, r0
10003f8a:	d105      	bne.n	10003f98 <pll_init+0x48>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS | PLL_PRIM_POSTDIV2_BITS)))) {
10003f8c:	21ee      	movs	r1, #238	; 0xee
10003f8e:	68e2      	ldr	r2, [r4, #12]
10003f90:	02c9      	lsls	r1, r1, #11
10003f92:	400a      	ands	r2, r1
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10003f94:	429a      	cmp	r2, r3
10003f96:	d01b      	beq.n	10003fd0 <pll_init+0x80>
        // do not disrupt PLL that is already correctly configured and operating
        return;
    }

    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10003f98:	4a10      	ldr	r2, [pc, #64]	; (10003fdc <pll_init+0x8c>)
10003f9a:	4294      	cmp	r4, r2
10003f9c:	d019      	beq.n	10003fd2 <pll_init+0x82>
10003f9e:	2280      	movs	r2, #128	; 0x80
10003fa0:	0152      	lsls	r2, r2, #5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003fa2:	490f      	ldr	r1, [pc, #60]	; (10003fe0 <pll_init+0x90>)
10003fa4:	4e0f      	ldr	r6, [pc, #60]	; (10003fe4 <pll_init+0x94>)
10003fa6:	600a      	str	r2, [r1, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003fa8:	490f      	ldr	r1, [pc, #60]	; (10003fe8 <pll_init+0x98>)
10003faa:	600a      	str	r2, [r1, #0]
10003fac:	0017      	movs	r7, r2
10003fae:	68b1      	ldr	r1, [r6, #8]
10003fb0:	438f      	bics	r7, r1
10003fb2:	d1fb      	bne.n	10003fac <pll_init+0x5c>
10003fb4:	22c0      	movs	r2, #192	; 0xc0

    // Turn on PLL
    uint32_t power = PLL_PWR_PD_BITS | // Main power
                     PLL_PWR_VCOPD_BITS; // VCO Power

    hw_clear_bits(&pll->pwr, power);
10003fb6:	1d21      	adds	r1, r4, #4
10003fb8:	0192      	lsls	r2, r2, #6
10003fba:	430a      	orrs	r2, r1
10003fbc:	2121      	movs	r1, #33	; 0x21
    pll->cs = refdiv;
10003fbe:	6025      	str	r5, [r4, #0]
    pll->fbdiv_int = fbdiv;
10003fc0:	60a0      	str	r0, [r4, #8]
10003fc2:	6011      	str	r1, [r2, #0]

    // Wait for PLL to lock
    while (!(pll->cs & PLL_CS_LOCK_BITS)) tight_loop_contents();
10003fc4:	6821      	ldr	r1, [r4, #0]
10003fc6:	2900      	cmp	r1, #0
10003fc8:	dafc      	bge.n	10003fc4 <pll_init+0x74>

    // Set up post dividers
    pll->prim = pdiv;
10003fca:	60e3      	str	r3, [r4, #12]
10003fcc:	2308      	movs	r3, #8
10003fce:	6013      	str	r3, [r2, #0]

    // Turn on post divider
    hw_clear_bits(&pll->pwr, PLL_PWR_POSTDIVPD_BITS);
/// \end::pll_init_finish[]
}
10003fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10003fd2:	2280      	movs	r2, #128	; 0x80
10003fd4:	0192      	lsls	r2, r2, #6
10003fd6:	e7e4      	b.n	10003fa2 <pll_init+0x52>
10003fd8:	000f4240 	.word	0x000f4240
10003fdc:	4002c000 	.word	0x4002c000
10003fe0:	4000e000 	.word	0x4000e000
10003fe4:	4000c000 	.word	0x4000c000
10003fe8:	4000f000 	.word	0x4000f000

10003fec <xosc_init>:
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif

void xosc_init(void) {
    // Assumes 1-15 MHz input, checked above.
    xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
10003fec:	22aa      	movs	r2, #170	; 0xaa
10003fee:	4b06      	ldr	r3, [pc, #24]	; (10004008 <xosc_init+0x1c>)
10003ff0:	0112      	lsls	r2, r2, #4
10003ff2:	601a      	str	r2, [r3, #0]

    // Set xosc startup delay
    xosc_hw->startup = STARTUP_DELAY;
10003ff4:	222f      	movs	r2, #47	; 0x2f
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003ff6:	4905      	ldr	r1, [pc, #20]	; (1000400c <xosc_init+0x20>)
10003ff8:	60da      	str	r2, [r3, #12]
10003ffa:	4a05      	ldr	r2, [pc, #20]	; (10004010 <xosc_init+0x24>)
10003ffc:	6011      	str	r1, [r2, #0]

    // Set the enable bit now that we have set freq range and startup delay
    hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);

    // Wait for XOSC to be stable
    while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS));
10003ffe:	685a      	ldr	r2, [r3, #4]
10004000:	2a00      	cmp	r2, #0
10004002:	dafc      	bge.n	10003ffe <xosc_init+0x12>
}
10004004:	4770      	bx	lr
10004006:	46c0      	nop			; (mov r8, r8)
10004008:	40024000 	.word	0x40024000
1000400c:	00fab000 	.word	0x00fab000
10004010:	40026000 	.word	0x40026000

10004014 <watchdog_start_tick>:
#include "hardware/structs/psm.h"

/// \tag::watchdog_start_tick[]
void watchdog_start_tick(uint cycles) {
    // Important: This function also provides a tick reference to the timer
    watchdog_hw->tick = cycles | WATCHDOG_TICK_ENABLE_BITS;
10004014:	2380      	movs	r3, #128	; 0x80
10004016:	4a02      	ldr	r2, [pc, #8]	; (10004020 <watchdog_start_tick+0xc>)
10004018:	009b      	lsls	r3, r3, #2
1000401a:	4303      	orrs	r3, r0
1000401c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
1000401e:	4770      	bx	lr
10004020:	40058000 	.word	0x40058000

10004024 <running_on_fpga>:

#if !PICO_NO_FPGA_CHECK
// Inline stub provided in header if this code is unused (so folding can be
// done in each TU instead of relying on LTO)
bool running_on_fpga() {
    return !!((*(io_ro_32 *)TBMAN_BASE) & TBMAN_PLATFORM_FPGA_BITS);
10004024:	4b02      	ldr	r3, [pc, #8]	; (10004030 <running_on_fpga+0xc>)
10004026:	6818      	ldr	r0, [r3, #0]
10004028:	0780      	lsls	r0, r0, #30
1000402a:	0fc0      	lsrs	r0, r0, #31
}
1000402c:	4770      	bx	lr
1000402e:	46c0      	nop			; (mov r8, r8)
10004030:	4006c000 	.word	0x4006c000

10004034 <gpio_set_function>:
// This also clears the input/output/irq override bits.
void gpio_set_function(uint gpio, enum gpio_function fn) {
    check_gpio_param(gpio);
    invalid_params_if(GPIO, ((uint32_t)fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB) & ~IO_BANK0_GPIO0_CTRL_FUNCSEL_BITS);
    // Set input enable on, output disable off
    hw_write_masked(&padsbank0_hw->io[gpio],
10004034:	4b08      	ldr	r3, [pc, #32]	; (10004058 <gpio_set_function+0x24>)
10004036:	0082      	lsls	r2, r0, #2
10004038:	18d2      	adds	r2, r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000403a:	2340      	movs	r3, #64	; 0x40
void gpio_set_function(uint gpio, enum gpio_function fn) {
1000403c:	b510      	push	{r4, lr}
1000403e:	6814      	ldr	r4, [r2, #0]
                   PADS_BANK0_GPIO0_IE_BITS,
                   PADS_BANK0_GPIO0_IE_BITS | PADS_BANK0_GPIO0_OD_BITS
    );
    // Zero all fields apart from fsel; we want this IO to do what the peripheral tells it.
    // This doesn't affect e.g. pullup/pulldown, as these are in pad controls.
    iobank0_hw->io[gpio].ctrl = fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB;
10004040:	00c0      	lsls	r0, r0, #3
10004042:	4063      	eors	r3, r4
10004044:	24c0      	movs	r4, #192	; 0xc0
10004046:	4023      	ands	r3, r4
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10004048:	2480      	movs	r4, #128	; 0x80
1000404a:	0164      	lsls	r4, r4, #5
1000404c:	4322      	orrs	r2, r4
1000404e:	6013      	str	r3, [r2, #0]
10004050:	4b02      	ldr	r3, [pc, #8]	; (1000405c <gpio_set_function+0x28>)
10004052:	18c0      	adds	r0, r0, r3
10004054:	6041      	str	r1, [r0, #4]
}
10004056:	bd10      	pop	{r4, pc}
10004058:	4001c004 	.word	0x4001c004
1000405c:	40014000 	.word	0x40014000

10004060 <gpio_set_pulls>:

// Note that, on RP2040, setting both pulls enables a "bus keep" function,
// i.e. weak pull to whatever is current high/low state of GPIO.
void gpio_set_pulls(uint gpio, bool up, bool down) {
    check_gpio_param(gpio);
    hw_write_masked(
10004060:	4b07      	ldr	r3, [pc, #28]	; (10004080 <gpio_set_pulls+0x20>)
10004062:	0080      	lsls	r0, r0, #2
10004064:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10004066:	6803      	ldr	r3, [r0, #0]
            &padsbank0_hw->io[gpio],
            (bool_to_bit(up) << PADS_BANK0_GPIO0_PUE_LSB) | (bool_to_bit(down) << PADS_BANK0_GPIO0_PDE_LSB),
10004068:	00c9      	lsls	r1, r1, #3
1000406a:	0092      	lsls	r2, r2, #2
    hw_write_masked(
1000406c:	430a      	orrs	r2, r1
1000406e:	405a      	eors	r2, r3
10004070:	230c      	movs	r3, #12
10004072:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10004074:	2380      	movs	r3, #128	; 0x80
10004076:	015b      	lsls	r3, r3, #5
10004078:	4303      	orrs	r3, r0
1000407a:	601a      	str	r2, [r3, #0]
            PADS_BANK0_GPIO0_PUE_BITS | PADS_BANK0_GPIO0_PDE_BITS
    );
}
1000407c:	4770      	bx	lr
1000407e:	46c0      	nop			; (mov r8, r8)
10004080:	4001c004 	.word	0x4001c004

10004084 <gpio_set_input_hysteresis_enabled>:
}

void gpio_set_input_hysteresis_enabled(uint gpio, bool enabled) {
    check_gpio_param(gpio);
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
10004084:	4b05      	ldr	r3, [pc, #20]	; (1000409c <gpio_set_input_hysteresis_enabled+0x18>)
10004086:	0080      	lsls	r0, r0, #2
10004088:	18c0      	adds	r0, r0, r3
1000408a:	2202      	movs	r2, #2
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000408c:	2380      	movs	r3, #128	; 0x80
    if (enabled)
1000408e:	2900      	cmp	r1, #0
10004090:	d100      	bne.n	10004094 <gpio_set_input_hysteresis_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10004092:	23c0      	movs	r3, #192	; 0xc0
10004094:	019b      	lsls	r3, r3, #6
10004096:	4303      	orrs	r3, r0
10004098:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
}
1000409a:	4770      	bx	lr
1000409c:	4001c004 	.word	0x4001c004

100040a0 <gpio_set_slew_rate>:
    return (padsbank0_hw->io[gpio] & PADS_BANK0_GPIO0_SCHMITT_BITS) != 0;
}

void gpio_set_slew_rate(uint gpio, enum gpio_slew_rate slew) {
    check_gpio_param(gpio);
    hw_write_masked(&padsbank0_hw->io[gpio],
100040a0:	4b05      	ldr	r3, [pc, #20]	; (100040b8 <gpio_set_slew_rate+0x18>)
100040a2:	0080      	lsls	r0, r0, #2
100040a4:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100040a6:	6803      	ldr	r3, [r0, #0]
100040a8:	4059      	eors	r1, r3
100040aa:	2301      	movs	r3, #1
100040ac:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100040ae:	2380      	movs	r3, #128	; 0x80
100040b0:	015b      	lsls	r3, r3, #5
100040b2:	4303      	orrs	r3, r0
100040b4:	6019      	str	r1, [r3, #0]
                    (uint)slew << PADS_BANK0_GPIO0_SLEWFAST_LSB,
                    PADS_BANK0_GPIO0_SLEWFAST_BITS
    );
}
100040b6:	4770      	bx	lr
100040b8:	4001c004 	.word	0x4001c004

100040bc <gpio_set_drive_strength>:

// Enum encoding should match hardware encoding on RP2040
static_assert(PADS_BANK0_GPIO0_DRIVE_VALUE_8MA == GPIO_DRIVE_STRENGTH_8MA, "");
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive) {
    check_gpio_param(gpio);
    hw_write_masked(&padsbank0_hw->io[gpio],
100040bc:	4b06      	ldr	r3, [pc, #24]	; (100040d8 <gpio_set_drive_strength+0x1c>)
100040be:	0080      	lsls	r0, r0, #2
100040c0:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100040c2:	6803      	ldr	r3, [r0, #0]
100040c4:	0109      	lsls	r1, r1, #4
100040c6:	4059      	eors	r1, r3
100040c8:	2330      	movs	r3, #48	; 0x30
100040ca:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100040cc:	2380      	movs	r3, #128	; 0x80
100040ce:	015b      	lsls	r3, r3, #5
100040d0:	4303      	orrs	r3, r0
100040d2:	6019      	str	r1, [r3, #0]
                    (uint)drive << PADS_BANK0_GPIO0_DRIVE_LSB,
                    PADS_BANK0_GPIO0_DRIVE_BITS
    );
}
100040d4:	4770      	bx	lr
100040d6:	46c0      	nop			; (mov r8, r8)
100040d8:	4001c004 	.word	0x4001c004

100040dc <gpio_acknowledge_irq>:
    _gpio_set_irq_enabled(gpio, events, enabled, irq_ctrl_base);
}

void gpio_acknowledge_irq(uint gpio, uint32_t events) {
    check_gpio_param(gpio);
    iobank0_hw->intr[gpio / 8] = events << (4 * (gpio % 8));
100040dc:	2207      	movs	r2, #7
100040de:	08c3      	lsrs	r3, r0, #3
100040e0:	4010      	ands	r0, r2
100040e2:	0080      	lsls	r0, r0, #2
100040e4:	4081      	lsls	r1, r0
100040e6:	4a02      	ldr	r2, [pc, #8]	; (100040f0 <gpio_acknowledge_irq+0x14>)
100040e8:	333c      	adds	r3, #60	; 0x3c
100040ea:	009b      	lsls	r3, r3, #2
100040ec:	5099      	str	r1, [r3, r2]
}
100040ee:	4770      	bx	lr
100040f0:	40014000 	.word	0x40014000

100040f4 <gpio_set_irq_enabled>:
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
100040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 *  \ingroup pico_platform
 *
 * \return The core number the call was made from
 */
__force_inline static uint get_core_num(void) {
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
100040f6:	23d0      	movs	r3, #208	; 0xd0
100040f8:	061b      	lsls	r3, r3, #24
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
100040fa:	681c      	ldr	r4, [r3, #0]
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
100040fc:	0005      	movs	r5, r0
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
100040fe:	4263      	negs	r3, r4
10004100:	415c      	adcs	r4, r3
10004102:	232f      	movs	r3, #47	; 0x2f
10004104:	4264      	negs	r4, r4
10004106:	439c      	bics	r4, r3
10004108:	4b0a      	ldr	r3, [pc, #40]	; (10004134 <gpio_set_irq_enabled+0x40>)
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000410a:	000f      	movs	r7, r1
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000410c:	18e4      	adds	r4, r4, r3
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000410e:	0016      	movs	r6, r2
    gpio_acknowledge_irq(gpio, events);
10004110:	f7ff ffe4 	bl	100040dc <gpio_acknowledge_irq>
    events <<= 4 * (gpio % 8);
10004114:	2307      	movs	r3, #7
10004116:	402b      	ands	r3, r5
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10004118:	08ed      	lsrs	r5, r5, #3
    events <<= 4 * (gpio % 8);
1000411a:	009b      	lsls	r3, r3, #2
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
1000411c:	00ad      	lsls	r5, r5, #2
    events <<= 4 * (gpio % 8);
1000411e:	409f      	lsls	r7, r3
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10004120:	1964      	adds	r4, r4, r5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10004122:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10004124:	2e00      	cmp	r6, #0
10004126:	d100      	bne.n	1000412a <gpio_set_irq_enabled+0x36>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10004128:	23c0      	movs	r3, #192	; 0xc0
1000412a:	019b      	lsls	r3, r3, #6
1000412c:	4323      	orrs	r3, r4
1000412e:	601f      	str	r7, [r3, #0]
}
10004130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10004132:	46c0      	nop			; (mov r8, r8)
10004134:	40014130 	.word	0x40014130

10004138 <gpio_set_input_enabled>:
#endif
}

void gpio_set_input_enabled(uint gpio, bool enabled) {
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
10004138:	4b05      	ldr	r3, [pc, #20]	; (10004150 <gpio_set_input_enabled+0x18>)
1000413a:	0080      	lsls	r0, r0, #2
1000413c:	18c0      	adds	r0, r0, r3
1000413e:	2240      	movs	r2, #64	; 0x40
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10004140:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10004142:	2900      	cmp	r1, #0
10004144:	d100      	bne.n	10004148 <gpio_set_input_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10004146:	23c0      	movs	r3, #192	; 0xc0
10004148:	019b      	lsls	r3, r3, #6
1000414a:	4303      	orrs	r3, r0
1000414c:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
}
1000414e:	4770      	bx	lr
10004150:	4001c004 	.word	0x4001c004

10004154 <uart_set_baudrate>:
    invalid_params_if(UART, uart != uart0 && uart != uart1);
    uart_reset(uart);
}

/// \tag::uart_set_baudrate[]
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
10004154:	b570      	push	{r4, r5, r6, lr}
10004156:	0006      	movs	r6, r0
    invalid_params_if(UART, baudrate == 0);
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
10004158:	2006      	movs	r0, #6
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
1000415a:	000c      	movs	r4, r1
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
1000415c:	f7ff fef2 	bl	10003f44 <clock_get_hz>
10004160:	0021      	movs	r1, r4
10004162:	00c0      	lsls	r0, r0, #3
10004164:	f7fc f834 	bl	100001d0 <__udivsi3>
    uint32_t baud_ibrd = baud_rate_div >> 7;
    uint32_t baud_fbrd;

    if (baud_ibrd == 0) {
        baud_ibrd = 1;
10004168:	2401      	movs	r4, #1
    uint32_t baud_ibrd = baud_rate_div >> 7;
1000416a:	09c5      	lsrs	r5, r0, #7
    if (baud_ibrd == 0) {
1000416c:	d007      	beq.n	1000417e <uart_set_baudrate+0x2a>
        baud_fbrd = 0;
    } else if (baud_ibrd >= 65535) {
1000416e:	4b0e      	ldr	r3, [pc, #56]	; (100041a8 <uart_set_baudrate+0x54>)
10004170:	429d      	cmp	r5, r3
10004172:	d815      	bhi.n	100041a0 <uart_set_baudrate+0x4c>
        baud_ibrd = 65535;
        baud_fbrd = 0;
    }  else {
        baud_fbrd = ((baud_rate_div & 0x7f) + 1) / 2;
10004174:	237f      	movs	r3, #127	; 0x7f
10004176:	4018      	ands	r0, r3
10004178:	1900      	adds	r0, r0, r4
1000417a:	002c      	movs	r4, r5
1000417c:	0845      	lsrs	r5, r0, #1
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000417e:	2380      	movs	r3, #128	; 0x80
10004180:	2200      	movs	r2, #0
    }

    // Load PL011's baud divisor registers
    uart_get_hw(uart)->ibrd = baud_ibrd;
10004182:	6274      	str	r4, [r6, #36]	; 0x24
10004184:	019b      	lsls	r3, r3, #6
    uart_get_hw(uart)->fbrd = baud_fbrd;
10004186:	62b5      	str	r5, [r6, #40]	; 0x28

    // PL011 needs a (dummy) line control register write to latch in the
    // divisors. We don't want to actually change LCR contents here.
    hw_set_bits(&uart_get_hw(uart)->lcr_h, 0);
10004188:	362c      	adds	r6, #44	; 0x2c
1000418a:	4333      	orrs	r3, r6
1000418c:	601a      	str	r2, [r3, #0]

    // See datasheet
    return (4 * clock_get_hz(clk_peri)) / (64 * baud_ibrd + baud_fbrd);
1000418e:	2006      	movs	r0, #6
10004190:	f7ff fed8 	bl	10003f44 <clock_get_hz>
10004194:	01a1      	lsls	r1, r4, #6
10004196:	1949      	adds	r1, r1, r5
10004198:	0080      	lsls	r0, r0, #2
1000419a:	f7fc f819 	bl	100001d0 <__udivsi3>
}
1000419e:	bd70      	pop	{r4, r5, r6, pc}
        baud_fbrd = 0;
100041a0:	2500      	movs	r5, #0
        baud_ibrd = 65535;
100041a2:	4c02      	ldr	r4, [pc, #8]	; (100041ac <uart_set_baudrate+0x58>)
100041a4:	e7eb      	b.n	1000417e <uart_set_baudrate+0x2a>
100041a6:	46c0      	nop			; (mov r8, r8)
100041a8:	0000fffe 	.word	0x0000fffe
100041ac:	0000ffff 	.word	0x0000ffff

100041b0 <uart_init>:
uint uart_init(uart_inst_t *uart, uint baudrate) {
100041b0:	b570      	push	{r4, r5, r6, lr}
100041b2:	0004      	movs	r4, r0
    if (clock_get_hz(clk_peri) == 0)
100041b4:	2006      	movs	r0, #6
uint uart_init(uart_inst_t *uart, uint baudrate) {
100041b6:	000d      	movs	r5, r1
    if (clock_get_hz(clk_peri) == 0)
100041b8:	f7ff fec4 	bl	10003f44 <clock_get_hz>
100041bc:	2800      	cmp	r0, #0
100041be:	d02e      	beq.n	1000421e <uart_init+0x6e>
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
100041c0:	4b19      	ldr	r3, [pc, #100]	; (10004228 <uart_init+0x78>)
100041c2:	429c      	cmp	r4, r3
100041c4:	d02c      	beq.n	10004220 <uart_init+0x70>
100041c6:	2380      	movs	r3, #128	; 0x80
100041c8:	03db      	lsls	r3, r3, #15
100041ca:	4a18      	ldr	r2, [pc, #96]	; (1000422c <uart_init+0x7c>)
100041cc:	4918      	ldr	r1, [pc, #96]	; (10004230 <uart_init+0x80>)
100041ce:	6013      	str	r3, [r2, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100041d0:	4a18      	ldr	r2, [pc, #96]	; (10004234 <uart_init+0x84>)
100041d2:	6013      	str	r3, [r2, #0]
100041d4:	0018      	movs	r0, r3
100041d6:	688a      	ldr	r2, [r1, #8]
100041d8:	4390      	bics	r0, r2
100041da:	d1fb      	bne.n	100041d4 <uart_init+0x24>
    return uart == uart1 ? 1 : 0;
100041dc:	4b16      	ldr	r3, [pc, #88]	; (10004238 <uart_init+0x88>)
/// \end::uart_set_baudrate[]

void uart_set_translate_crlf(uart_inst_t *uart, bool crlf) {
#if PICO_UART_ENABLE_CRLF_SUPPORT
    uart_char_to_line_feed[uart_get_index(uart)] = crlf ? '\n' : 0x100;
100041de:	4a17      	ldr	r2, [pc, #92]	; (1000423c <uart_init+0x8c>)
100041e0:	18e3      	adds	r3, r4, r3
100041e2:	4259      	negs	r1, r3
100041e4:	414b      	adcs	r3, r1
100041e6:	2180      	movs	r1, #128	; 0x80
100041e8:	005b      	lsls	r3, r3, #1
100041ea:	0049      	lsls	r1, r1, #1
100041ec:	5299      	strh	r1, [r3, r2]
    uint baud = uart_set_baudrate(uart, baudrate);
100041ee:	0020      	movs	r0, r4
100041f0:	0029      	movs	r1, r5
100041f2:	f7ff ffaf 	bl	10004154 <uart_set_baudrate>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100041f6:	2360      	movs	r3, #96	; 0x60
100041f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
100041fa:	0021      	movs	r1, r4
100041fc:	4053      	eors	r3, r2
100041fe:	226e      	movs	r2, #110	; 0x6e
10004200:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10004202:	2280      	movs	r2, #128	; 0x80
10004204:	312c      	adds	r1, #44	; 0x2c
10004206:	0152      	lsls	r2, r2, #5
10004208:	430a      	orrs	r2, r1
1000420a:	6013      	str	r3, [r2, #0]
    uart_get_hw(uart)->cr = UART_UARTCR_UARTEN_BITS | UART_UARTCR_TXE_BITS | UART_UARTCR_RXE_BITS;
1000420c:	4b0c      	ldr	r3, [pc, #48]	; (10004240 <uart_init+0x90>)
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000420e:	2210      	movs	r2, #16
10004210:	6323      	str	r3, [r4, #48]	; 0x30
10004212:	2380      	movs	r3, #128	; 0x80
10004214:	019b      	lsls	r3, r3, #6
10004216:	430b      	orrs	r3, r1
10004218:	601a      	str	r2, [r3, #0]
    uart_get_hw(uart)->dmacr = UART_UARTDMACR_TXDMAE_BITS | UART_UARTDMACR_RXDMAE_BITS;
1000421a:	2303      	movs	r3, #3
1000421c:	64a3      	str	r3, [r4, #72]	; 0x48
}
1000421e:	bd70      	pop	{r4, r5, r6, pc}
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10004220:	2380      	movs	r3, #128	; 0x80
10004222:	041b      	lsls	r3, r3, #16
10004224:	e7d1      	b.n	100041ca <uart_init+0x1a>
10004226:	46c0      	nop			; (mov r8, r8)
10004228:	40038000 	.word	0x40038000
1000422c:	4000e000 	.word	0x4000e000
10004230:	4000c000 	.word	0x4000c000
10004234:	4000f000 	.word	0x4000f000
10004238:	bffc8000 	.word	0xbffc8000
1000423c:	20000294 	.word	0x20000294
10004240:	00000301 	.word	0x00000301

10004244 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
10004244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10004246:	0004      	movs	r4, r0
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
10004248:	f7fe fc2e 	bl	10002aa8 <z_impl_log_panic>
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
1000424c:	2000      	movs	r0, #0
1000424e:	4b06      	ldr	r3, [pc, #24]	; (10004268 <k_sys_fatal_error_handler+0x24>)
10004250:	9001      	str	r0, [sp, #4]
10004252:	9302      	str	r3, [sp, #8]
10004254:	9000      	str	r0, [sp, #0]
10004256:	0003      	movs	r3, r0
10004258:	2201      	movs	r2, #1
1000425a:	4904      	ldr	r1, [pc, #16]	; (1000426c <k_sys_fatal_error_handler+0x28>)
1000425c:	f001 fb65 	bl	1000592a <z_log_msg_runtime_create.constprop.0>
	arch_system_halt(reason);
10004260:	0020      	movs	r0, r4
10004262:	f001 fb71 	bl	10005948 <arch_system_halt>
10004266:	46c0      	nop			; (mov r8, r8)
10004268:	1000636d 	.word	0x1000636d
1000426c:	10005d90 	.word	0x10005d90

10004270 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
10004270:	b5f0      	push	{r4, r5, r6, r7, lr}
10004272:	0006      	movs	r6, r0
10004274:	000f      	movs	r7, r1
10004276:	b089      	sub	sp, #36	; 0x24
	__asm__ volatile("mrs %0, PRIMASK;"
10004278:	f3ef 8310 	mrs	r3, PRIMASK
1000427c:	b672      	cpsid	i
1000427e:	9307      	str	r3, [sp, #28]
	return z_impl_z_current_get();
10004280:	f000 fc7c 	bl	10004b7c <z_impl_z_current_get>
10004284:	4b26      	ldr	r3, [pc, #152]	; (10004320 <z_fatal_error+0xb0>)
10004286:	0005      	movs	r5, r0
	switch (reason) {
10004288:	2e04      	cmp	r6, #4
1000428a:	d802      	bhi.n	10004292 <z_fatal_error+0x22>
1000428c:	4b25      	ldr	r3, [pc, #148]	; (10004324 <z_fatal_error+0xb4>)
1000428e:	00b2      	lsls	r2, r6, #2
10004290:	58d3      	ldr	r3, [r2, r3]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
10004292:	2400      	movs	r4, #0
10004294:	4a24      	ldr	r2, [pc, #144]	; (10004328 <z_fatal_error+0xb8>)
10004296:	9304      	str	r3, [sp, #16]
10004298:	4b24      	ldr	r3, [pc, #144]	; (1000432c <z_fatal_error+0xbc>)
1000429a:	9206      	str	r2, [sp, #24]
1000429c:	9302      	str	r3, [sp, #8]
1000429e:	2201      	movs	r2, #1
100042a0:	0023      	movs	r3, r4
100042a2:	0020      	movs	r0, r4
100042a4:	9906      	ldr	r1, [sp, #24]
100042a6:	9405      	str	r4, [sp, #20]
100042a8:	9603      	str	r6, [sp, #12]
100042aa:	9401      	str	r4, [sp, #4]
100042ac:	9400      	str	r4, [sp, #0]
100042ae:	f001 fb3c 	bl	1000592a <z_log_msg_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
100042b2:	42a7      	cmp	r7, r4
100042b4:	d00d      	beq.n	100042d2 <z_fatal_error+0x62>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
100042b6:	69fb      	ldr	r3, [r7, #28]
100042b8:	05db      	lsls	r3, r3, #23
100042ba:	42a3      	cmp	r3, r4
100042bc:	d009      	beq.n	100042d2 <z_fatal_error+0x62>
		LOG_ERR("Fault during interrupt handling\n");
100042be:	4b1c      	ldr	r3, [pc, #112]	; (10004330 <z_fatal_error+0xc0>)
100042c0:	2201      	movs	r2, #1
100042c2:	9302      	str	r3, [sp, #8]
100042c4:	0020      	movs	r0, r4
100042c6:	0023      	movs	r3, r4
100042c8:	9906      	ldr	r1, [sp, #24]
100042ca:	9401      	str	r4, [sp, #4]
100042cc:	9400      	str	r4, [sp, #0]
100042ce:	f001 fb2c 	bl	1000592a <z_log_msg_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
100042d2:	2d00      	cmp	r5, #0
100042d4:	d007      	beq.n	100042e6 <z_fatal_error+0x76>
100042d6:	0028      	movs	r0, r5
100042d8:	f001 fb42 	bl	10005960 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
100042dc:	2800      	cmp	r0, #0
100042de:	d002      	beq.n	100042e6 <z_fatal_error+0x76>
100042e0:	7803      	ldrb	r3, [r0, #0]
100042e2:	2b00      	cmp	r3, #0
100042e4:	d100      	bne.n	100042e8 <z_fatal_error+0x78>
		thread_name = "unknown";
100042e6:	4813      	ldr	r0, [pc, #76]	; (10004334 <z_fatal_error+0xc4>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
100042e8:	9004      	str	r0, [sp, #16]
100042ea:	2000      	movs	r0, #0
100042ec:	4b12      	ldr	r3, [pc, #72]	; (10004338 <z_fatal_error+0xc8>)
100042ee:	2201      	movs	r2, #1
100042f0:	9906      	ldr	r1, [sp, #24]
100042f2:	9302      	str	r3, [sp, #8]
100042f4:	9001      	str	r0, [sp, #4]
100042f6:	0003      	movs	r3, r0
100042f8:	9000      	str	r0, [sp, #0]
100042fa:	9503      	str	r5, [sp, #12]
100042fc:	f001 fb15 	bl	1000592a <z_log_msg_runtime_create.constprop.0>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
10004300:	0039      	movs	r1, r7
10004302:	0030      	movs	r0, r6
10004304:	f7ff ff9e 	bl	10004244 <k_sys_fatal_error_handler>
	if (key != 0U) {
10004308:	9b07      	ldr	r3, [sp, #28]
1000430a:	2b00      	cmp	r3, #0
1000430c:	d102      	bne.n	10004314 <z_fatal_error+0xa4>
	__asm__ volatile(
1000430e:	b662      	cpsie	i
10004310:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
10004314:	0028      	movs	r0, r5
10004316:	f7ff f879 	bl	1000340c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
1000431a:	b009      	add	sp, #36	; 0x24
1000431c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000431e:	46c0      	nop			; (mov r8, r8)
10004320:	1000637c 	.word	0x1000637c
10004324:	10005f78 	.word	0x10005f78
10004328:	10005d90 	.word	0x10005d90
1000432c:	10006392 	.word	0x10006392
10004330:	100063ba 	.word	0x100063ba
10004334:	1000638a 	.word	0x1000638a
10004338:	100063db 	.word	0x100063db

1000433c <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
1000433c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
1000433e:	2701      	movs	r7, #1
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
10004340:	4e10      	ldr	r6, [pc, #64]	; (10004384 <z_sys_init_run_level+0x48>)
10004342:	0083      	lsls	r3, r0, #2
10004344:	3001      	adds	r0, #1
10004346:	599c      	ldr	r4, [r3, r6]
10004348:	0083      	lsls	r3, r0, #2
1000434a:	9301      	str	r3, [sp, #4]
1000434c:	9b01      	ldr	r3, [sp, #4]
1000434e:	58f3      	ldr	r3, [r6, r3]
10004350:	42a3      	cmp	r3, r4
10004352:	d800      	bhi.n	10004356 <z_sys_init_run_level+0x1a>
		}
	}
}
10004354:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		const struct device *dev = entry->dev;
10004356:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
10004358:	6823      	ldr	r3, [r4, #0]
1000435a:	0028      	movs	r0, r5
1000435c:	4798      	blx	r3
		if (dev != NULL) {
1000435e:	2d00      	cmp	r5, #0
10004360:	d00d      	beq.n	1000437e <z_sys_init_run_level+0x42>
			if (rc != 0) {
10004362:	2800      	cmp	r0, #0
10004364:	d007      	beq.n	10004376 <z_sys_init_run_level+0x3a>
				if (rc < 0) {
10004366:	17c2      	asrs	r2, r0, #31
10004368:	1880      	adds	r0, r0, r2
				dev->state->init_res = rc;
1000436a:	68eb      	ldr	r3, [r5, #12]
				if (rc < 0) {
1000436c:	4050      	eors	r0, r2
				if (rc > UINT8_MAX) {
1000436e:	28ff      	cmp	r0, #255	; 0xff
10004370:	dd00      	ble.n	10004374 <z_sys_init_run_level+0x38>
10004372:	20ff      	movs	r0, #255	; 0xff
				dev->state->init_res = rc;
10004374:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
10004376:	68ea      	ldr	r2, [r5, #12]
10004378:	7853      	ldrb	r3, [r2, #1]
1000437a:	433b      	orrs	r3, r7
1000437c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
1000437e:	3408      	adds	r4, #8
10004380:	e7e4      	b.n	1000434c <z_sys_init_run_level+0x10>
10004382:	46c0      	nop			; (mov r8, r8)
10004384:	10005f8c 	.word	0x10005f8c

10004388 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
10004388:	b510      	push	{r4, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
1000438a:	2401      	movs	r4, #1
1000438c:	4b09      	ldr	r3, [pc, #36]	; (100043b4 <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
1000438e:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
10004390:	701c      	strb	r4, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
10004392:	f7ff ffd3 	bl	1000433c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
10004396:	f000 fe4b 	bl	10005030 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
1000439a:	2004      	movs	r0, #4
1000439c:	f7ff ffce 	bl	1000433c <z_sys_init_run_level>

	z_init_static_threads();
100043a0:	f000 f8d0 	bl	10004544 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
100043a4:	f7fd fcfe 	bl	10001da4 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
100043a8:	4a03      	ldr	r2, [pc, #12]	; (100043b8 <bg_thread_main+0x30>)
100043aa:	7b13      	ldrb	r3, [r2, #12]
100043ac:	43a3      	bics	r3, r4
100043ae:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
100043b0:	bd10      	pop	{r4, pc}
100043b2:	46c0      	nop			; (mov r8, r8)
100043b4:	2000029b 	.word	0x2000029b
100043b8:	20000158 	.word	0x20000158

100043bc <z_bss_zero>:
{
100043bc:	b510      	push	{r4, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
100043be:	4a03      	ldr	r2, [pc, #12]	; (100043cc <z_bss_zero+0x10>)
100043c0:	4803      	ldr	r0, [pc, #12]	; (100043d0 <z_bss_zero+0x14>)
100043c2:	2100      	movs	r1, #0
100043c4:	1a12      	subs	r2, r2, r0
100043c6:	f001 fac3 	bl	10005950 <z_early_memset>
}
100043ca:	bd10      	pop	{r4, pc}
100043cc:	200002a0 	.word	0x200002a0
100043d0:	200000e8 	.word	0x200000e8

100043d4 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
100043d4:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
100043d6:	2670      	movs	r6, #112	; 0x70
	z_setup_new_thread(thread, stack,
100043d8:	2501      	movs	r5, #1
{
100043da:	0004      	movs	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
100043dc:	4346      	muls	r6, r0
	k_thread_stack_t *stack = z_idle_stacks[i];
100043de:	0201      	lsls	r1, r0, #8
100043e0:	4811      	ldr	r0, [pc, #68]	; (10004428 <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
100043e2:	2280      	movs	r2, #128	; 0x80
	k_thread_stack_t *stack = z_idle_stacks[i];
100043e4:	1809      	adds	r1, r1, r0
	z_setup_new_thread(thread, stack,
100043e6:	2000      	movs	r0, #0
{
100043e8:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
100043ea:	9504      	str	r5, [sp, #16]
100043ec:	350e      	adds	r5, #14
100043ee:	9503      	str	r5, [sp, #12]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100043f0:	3505      	adds	r5, #5
100043f2:	4365      	muls	r5, r4
	struct k_thread *thread = &z_idle_threads[i];
100043f4:	4b0d      	ldr	r3, [pc, #52]	; (1000442c <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
100043f6:	9005      	str	r0, [sp, #20]
100043f8:	9002      	str	r0, [sp, #8]
100043fa:	9001      	str	r0, [sp, #4]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
100043fc:	480c      	ldr	r0, [pc, #48]	; (10004430 <z_init_cpu+0x5c>)
	struct k_thread *thread = &z_idle_threads[i];
100043fe:	18f6      	adds	r6, r6, r3
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10004400:	182d      	adds	r5, r5, r0
	z_setup_new_thread(thread, stack,
10004402:	4b0c      	ldr	r3, [pc, #48]	; (10004434 <z_init_cpu+0x60>)
10004404:	0030      	movs	r0, r6
10004406:	9500      	str	r5, [sp, #0]
10004408:	0052      	lsls	r2, r2, #1
1000440a:	f000 f871 	bl	100044f0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
1000440e:	2204      	movs	r2, #4
10004410:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
10004412:	742c      	strb	r4, [r5, #16]
10004414:	4393      	bics	r3, r2
10004416:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
10004418:	3401      	adds	r4, #1
1000441a:	4b07      	ldr	r3, [pc, #28]	; (10004438 <z_init_cpu+0x64>)
1000441c:	02e4      	lsls	r4, r4, #11
1000441e:	18e4      	adds	r4, r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
10004420:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
10004422:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
10004424:	b006      	add	sp, #24
10004426:	bd70      	pop	{r4, r5, r6, pc}
10004428:	20000aa0 	.word	0x20000aa0
1000442c:	200000e8 	.word	0x200000e8
10004430:	20000264 	.word	0x20000264
10004434:	10005965 	.word	0x10005965
10004438:	200002a0 	.word	0x200002a0

1000443c <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
1000443c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
1000443e:	2000      	movs	r0, #0
{
10004440:	b0a3      	sub	sp, #140	; 0x8c
	z_sys_init_run_level(INIT_LEVEL_EARLY);
10004442:	f7ff ff7b 	bl	1000433c <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
10004446:	4b22      	ldr	r3, [pc, #136]	; (100044d0 <z_cstart+0x94>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
10004448:	f383 8808 	msr	MSP, r3
1000444c:	4921      	ldr	r1, [pc, #132]	; (100044d4 <z_cstart+0x98>)
1000444e:	4b22      	ldr	r3, [pc, #136]	; (100044d8 <z_cstart+0x9c>)
10004450:	6a0a      	ldr	r2, [r1, #32]
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
10004452:	2500      	movs	r5, #0
10004454:	401a      	ands	r2, r3
10004456:	23e0      	movs	r3, #224	; 0xe0
10004458:	041b      	lsls	r3, r3, #16
1000445a:	4313      	orrs	r3, r2
1000445c:	620b      	str	r3, [r1, #32]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
1000445e:	f000 ff49 	bl	100052f4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
10004462:	f7fe fdc7 	bl	10002ff4 <z_arm_cpu_idle_init>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
10004466:	f7fe fb09 	bl	10002a7c <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
1000446a:	2202      	movs	r2, #2

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
1000446c:	4e1b      	ldr	r6, [pc, #108]	; (100044dc <z_cstart+0xa0>)
	dummy_thread->base.user_options = K_ESSENTIAL;
1000446e:	ab06      	add	r3, sp, #24
10004470:	32ff      	adds	r2, #255	; 0xff
10004472:	819a      	strh	r2, [r3, #12]
	_current_cpu->current = dummy_thread;
10004474:	60b3      	str	r3, [r6, #8]
	dummy_thread->resource_pool = NULL;
10004476:	951f      	str	r5, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
10004478:	f001 fa49 	bl	1000590e <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
1000447c:	2001      	movs	r0, #1
1000447e:	f7ff ff5d 	bl	1000433c <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
10004482:	2002      	movs	r0, #2
10004484:	f7ff ff5a 	bl	1000433c <z_sys_init_run_level>
	z_sched_init();
10004488:	f000 fad0 	bl	10004a2c <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
1000448c:	4c14      	ldr	r4, [pc, #80]	; (100044e0 <z_cstart+0xa4>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
1000448e:	4b15      	ldr	r3, [pc, #84]	; (100044e4 <z_cstart+0xa8>)
	_kernel.ready_q.cache = &z_main_thread;
10004490:	6174      	str	r4, [r6, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
10004492:	2280      	movs	r2, #128	; 0x80
10004494:	9305      	str	r3, [sp, #20]
10004496:	2301      	movs	r3, #1
10004498:	4e13      	ldr	r6, [pc, #76]	; (100044e8 <z_cstart+0xac>)
1000449a:	4914      	ldr	r1, [pc, #80]	; (100044ec <z_cstart+0xb0>)
1000449c:	9304      	str	r3, [sp, #16]
1000449e:	00d2      	lsls	r2, r2, #3
100044a0:	0033      	movs	r3, r6
100044a2:	0020      	movs	r0, r4
100044a4:	9503      	str	r5, [sp, #12]
100044a6:	9502      	str	r5, [sp, #8]
100044a8:	9501      	str	r5, [sp, #4]
100044aa:	9500      	str	r5, [sp, #0]
100044ac:	f000 f820 	bl	100044f0 <z_setup_new_thread>
100044b0:	2204      	movs	r2, #4
100044b2:	0007      	movs	r7, r0
100044b4:	7b63      	ldrb	r3, [r4, #13]
	z_ready_thread(&z_main_thread);
100044b6:	0020      	movs	r0, r4
100044b8:	4393      	bics	r3, r2
100044ba:	7363      	strb	r3, [r4, #13]
100044bc:	f001 fa95 	bl	100059ea <z_ready_thread>
	z_init_cpu(0);
100044c0:	0028      	movs	r0, r5
100044c2:	f7ff ff87 	bl	100043d4 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
100044c6:	0032      	movs	r2, r6
100044c8:	0039      	movs	r1, r7
100044ca:	0020      	movs	r0, r4
100044cc:	f7fe feae 	bl	1000322c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
100044d0:	20000aa0 	.word	0x20000aa0
100044d4:	e000ed00 	.word	0xe000ed00
100044d8:	ff00ffff 	.word	0xff00ffff
100044dc:	20000264 	.word	0x20000264
100044e0:	20000158 	.word	0x20000158
100044e4:	1000643d 	.word	0x1000643d
100044e8:	10004389 	.word	0x10004389
100044ec:	20000ba0 	.word	0x20000ba0

100044f0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
100044f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
100044f2:	0004      	movs	r4, r0
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
100044f4:	3058      	adds	r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
100044f6:	65a0      	str	r0, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
100044f8:	65e0      	str	r0, [r4, #92]	; 0x5c
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
100044fa:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
100044fc:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
100044fe:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
10004500:	2004      	movs	r0, #4
10004502:	7360      	strb	r0, [r4, #13]

	thread_base->prio = priority;
10004504:	980b      	ldr	r0, [sp, #44]	; 0x2c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
10004506:	3207      	adds	r2, #7
	thread_base->prio = priority;
10004508:	73a0      	strb	r0, [r4, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
1000450a:	2007      	movs	r0, #7
1000450c:	4382      	bics	r2, r0
	stack_ptr = (char *)stack + stack_obj_size;
1000450e:	188d      	adds	r5, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
10004510:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->pended_on = NULL;
10004512:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
10004514:	73e6      	strb	r6, [r4, #15]
 * @param node the node
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
10004516:	61a6      	str	r6, [r4, #24]
	node->prev = NULL;
10004518:	61e6      	str	r6, [r4, #28]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
1000451a:	9202      	str	r2, [sp, #8]
1000451c:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000451e:	0020      	movs	r0, r4
10004520:	9201      	str	r2, [sp, #4]
10004522:	9a08      	ldr	r2, [sp, #32]
10004524:	9200      	str	r2, [sp, #0]
10004526:	002a      	movs	r2, r5
10004528:	f7fe fe6a 	bl	10003200 <arch_new_thread>
	if (!_current) {
1000452c:	4b04      	ldr	r3, [pc, #16]	; (10004540 <z_setup_new_thread+0x50>)
	new_thread->init_data = NULL;
1000452e:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
10004530:	689b      	ldr	r3, [r3, #8]
10004532:	42b3      	cmp	r3, r6
10004534:	d000      	beq.n	10004538 <z_setup_new_thread+0x48>
	new_thread->resource_pool = _current->resource_pool;
10004536:	6e5b      	ldr	r3, [r3, #100]	; 0x64
}
10004538:	0028      	movs	r0, r5
1000453a:	6663      	str	r3, [r4, #100]	; 0x64
1000453c:	b004      	add	sp, #16
1000453e:	bd70      	pop	{r4, r5, r6, pc}
10004540:	20000264 	.word	0x20000264

10004544 <z_init_static_threads>:
{
10004544:	b570      	push	{r4, r5, r6, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
10004546:	4c20      	ldr	r4, [pc, #128]	; (100045c8 <z_init_static_threads+0x84>)
{
10004548:	b086      	sub	sp, #24
1000454a:	0026      	movs	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
1000454c:	4d1f      	ldr	r5, [pc, #124]	; (100045cc <z_init_static_threads+0x88>)
1000454e:	42ac      	cmp	r4, r5
10004550:	d308      	bcc.n	10004564 <z_init_static_threads+0x20>
	k_sched_lock();
10004552:	f000 fa45 	bl	100049e0 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
10004556:	0034      	movs	r4, r6
10004558:	42ac      	cmp	r4, r5
1000455a:	d319      	bcc.n	10004590 <z_init_static_threads+0x4c>
	k_sched_unlock();
1000455c:	f000 fa50 	bl	10004a00 <k_sched_unlock>
}
10004560:	b006      	add	sp, #24
10004562:	bd70      	pop	{r4, r5, r6, pc}
		z_setup_new_thread(
10004564:	6aa3      	ldr	r3, [r4, #40]	; 0x28
10004566:	9305      	str	r3, [sp, #20]
10004568:	6a23      	ldr	r3, [r4, #32]
1000456a:	9304      	str	r3, [sp, #16]
1000456c:	69e3      	ldr	r3, [r4, #28]
1000456e:	9303      	str	r3, [sp, #12]
10004570:	69a3      	ldr	r3, [r4, #24]
10004572:	9302      	str	r3, [sp, #8]
10004574:	6963      	ldr	r3, [r4, #20]
10004576:	9301      	str	r3, [sp, #4]
10004578:	6923      	ldr	r3, [r4, #16]
1000457a:	9300      	str	r3, [sp, #0]
1000457c:	68e3      	ldr	r3, [r4, #12]
1000457e:	68a2      	ldr	r2, [r4, #8]
10004580:	6861      	ldr	r1, [r4, #4]
10004582:	6820      	ldr	r0, [r4, #0]
10004584:	f7ff ffb4 	bl	100044f0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
10004588:	6823      	ldr	r3, [r4, #0]
1000458a:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
1000458c:	342c      	adds	r4, #44	; 0x2c
1000458e:	e7dd      	b.n	1000454c <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
10004590:	6a63      	ldr	r3, [r4, #36]	; 0x24
10004592:	1c5a      	adds	r2, r3, #1
10004594:	d00f      	beq.n	100045b6 <z_init_static_threads+0x72>
					    K_MSEC(thread_data->init_delay));
10004596:	43d8      	mvns	r0, r3
10004598:	17c0      	asrs	r0, r0, #31
1000459a:	4018      	ands	r0, r3
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
1000459c:	220a      	movs	r2, #10
1000459e:	2300      	movs	r3, #0
100045a0:	17c1      	asrs	r1, r0, #31
100045a2:	f7fd faf5 	bl	10001b90 <__aeabi_lmul>
			schedule_new_thread(thread_data->init_thread,
100045a6:	6826      	ldr	r6, [r4, #0]
100045a8:	000b      	movs	r3, r1
100045aa:	0002      	movs	r2, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
100045ac:	4301      	orrs	r1, r0
100045ae:	d104      	bne.n	100045ba <z_init_static_threads+0x76>
	z_sched_start(thread);
100045b0:	0030      	movs	r0, r6
100045b2:	f000 f9cf 	bl	10004954 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
100045b6:	342c      	adds	r4, #44	; 0x2c
100045b8:	e7ce      	b.n	10004558 <z_init_static_threads+0x14>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
100045ba:	0030      	movs	r0, r6
100045bc:	4904      	ldr	r1, [pc, #16]	; (100045d0 <z_init_static_threads+0x8c>)
100045be:	3018      	adds	r0, #24
100045c0:	f000 fba2 	bl	10004d08 <z_add_timeout>
100045c4:	e7f7      	b.n	100045b6 <z_init_static_threads+0x72>
100045c6:	46c0      	nop			; (mov r8, r8)
100045c8:	10005d3c 	.word	0x10005d3c
100045cc:	10005d3c 	.word	0x10005d3c
100045d0:	10005a5f 	.word	0x10005a5f

100045d4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
100045d4:	b570      	push	{r4, r5, r6, lr}
100045d6:	0004      	movs	r4, r0
	__asm__ volatile("mrs %0, PRIMASK;"
100045d8:	f3ef 8510 	mrs	r5, PRIMASK
100045dc:	b672      	cpsid	i
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
100045de:	f001 fa59 	bl	10005a94 <z_unpend_first_thread>

	if (thread != NULL) {
100045e2:	2800      	cmp	r0, #0
100045e4:	d008      	beq.n	100045f8 <z_impl_k_sem_give+0x24>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
100045e6:	2300      	movs	r3, #0
100045e8:	66c3      	str	r3, [r0, #108]	; 0x6c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
100045ea:	f001 f9fe 	bl	100059ea <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
100045ee:	0029      	movs	r1, r5
100045f0:	4805      	ldr	r0, [pc, #20]	; (10004608 <z_impl_k_sem_give+0x34>)
100045f2:	f000 f999 	bl	10004928 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
100045f6:	bd70      	pop	{r4, r5, r6, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
100045f8:	68a2      	ldr	r2, [r4, #8]
100045fa:	68e3      	ldr	r3, [r4, #12]
100045fc:	1a9b      	subs	r3, r3, r2
100045fe:	1e59      	subs	r1, r3, #1
10004600:	418b      	sbcs	r3, r1
10004602:	189b      	adds	r3, r3, r2
10004604:	60a3      	str	r3, [r4, #8]
}
10004606:	e7f2      	b.n	100045ee <z_impl_k_sem_give+0x1a>
10004608:	2000029c 	.word	0x2000029c

1000460c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
1000460c:	b513      	push	{r0, r1, r4, lr}
1000460e:	0004      	movs	r4, r0
10004610:	f3ef 8110 	mrs	r1, PRIMASK
10004614:	b672      	cpsid	i

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
10004616:	6880      	ldr	r0, [r0, #8]
10004618:	2800      	cmp	r0, #0
1000461a:	d008      	beq.n	1000462e <z_impl_k_sem_take+0x22>
		sem->count--;
1000461c:	3801      	subs	r0, #1
1000461e:	60a0      	str	r0, [r4, #8]
	if (key != 0U) {
10004620:	2900      	cmp	r1, #0
10004622:	d102      	bne.n	1000462a <z_impl_k_sem_take+0x1e>
	__asm__ volatile(
10004624:	b662      	cpsie	i
10004626:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
1000462a:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
1000462c:	bd16      	pop	{r1, r2, r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
1000462e:	0010      	movs	r0, r2
10004630:	4318      	orrs	r0, r3
10004632:	d107      	bne.n	10004644 <z_impl_k_sem_take+0x38>
	if (key != 0U) {
10004634:	2900      	cmp	r1, #0
10004636:	d102      	bne.n	1000463e <z_impl_k_sem_take+0x32>
	__asm__ volatile(
10004638:	b662      	cpsie	i
1000463a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
1000463e:	2010      	movs	r0, #16
10004640:	4240      	negs	r0, r0
10004642:	e7f3      	b.n	1000462c <z_impl_k_sem_take+0x20>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
10004644:	9200      	str	r2, [sp, #0]
10004646:	9301      	str	r3, [sp, #4]
10004648:	0022      	movs	r2, r4
1000464a:	4802      	ldr	r0, [pc, #8]	; (10004654 <z_impl_k_sem_take+0x48>)
1000464c:	f000 f954 	bl	100048f8 <z_pend_curr>
	return ret;
10004650:	e7ec      	b.n	1000462c <z_impl_k_sem_take+0x20>
10004652:	46c0      	nop			; (mov r8, r8)
10004654:	2000029c 	.word	0x2000029c

10004658 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);

	slice_expired[cpu] = true;
10004658:	2101      	movs	r1, #1
	int cpu = ARRAY_INDEX(slice_timeouts, t);
1000465a:	4b04      	ldr	r3, [pc, #16]	; (1000466c <slice_timeout+0x14>)
	slice_expired[cpu] = true;
1000465c:	4a04      	ldr	r2, [pc, #16]	; (10004670 <slice_timeout+0x18>)
	int cpu = ARRAY_INDEX(slice_timeouts, t);
1000465e:	1ac0      	subs	r0, r0, r3
10004660:	4b04      	ldr	r3, [pc, #16]	; (10004674 <slice_timeout+0x1c>)
10004662:	10c0      	asrs	r0, r0, #3
10004664:	4343      	muls	r3, r0
	slice_expired[cpu] = true;
10004666:	54d1      	strb	r1, [r2, r3]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
10004668:	4770      	bx	lr
1000466a:	46c0      	nop			; (mov r8, r8)
1000466c:	200001c8 	.word	0x200001c8
10004670:	2000029c 	.word	0x2000029c
10004674:	aaaaaaab 	.word	0xaaaaaaab

10004678 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
10004678:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;

	z_abort_timeout(&slice_timeouts[cpu]);
1000467a:	2418      	movs	r4, #24
	int cpu = _current_cpu->id;
1000467c:	4b0a      	ldr	r3, [pc, #40]	; (100046a8 <z_reset_time_slice+0x30>)
1000467e:	7c1d      	ldrb	r5, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
10004680:	4b0a      	ldr	r3, [pc, #40]	; (100046ac <z_reset_time_slice+0x34>)
10004682:	436c      	muls	r4, r5
10004684:	18e4      	adds	r4, r4, r3
10004686:	0020      	movs	r0, r4
10004688:	f001 fa32 	bl	10005af0 <z_abort_timeout>
	int ret = slice_ticks;
1000468c:	4b08      	ldr	r3, [pc, #32]	; (100046b0 <z_reset_time_slice+0x38>)
1000468e:	681a      	ldr	r2, [r3, #0]
	if (slice_time(curr) != 0) {
10004690:	2a00      	cmp	r2, #0
10004692:	d008      	beq.n	100046a6 <z_reset_time_slice+0x2e>
		slice_expired[cpu] = false;
10004694:	2100      	movs	r1, #0
10004696:	4b07      	ldr	r3, [pc, #28]	; (100046b4 <z_reset_time_slice+0x3c>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
			      K_TICKS(slice_time(curr) - 1));
10004698:	3a01      	subs	r2, #1
		slice_expired[cpu] = false;
1000469a:	5559      	strb	r1, [r3, r5]
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
1000469c:	0020      	movs	r0, r4
1000469e:	4906      	ldr	r1, [pc, #24]	; (100046b8 <z_reset_time_slice+0x40>)
			      K_TICKS(slice_time(curr) - 1));
100046a0:	17d3      	asrs	r3, r2, #31
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
100046a2:	f000 fb31 	bl	10004d08 <z_add_timeout>
	}
}
100046a6:	bd70      	pop	{r4, r5, r6, pc}
100046a8:	20000264 	.word	0x20000264
100046ac:	200001c8 	.word	0x200001c8
100046b0:	2000028c 	.word	0x2000028c
100046b4:	2000029c 	.word	0x2000029c
100046b8:	10004659 	.word	0x10004659

100046bc <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
100046bc:	b570      	push	{r4, r5, r6, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
100046be:	4d0e      	ldr	r5, [pc, #56]	; (100046f8 <update_cache+0x3c>)
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
100046c0:	4b0e      	ldr	r3, [pc, #56]	; (100046fc <update_cache+0x40>)
	return list->head == list;
100046c2:	69ac      	ldr	r4, [r5, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
100046c4:	429c      	cmp	r4, r3
100046c6:	d001      	beq.n	100046cc <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
100046c8:	2c00      	cmp	r4, #0
100046ca:	d100      	bne.n	100046ce <update_cache+0x12>
100046cc:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
100046ce:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
100046d0:	2800      	cmp	r0, #0
100046d2:	d108      	bne.n	100046e6 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
100046d4:	7b5a      	ldrb	r2, [r3, #13]
100046d6:	06d2      	lsls	r2, r2, #27
100046d8:	d105      	bne.n	100046e6 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
100046da:	69a2      	ldr	r2, [r4, #24]
100046dc:	2a00      	cmp	r2, #0
100046de:	d102      	bne.n	100046e6 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
100046e0:	89da      	ldrh	r2, [r3, #14]
100046e2:	2a7f      	cmp	r2, #127	; 0x7f
100046e4:	d805      	bhi.n	100046f2 <update_cache+0x36>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
100046e6:	429c      	cmp	r4, r3
100046e8:	d002      	beq.n	100046f0 <update_cache+0x34>
			z_reset_time_slice(thread);
100046ea:	0020      	movs	r0, r4
100046ec:	f7ff ffc4 	bl	10004678 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
100046f0:	0023      	movs	r3, r4
100046f2:	616b      	str	r3, [r5, #20]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
100046f4:	bd70      	pop	{r4, r5, r6, pc}
100046f6:	46c0      	nop			; (mov r8, r8)
100046f8:	20000264 	.word	0x20000264
100046fc:	2000027c 	.word	0x2000027c

10004700 <move_thread_to_end_of_prio_q>:
	if (z_is_thread_queued(thread)) {
10004700:	220d      	movs	r2, #13
{
10004702:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
10004704:	5682      	ldrsb	r2, [r0, r2]
{
10004706:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
10004708:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
1000470a:	2a00      	cmp	r2, #0
1000470c:	da04      	bge.n	10004718 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
1000470e:	227f      	movs	r2, #127	; 0x7f
10004710:	4013      	ands	r3, r2
10004712:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
10004714:	f001 f92d 	bl	10005972 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
10004718:	2380      	movs	r3, #128	; 0x80
1000471a:	7b62      	ldrb	r2, [r4, #13]
1000471c:	425b      	negs	r3, r3
1000471e:	4313      	orrs	r3, r2
	return list->head == list;
10004720:	4a13      	ldr	r2, [pc, #76]	; (10004770 <move_thread_to_end_of_prio_q+0x70>)
10004722:	7363      	strb	r3, [r4, #13]
10004724:	6993      	ldr	r3, [r2, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004726:	4813      	ldr	r0, [pc, #76]	; (10004774 <move_thread_to_end_of_prio_q+0x74>)
10004728:	4283      	cmp	r3, r0
1000472a:	d100      	bne.n	1000472e <move_thread_to_end_of_prio_q+0x2e>
1000472c:	2300      	movs	r3, #0
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
1000472e:	69d1      	ldr	r1, [r2, #28]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10004730:	2b00      	cmp	r3, #0
10004732:	d104      	bne.n	1000473e <move_thread_to_end_of_prio_q+0x3e>

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
10004734:	6020      	str	r0, [r4, #0]
	node->prev = tail;
10004736:	6061      	str	r1, [r4, #4]

	tail->next = node;
10004738:	600c      	str	r4, [r1, #0]
	list->tail = node;
1000473a:	61d4      	str	r4, [r2, #28]
}
1000473c:	e00c      	b.n	10004758 <move_thread_to_end_of_prio_q+0x58>
	int32_t b1 = thread_1->base.prio;
1000473e:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
10004740:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
10004742:	5765      	ldrsb	r5, [r4, r5]
	int32_t b2 = thread_2->base.prio;
10004744:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
10004746:	42b5      	cmp	r5, r6
10004748:	d00d      	beq.n	10004766 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
1000474a:	42ae      	cmp	r6, r5
1000474c:	dd0b      	ble.n	10004766 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
1000474e:	6859      	ldr	r1, [r3, #4]

	node->prev = prev;
	node->next = successor;
10004750:	6023      	str	r3, [r4, #0]
	node->prev = prev;
10004752:	6061      	str	r1, [r4, #4]
	prev->next = node;
10004754:	600c      	str	r4, [r1, #0]
	successor->prev = node;
10004756:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
10004758:	6890      	ldr	r0, [r2, #8]
1000475a:	1b00      	subs	r0, r0, r4
1000475c:	4243      	negs	r3, r0
1000475e:	4158      	adcs	r0, r3
10004760:	f7ff ffac 	bl	100046bc <update_cache>
}
10004764:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10004766:	4299      	cmp	r1, r3
10004768:	d0e4      	beq.n	10004734 <move_thread_to_end_of_prio_q+0x34>
1000476a:	681b      	ldr	r3, [r3, #0]
1000476c:	e7e0      	b.n	10004730 <move_thread_to_end_of_prio_q+0x30>
1000476e:	46c0      	nop			; (mov r8, r8)
10004770:	20000264 	.word	0x20000264
10004774:	2000027c 	.word	0x2000027c

10004778 <ready_thread>:
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10004778:	230d      	movs	r3, #13
{
1000477a:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
1000477c:	56c3      	ldrsb	r3, [r0, r3]
1000477e:	7b41      	ldrb	r1, [r0, #13]
10004780:	2b00      	cmp	r3, #0
10004782:	db26      	blt.n	100047d2 <ready_thread+0x5a>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
10004784:	06cb      	lsls	r3, r1, #27
10004786:	d124      	bne.n	100047d2 <ready_thread+0x5a>
	return node->next != NULL;
10004788:	6983      	ldr	r3, [r0, #24]
1000478a:	2b00      	cmp	r3, #0
1000478c:	d121      	bne.n	100047d2 <ready_thread+0x5a>
	thread->base.thread_state |= _THREAD_QUEUED;
1000478e:	2280      	movs	r2, #128	; 0x80
10004790:	4252      	negs	r2, r2
10004792:	430a      	orrs	r2, r1
10004794:	7342      	strb	r2, [r0, #13]
	return list->head == list;
10004796:	4a11      	ldr	r2, [pc, #68]	; (100047dc <ready_thread+0x64>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004798:	4c11      	ldr	r4, [pc, #68]	; (100047e0 <ready_thread+0x68>)
	return list->head == list;
1000479a:	6991      	ldr	r1, [r2, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
1000479c:	42a1      	cmp	r1, r4
1000479e:	d000      	beq.n	100047a2 <ready_thread+0x2a>
100047a0:	000b      	movs	r3, r1
	return (node == list->tail) ? NULL : node->next;
100047a2:	69d1      	ldr	r1, [r2, #28]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
100047a4:	2b00      	cmp	r3, #0
100047a6:	d104      	bne.n	100047b2 <ready_thread+0x3a>
	node->next = list;
100047a8:	6004      	str	r4, [r0, #0]
	node->prev = tail;
100047aa:	6041      	str	r1, [r0, #4]
	tail->next = node;
100047ac:	6008      	str	r0, [r1, #0]
	list->tail = node;
100047ae:	61d0      	str	r0, [r2, #28]
}
100047b0:	e00c      	b.n	100047cc <ready_thread+0x54>
	int32_t b1 = thread_1->base.prio;
100047b2:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
100047b4:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
100047b6:	5745      	ldrsb	r5, [r0, r5]
	int32_t b2 = thread_2->base.prio;
100047b8:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
100047ba:	42b5      	cmp	r5, r6
100047bc:	d00a      	beq.n	100047d4 <ready_thread+0x5c>
		if (z_sched_prio_cmp(thread, t) > 0) {
100047be:	42ae      	cmp	r6, r5
100047c0:	dd08      	ble.n	100047d4 <ready_thread+0x5c>
	sys_dnode_t *const prev = successor->prev;
100047c2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
100047c4:	6003      	str	r3, [r0, #0]
	node->prev = prev;
100047c6:	6042      	str	r2, [r0, #4]
	prev->next = node;
100047c8:	6010      	str	r0, [r2, #0]
	successor->prev = node;
100047ca:	6058      	str	r0, [r3, #4]
		update_cache(0);
100047cc:	2000      	movs	r0, #0
100047ce:	f7ff ff75 	bl	100046bc <update_cache>
}
100047d2:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
100047d4:	428b      	cmp	r3, r1
100047d6:	d0e7      	beq.n	100047a8 <ready_thread+0x30>
100047d8:	681b      	ldr	r3, [r3, #0]
100047da:	e7e3      	b.n	100047a4 <ready_thread+0x2c>
100047dc:	20000264 	.word	0x20000264
100047e0:	2000027c 	.word	0x2000027c

100047e4 <unready_thread>:
	if (z_is_thread_queued(thread)) {
100047e4:	220d      	movs	r2, #13
{
100047e6:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
100047e8:	5682      	ldrsb	r2, [r0, r2]
{
100047ea:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
100047ec:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
100047ee:	2a00      	cmp	r2, #0
100047f0:	da04      	bge.n	100047fc <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
100047f2:	227f      	movs	r2, #127	; 0x7f
100047f4:	4013      	ands	r3, r2
100047f6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
100047f8:	f001 f8bb 	bl	10005972 <sys_dlist_remove>
	update_cache(thread == _current);
100047fc:	4b03      	ldr	r3, [pc, #12]	; (1000480c <unready_thread+0x28>)
100047fe:	6898      	ldr	r0, [r3, #8]
10004800:	1b00      	subs	r0, r0, r4
10004802:	4243      	negs	r3, r0
10004804:	4158      	adcs	r0, r3
10004806:	f7ff ff59 	bl	100046bc <update_cache>
}
1000480a:	bd10      	pop	{r4, pc}
1000480c:	20000264 	.word	0x20000264

10004810 <pend_locked>:
{
10004810:	b570      	push	{r4, r5, r6, lr}
10004812:	001d      	movs	r5, r3
10004814:	0016      	movs	r6, r2
10004816:	0004      	movs	r4, r0
	add_to_waitq_locked(thread, wait_q);
10004818:	f001 f8be 	bl	10005998 <add_to_waitq_locked>
	add_thread_timeout(thread, timeout);
1000481c:	002b      	movs	r3, r5
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
1000481e:	1c72      	adds	r2, r6, #1
10004820:	d101      	bne.n	10004826 <pend_locked+0x16>
10004822:	3301      	adds	r3, #1
10004824:	d006      	beq.n	10004834 <pend_locked+0x24>
10004826:	0020      	movs	r0, r4
10004828:	0032      	movs	r2, r6
1000482a:	002b      	movs	r3, r5
1000482c:	4902      	ldr	r1, [pc, #8]	; (10004838 <pend_locked+0x28>)
1000482e:	3018      	adds	r0, #24
10004830:	f000 fa6a 	bl	10004d08 <z_add_timeout>
}
10004834:	bd70      	pop	{r4, r5, r6, pc}
10004836:	46c0      	nop			; (mov r8, r8)
10004838:	10005a5f 	.word	0x10005a5f

1000483c <k_sched_time_slice_set>:
{
1000483c:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000483e:	f3ef 8410 	mrs	r4, PRIMASK
10004842:	b672      	cpsid	i
			return ((uint32_t)t) * (to_hz / from_hz);
10004844:	230a      	movs	r3, #10
10004846:	4343      	muls	r3, r0
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
10004848:	2800      	cmp	r0, #0
1000484a:	dd02      	ble.n	10004852 <k_sched_time_slice_set+0x16>
			slice_ticks = MAX(2, slice_ticks);
1000484c:	2b02      	cmp	r3, #2
1000484e:	da00      	bge.n	10004852 <k_sched_time_slice_set+0x16>
10004850:	2302      	movs	r3, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
10004852:	4a07      	ldr	r2, [pc, #28]	; (10004870 <k_sched_time_slice_set+0x34>)
10004854:	6013      	str	r3, [r2, #0]
		slice_max_prio = prio;
10004856:	4b07      	ldr	r3, [pc, #28]	; (10004874 <k_sched_time_slice_set+0x38>)
10004858:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
1000485a:	4b07      	ldr	r3, [pc, #28]	; (10004878 <k_sched_time_slice_set+0x3c>)
1000485c:	6898      	ldr	r0, [r3, #8]
1000485e:	f7ff ff0b 	bl	10004678 <z_reset_time_slice>
	if (key != 0U) {
10004862:	2c00      	cmp	r4, #0
10004864:	d102      	bne.n	1000486c <k_sched_time_slice_set+0x30>
	__asm__ volatile(
10004866:	b662      	cpsie	i
10004868:	f3bf 8f6f 	isb	sy
}
1000486c:	bd10      	pop	{r4, pc}
1000486e:	46c0      	nop			; (mov r8, r8)
10004870:	2000028c 	.word	0x2000028c
10004874:	20000288 	.word	0x20000288
10004878:	20000264 	.word	0x20000264

1000487c <z_time_slice>:
{
1000487c:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000487e:	f3ef 8510 	mrs	r5, PRIMASK
10004882:	b672      	cpsid	i
	if (pending_current == _current) {
10004884:	4a16      	ldr	r2, [pc, #88]	; (100048e0 <z_time_slice+0x64>)
10004886:	4b17      	ldr	r3, [pc, #92]	; (100048e4 <z_time_slice+0x68>)
10004888:	6894      	ldr	r4, [r2, #8]
1000488a:	6819      	ldr	r1, [r3, #0]
1000488c:	428c      	cmp	r4, r1
1000488e:	d108      	bne.n	100048a2 <z_time_slice+0x26>
	z_reset_time_slice(curr);
10004890:	0020      	movs	r0, r4
10004892:	f7ff fef1 	bl	10004678 <z_reset_time_slice>
	if (key != 0U) {
10004896:	2d00      	cmp	r5, #0
10004898:	d102      	bne.n	100048a0 <z_time_slice+0x24>
	__asm__ volatile(
1000489a:	b662      	cpsie	i
1000489c:	f3bf 8f6f 	isb	sy
}
100048a0:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
100048a2:	2100      	movs	r1, #0
100048a4:	6019      	str	r1, [r3, #0]
	int ret = slice_ticks;
100048a6:	4b10      	ldr	r3, [pc, #64]	; (100048e8 <z_time_slice+0x6c>)
	if (slice_time(_current) && sliceable(_current)) {
100048a8:	681b      	ldr	r3, [r3, #0]
100048aa:	428b      	cmp	r3, r1
100048ac:	d0f3      	beq.n	10004896 <z_time_slice+0x1a>
		&& !z_is_idle_thread_object(thread);
100048ae:	89e3      	ldrh	r3, [r4, #14]
100048b0:	2b7f      	cmp	r3, #127	; 0x7f
100048b2:	d8f0      	bhi.n	10004896 <z_time_slice+0x1a>
		&& !z_is_thread_prevented_from_running(thread)
100048b4:	7b63      	ldrb	r3, [r4, #13]
100048b6:	06db      	lsls	r3, r3, #27
100048b8:	d1ed      	bne.n	10004896 <z_time_slice+0x1a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
100048ba:	210e      	movs	r1, #14
100048bc:	4b0b      	ldr	r3, [pc, #44]	; (100048ec <z_time_slice+0x70>)
100048be:	5661      	ldrsb	r1, [r4, r1]
100048c0:	681b      	ldr	r3, [r3, #0]
100048c2:	4299      	cmp	r1, r3
100048c4:	dbe7      	blt.n	10004896 <z_time_slice+0x1a>
		&& !z_is_idle_thread_object(thread);
100048c6:	4b0a      	ldr	r3, [pc, #40]	; (100048f0 <z_time_slice+0x74>)
100048c8:	429c      	cmp	r4, r3
100048ca:	d0e4      	beq.n	10004896 <z_time_slice+0x1a>
		if (slice_expired[_current_cpu->id]) {
100048cc:	4b09      	ldr	r3, [pc, #36]	; (100048f4 <z_time_slice+0x78>)
100048ce:	7c12      	ldrb	r2, [r2, #16]
100048d0:	5c9b      	ldrb	r3, [r3, r2]
100048d2:	2b00      	cmp	r3, #0
100048d4:	d0df      	beq.n	10004896 <z_time_slice+0x1a>
		move_thread_to_end_of_prio_q(curr);
100048d6:	0020      	movs	r0, r4
100048d8:	f7ff ff12 	bl	10004700 <move_thread_to_end_of_prio_q>
100048dc:	e7d8      	b.n	10004890 <z_time_slice+0x14>
100048de:	46c0      	nop			; (mov r8, r8)
100048e0:	20000264 	.word	0x20000264
100048e4:	20000284 	.word	0x20000284
100048e8:	2000028c 	.word	0x2000028c
100048ec:	20000288 	.word	0x20000288
100048f0:	200000e8 	.word	0x200000e8
100048f4:	2000029c 	.word	0x2000029c

100048f8 <z_pend_curr>:
{
100048f8:	b510      	push	{r4, lr}
	pending_current = _current;
100048fa:	4809      	ldr	r0, [pc, #36]	; (10004920 <z_pend_curr+0x28>)
{
100048fc:	000c      	movs	r4, r1
	pending_current = _current;
100048fe:	4b09      	ldr	r3, [pc, #36]	; (10004924 <z_pend_curr+0x2c>)
{
10004900:	0011      	movs	r1, r2
	pending_current = _current;
10004902:	6882      	ldr	r2, [r0, #8]
10004904:	601a      	str	r2, [r3, #0]
	__asm__ volatile("mrs %0, PRIMASK;"
10004906:	f3ef 8310 	mrs	r3, PRIMASK
1000490a:	b672      	cpsid	i
	pend_locked(_current, wait_q, timeout);
1000490c:	9a02      	ldr	r2, [sp, #8]
1000490e:	9b03      	ldr	r3, [sp, #12]
10004910:	6880      	ldr	r0, [r0, #8]
10004912:	f7ff ff7d 	bl	10004810 <pend_locked>
	ret = arch_swap(key);
10004916:	0020      	movs	r0, r4
10004918:	f7fe fc18 	bl	1000314c <arch_swap>
}
1000491c:	bd10      	pop	{r4, pc}
1000491e:	46c0      	nop			; (mov r8, r8)
10004920:	20000264 	.word	0x20000264
10004924:	20000284 	.word	0x20000284

10004928 <z_reschedule>:
{
10004928:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
1000492a:	2900      	cmp	r1, #0
1000492c:	d10a      	bne.n	10004944 <z_reschedule+0x1c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1000492e:	f3ef 8005 	mrs	r0, IPSR
10004932:	2800      	cmp	r0, #0
10004934:	d107      	bne.n	10004946 <z_reschedule+0x1e>
	return new_thread != _current;
10004936:	4b06      	ldr	r3, [pc, #24]	; (10004950 <z_reschedule+0x28>)
	if (resched(key.key) && need_swap()) {
10004938:	689a      	ldr	r2, [r3, #8]
1000493a:	695b      	ldr	r3, [r3, #20]
1000493c:	429a      	cmp	r2, r3
1000493e:	d002      	beq.n	10004946 <z_reschedule+0x1e>
10004940:	f7fe fc04 	bl	1000314c <arch_swap>
}
10004944:	bd10      	pop	{r4, pc}
	__asm__ volatile(
10004946:	b662      	cpsie	i
10004948:	f3bf 8f6f 	isb	sy
1000494c:	e7fa      	b.n	10004944 <z_reschedule+0x1c>
1000494e:	46c0      	nop			; (mov r8, r8)
10004950:	20000264 	.word	0x20000264

10004954 <z_sched_start>:
{
10004954:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004956:	f3ef 8410 	mrs	r4, PRIMASK
1000495a:	b672      	cpsid	i
	if (z_has_thread_started(thread)) {
1000495c:	2204      	movs	r2, #4
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
1000495e:	7b43      	ldrb	r3, [r0, #13]
10004960:	4213      	tst	r3, r2
10004962:	d105      	bne.n	10004970 <z_sched_start+0x1c>
	if (key != 0U) {
10004964:	2c00      	cmp	r4, #0
10004966:	d102      	bne.n	1000496e <z_sched_start+0x1a>
	__asm__ volatile(
10004968:	b662      	cpsie	i
1000496a:	f3bf 8f6f 	isb	sy
}
1000496e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
10004970:	4393      	bics	r3, r2
10004972:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
10004974:	f7ff ff00 	bl	10004778 <ready_thread>
	z_reschedule(&sched_spinlock, key);
10004978:	0021      	movs	r1, r4
1000497a:	4802      	ldr	r0, [pc, #8]	; (10004984 <z_sched_start+0x30>)
1000497c:	f7ff ffd4 	bl	10004928 <z_reschedule>
10004980:	e7f5      	b.n	1000496e <z_sched_start+0x1a>
10004982:	46c0      	nop			; (mov r8, r8)
10004984:	2000029d 	.word	0x2000029d

10004988 <z_impl_k_thread_suspend>:
{
10004988:	b570      	push	{r4, r5, r6, lr}
1000498a:	0004      	movs	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
1000498c:	3018      	adds	r0, #24
1000498e:	f001 f8af 	bl	10005af0 <z_abort_timeout>
	__asm__ volatile("mrs %0, PRIMASK;"
10004992:	f3ef 8610 	mrs	r6, PRIMASK
10004996:	b672      	cpsid	i
		if (z_is_thread_queued(thread)) {
10004998:	220d      	movs	r2, #13
1000499a:	56a2      	ldrsb	r2, [r4, r2]
	return (thread->base.thread_state & state) != 0U;
1000499c:	7b63      	ldrb	r3, [r4, #13]
1000499e:	2a00      	cmp	r2, #0
100049a0:	da05      	bge.n	100049ae <z_impl_k_thread_suspend+0x26>
	thread->base.thread_state &= ~_THREAD_QUEUED;
100049a2:	227f      	movs	r2, #127	; 0x7f
100049a4:	4013      	ands	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
100049a6:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
100049a8:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
100049aa:	f000 ffe2 	bl	10005972 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_SUSPENDED;
100049ae:	2310      	movs	r3, #16
		update_cache(thread == _current);
100049b0:	4d0a      	ldr	r5, [pc, #40]	; (100049dc <z_impl_k_thread_suspend+0x54>)
100049b2:	7b62      	ldrb	r2, [r4, #13]
100049b4:	68a8      	ldr	r0, [r5, #8]
100049b6:	4313      	orrs	r3, r2
100049b8:	1b00      	subs	r0, r0, r4
100049ba:	7363      	strb	r3, [r4, #13]
100049bc:	4243      	negs	r3, r0
100049be:	4158      	adcs	r0, r3
100049c0:	f7ff fe7c 	bl	100046bc <update_cache>
	if (key != 0U) {
100049c4:	2e00      	cmp	r6, #0
100049c6:	d102      	bne.n	100049ce <z_impl_k_thread_suspend+0x46>
	__asm__ volatile(
100049c8:	b662      	cpsie	i
100049ca:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
100049ce:	68ab      	ldr	r3, [r5, #8]
100049d0:	42a3      	cmp	r3, r4
100049d2:	d101      	bne.n	100049d8 <z_impl_k_thread_suspend+0x50>
		z_reschedule_unlocked();
100049d4:	f001 f885 	bl	10005ae2 <z_reschedule_unlocked>
}
100049d8:	bd70      	pop	{r4, r5, r6, pc}
100049da:	46c0      	nop			; (mov r8, r8)
100049dc:	20000264 	.word	0x20000264

100049e0 <k_sched_lock>:
	__asm__ volatile("mrs %0, PRIMASK;"
100049e0:	f3ef 8110 	mrs	r1, PRIMASK
100049e4:	b672      	cpsid	i
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
100049e6:	4b05      	ldr	r3, [pc, #20]	; (100049fc <k_sched_lock+0x1c>)
100049e8:	689a      	ldr	r2, [r3, #8]
100049ea:	7bd3      	ldrb	r3, [r2, #15]
100049ec:	3b01      	subs	r3, #1
100049ee:	73d3      	strb	r3, [r2, #15]
	if (key != 0U) {
100049f0:	2900      	cmp	r1, #0
100049f2:	d102      	bne.n	100049fa <k_sched_lock+0x1a>
	__asm__ volatile(
100049f4:	b662      	cpsie	i
100049f6:	f3bf 8f6f 	isb	sy
}
100049fa:	4770      	bx	lr
100049fc:	20000264 	.word	0x20000264

10004a00 <k_sched_unlock>:
{
10004a00:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004a02:	f3ef 8410 	mrs	r4, PRIMASK
10004a06:	b672      	cpsid	i
		++_current->base.sched_locked;
10004a08:	4b07      	ldr	r3, [pc, #28]	; (10004a28 <k_sched_unlock+0x28>)
		update_cache(0);
10004a0a:	2000      	movs	r0, #0
		++_current->base.sched_locked;
10004a0c:	689a      	ldr	r2, [r3, #8]
10004a0e:	7bd3      	ldrb	r3, [r2, #15]
10004a10:	3301      	adds	r3, #1
10004a12:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
10004a14:	f7ff fe52 	bl	100046bc <update_cache>
	if (key != 0U) {
10004a18:	2c00      	cmp	r4, #0
10004a1a:	d102      	bne.n	10004a22 <k_sched_unlock+0x22>
	__asm__ volatile(
10004a1c:	b662      	cpsie	i
10004a1e:	f3bf 8f6f 	isb	sy
	z_reschedule_unlocked();
10004a22:	f001 f85e 	bl	10005ae2 <z_reschedule_unlocked>
}
10004a26:	bd10      	pop	{r4, pc}
10004a28:	20000264 	.word	0x20000264

10004a2c <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10004a2c:	2100      	movs	r1, #0
{
10004a2e:	b510      	push	{r4, lr}
	list->head = (sys_dnode_t *)list;
10004a30:	4b03      	ldr	r3, [pc, #12]	; (10004a40 <z_sched_init+0x14>)
10004a32:	4a04      	ldr	r2, [pc, #16]	; (10004a44 <z_sched_init+0x18>)
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10004a34:	0008      	movs	r0, r1
10004a36:	619a      	str	r2, [r3, #24]
	list->tail = (sys_dnode_t *)list;
10004a38:	61da      	str	r2, [r3, #28]
10004a3a:	f7ff feff 	bl	1000483c <k_sched_time_slice_set>
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
10004a3e:	bd10      	pop	{r4, pc}
10004a40:	20000264 	.word	0x20000264
10004a44:	2000027c 	.word	0x2000027c

10004a48 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
10004a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004a4a:	f3ef 8510 	mrs	r5, PRIMASK
10004a4e:	b672      	cpsid	i
	thread->base.thread_state &= ~_THREAD_QUEUED;
10004a50:	227f      	movs	r2, #127	; 0x7f

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
10004a52:	4c19      	ldr	r4, [pc, #100]	; (10004ab8 <z_impl_k_yield+0x70>)
10004a54:	68a0      	ldr	r0, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
10004a56:	7b43      	ldrb	r3, [r0, #13]
10004a58:	4013      	ands	r3, r2
10004a5a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
10004a5c:	f000 ff89 	bl	10005972 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
10004a60:	2280      	movs	r2, #128	; 0x80
	}
	queue_thread(_current);
10004a62:	68a3      	ldr	r3, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
10004a64:	4252      	negs	r2, r2
10004a66:	7b59      	ldrb	r1, [r3, #13]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004a68:	4814      	ldr	r0, [pc, #80]	; (10004abc <z_impl_k_yield+0x74>)
10004a6a:	430a      	orrs	r2, r1
10004a6c:	735a      	strb	r2, [r3, #13]
	return list->head == list;
10004a6e:	69a2      	ldr	r2, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004a70:	4282      	cmp	r2, r0
10004a72:	d100      	bne.n	10004a76 <z_impl_k_yield+0x2e>
10004a74:	2200      	movs	r2, #0
	return (node == list->tail) ? NULL : node->next;
10004a76:	69e1      	ldr	r1, [r4, #28]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10004a78:	2a00      	cmp	r2, #0
10004a7a:	d104      	bne.n	10004a86 <z_impl_k_yield+0x3e>
	node->next = list;
10004a7c:	6018      	str	r0, [r3, #0]
	node->prev = tail;
10004a7e:	6059      	str	r1, [r3, #4]
	tail->next = node;
10004a80:	600b      	str	r3, [r1, #0]
	list->tail = node;
10004a82:	61e3      	str	r3, [r4, #28]
}
10004a84:	e00c      	b.n	10004aa0 <z_impl_k_yield+0x58>
	int32_t b1 = thread_1->base.prio;
10004a86:	260e      	movs	r6, #14
	int32_t b2 = thread_2->base.prio;
10004a88:	270e      	movs	r7, #14
	int32_t b1 = thread_1->base.prio;
10004a8a:	579e      	ldrsb	r6, [r3, r6]
	int32_t b2 = thread_2->base.prio;
10004a8c:	57d7      	ldrsb	r7, [r2, r7]
	if (b1 != b2) {
10004a8e:	42be      	cmp	r6, r7
10004a90:	d00d      	beq.n	10004aae <z_impl_k_yield+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
10004a92:	42b7      	cmp	r7, r6
10004a94:	dd0b      	ble.n	10004aae <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
10004a96:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
10004a98:	601a      	str	r2, [r3, #0]
	node->prev = prev;
10004a9a:	6059      	str	r1, [r3, #4]
	prev->next = node;
10004a9c:	600b      	str	r3, [r1, #0]
	successor->prev = node;
10004a9e:	6053      	str	r3, [r2, #4]
	update_cache(1);
10004aa0:	2001      	movs	r0, #1
10004aa2:	f7ff fe0b 	bl	100046bc <update_cache>
10004aa6:	0028      	movs	r0, r5
10004aa8:	f7fe fb50 	bl	1000314c <arch_swap>
	z_swap(&sched_spinlock, key);
}
10004aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
10004aae:	428a      	cmp	r2, r1
10004ab0:	d0e4      	beq.n	10004a7c <z_impl_k_yield+0x34>
10004ab2:	6812      	ldr	r2, [r2, #0]
10004ab4:	e7e0      	b.n	10004a78 <z_impl_k_yield+0x30>
10004ab6:	46c0      	nop			; (mov r8, r8)
10004ab8:	20000264 	.word	0x20000264
10004abc:	2000027c 	.word	0x2000027c

10004ac0 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
10004ac0:	0003      	movs	r3, r0
{
10004ac2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (ticks == 0) {
10004ac4:	430b      	orrs	r3, r1
{
10004ac6:	0004      	movs	r4, r0
10004ac8:	000d      	movs	r5, r1
	if (ticks == 0) {
10004aca:	2b00      	cmp	r3, #0
10004acc:	d103      	bne.n	10004ad6 <z_tick_sleep+0x16>
	z_impl_k_yield();
10004ace:	f7ff ffbb 	bl	10004a48 <z_impl_k_yield>
		k_yield();
		return 0;
10004ad2:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
10004ad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
10004ad6:	1c4b      	adds	r3, r1, #1
10004ad8:	db2e      	blt.n	10004b38 <z_tick_sleep+0x78>
10004ada:	1c4b      	adds	r3, r1, #1
10004adc:	d101      	bne.n	10004ae2 <z_tick_sleep+0x22>
10004ade:	1c83      	adds	r3, r0, #2
10004ae0:	d32a      	bcc.n	10004b38 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
10004ae2:	f001 f818 	bl	10005b16 <sys_clock_tick_get_32>
10004ae6:	1827      	adds	r7, r4, r0
10004ae8:	f3ef 8310 	mrs	r3, PRIMASK
10004aec:	b672      	cpsid	i
	pending_current = _current;
10004aee:	4e14      	ldr	r6, [pc, #80]	; (10004b40 <z_tick_sleep+0x80>)
10004af0:	9301      	str	r3, [sp, #4]
10004af2:	68b0      	ldr	r0, [r6, #8]
10004af4:	4b13      	ldr	r3, [pc, #76]	; (10004b44 <z_tick_sleep+0x84>)
10004af6:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
10004af8:	f7ff fe74 	bl	100047e4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
10004afc:	68b0      	ldr	r0, [r6, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
10004afe:	0022      	movs	r2, r4
10004b00:	002b      	movs	r3, r5
10004b02:	4911      	ldr	r1, [pc, #68]	; (10004b48 <z_tick_sleep+0x88>)
10004b04:	3018      	adds	r0, #24
10004b06:	f000 f8ff 	bl	10004d08 <z_add_timeout>
	thread->base.thread_state |= _THREAD_SUSPENDED;
10004b0a:	2310      	movs	r3, #16
	z_mark_thread_as_suspended(_current);
10004b0c:	68b2      	ldr	r2, [r6, #8]
10004b0e:	9801      	ldr	r0, [sp, #4]
10004b10:	7b51      	ldrb	r1, [r2, #13]
10004b12:	430b      	orrs	r3, r1
10004b14:	7353      	strb	r3, [r2, #13]
10004b16:	f7fe fb19 	bl	1000314c <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
10004b1a:	f000 fffc 	bl	10005b16 <sys_clock_tick_get_32>
10004b1e:	2300      	movs	r3, #0
10004b20:	003a      	movs	r2, r7
10004b22:	0004      	movs	r4, r0
10004b24:	001d      	movs	r5, r3
10004b26:	1b12      	subs	r2, r2, r4
10004b28:	41ab      	sbcs	r3, r5
	if (ticks > 0) {
10004b2a:	42ab      	cmp	r3, r5
10004b2c:	dc02      	bgt.n	10004b34 <z_tick_sleep+0x74>
10004b2e:	d1d0      	bne.n	10004ad2 <z_tick_sleep+0x12>
10004b30:	42aa      	cmp	r2, r5
10004b32:	d0ce      	beq.n	10004ad2 <z_tick_sleep+0x12>
		return ticks;
10004b34:	0010      	movs	r0, r2
10004b36:	e7cd      	b.n	10004ad4 <z_tick_sleep+0x14>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
10004b38:	2702      	movs	r7, #2
10004b3a:	427f      	negs	r7, r7
10004b3c:	1b3f      	subs	r7, r7, r4
10004b3e:	e7d3      	b.n	10004ae8 <z_tick_sleep+0x28>
10004b40:	20000264 	.word	0x20000264
10004b44:	20000284 	.word	0x20000284
10004b48:	10005a5f 	.word	0x10005a5f

10004b4c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
10004b4c:	b510      	push	{r4, lr}
10004b4e:	000b      	movs	r3, r1
10004b50:	000c      	movs	r4, r1
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
10004b52:	1c42      	adds	r2, r0, #1
10004b54:	d107      	bne.n	10004b66 <z_impl_k_sleep+0x1a>
10004b56:	3301      	adds	r3, #1
10004b58:	d105      	bne.n	10004b66 <z_impl_k_sleep+0x1a>
		k_thread_suspend(_current);
10004b5a:	4b07      	ldr	r3, [pc, #28]	; (10004b78 <z_impl_k_sleep+0x2c>)
10004b5c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
10004b5e:	f7ff ff13 	bl	10004988 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
10004b62:	0020      	movs	r0, r4
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
10004b64:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
10004b66:	0021      	movs	r1, r4
10004b68:	f7ff ffaa 	bl	10004ac0 <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
10004b6c:	220a      	movs	r2, #10
10004b6e:	2300      	movs	r3, #0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
10004b70:	17c1      	asrs	r1, r0, #31
10004b72:	f7fb fbf1 	bl	10000358 <__aeabi_uldivmod>
	return ret;
10004b76:	e7f5      	b.n	10004b64 <z_impl_k_sleep+0x18>
10004b78:	20000264 	.word	0x20000264

10004b7c <z_impl_z_current_get>:
	 * local interrupts when reading it.
	 */
	unsigned int k = arch_irq_lock();
#endif

	k_tid_t ret = _current_cpu->current;
10004b7c:	4b01      	ldr	r3, [pc, #4]	; (10004b84 <z_impl_z_current_get+0x8>)

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
10004b7e:	6898      	ldr	r0, [r3, #8]
}
10004b80:	4770      	bx	lr
10004b82:	46c0      	nop			; (mov r8, r8)
10004b84:	20000264 	.word	0x20000264

10004b88 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
10004b88:	b570      	push	{r4, r5, r6, lr}
10004b8a:	0004      	movs	r4, r0
10004b8c:	f3ef 8610 	mrs	r6, PRIMASK
10004b90:	b672      	cpsid	i
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
10004b92:	7b03      	ldrb	r3, [r0, #12]
10004b94:	07db      	lsls	r3, r3, #31
10004b96:	d508      	bpl.n	10004baa <z_thread_abort+0x22>
	if (key != 0U) {
10004b98:	2e00      	cmp	r6, #0
10004b9a:	d102      	bne.n	10004ba2 <z_thread_abort+0x1a>
	__asm__ volatile(
10004b9c:	b662      	cpsie	i
10004b9e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
10004ba2:	2004      	movs	r0, #4
10004ba4:	b662      	cpsie	i
10004ba6:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
10004ba8:	bd70      	pop	{r4, r5, r6, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
10004baa:	2308      	movs	r3, #8
10004bac:	7b42      	ldrb	r2, [r0, #13]
10004bae:	421a      	tst	r2, r3
10004bb0:	d005      	beq.n	10004bbe <z_thread_abort+0x36>
	if (key != 0U) {
10004bb2:	2e00      	cmp	r6, #0
10004bb4:	d1f8      	bne.n	10004ba8 <z_thread_abort+0x20>
	__asm__ volatile(
10004bb6:	b662      	cpsie	i
10004bb8:	f3bf 8f6f 	isb	sy
10004bbc:	e7f4      	b.n	10004ba8 <z_thread_abort+0x20>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10004bbe:	2120      	movs	r1, #32
10004bc0:	0010      	movs	r0, r2
10004bc2:	4388      	bics	r0, r1
10004bc4:	0001      	movs	r1, r0
10004bc6:	4319      	orrs	r1, r3
		if (z_is_thread_queued(thread)) {
10004bc8:	b248      	sxtb	r0, r1
10004bca:	2800      	cmp	r0, #0
10004bcc:	db20      	blt.n	10004c10 <z_thread_abort+0x88>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10004bce:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
10004bd0:	68a3      	ldr	r3, [r4, #8]
10004bd2:	2b00      	cmp	r3, #0
10004bd4:	d002      	beq.n	10004bdc <z_thread_abort+0x54>
			unpend_thread_no_timeout(thread);
10004bd6:	0020      	movs	r0, r4
10004bd8:	f000 fed3 	bl	10005982 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
10004bdc:	0020      	movs	r0, r4
10004bde:	3018      	adds	r0, #24
10004be0:	f000 ff86 	bl	10005af0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
10004be4:	0023      	movs	r3, r4
	return list->head == list;
10004be6:	6da5      	ldr	r5, [r4, #88]	; 0x58
10004be8:	3358      	adds	r3, #88	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004bea:	429d      	cmp	r5, r3
10004bec:	d001      	beq.n	10004bf2 <z_thread_abort+0x6a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
10004bee:	2d00      	cmp	r5, #0
10004bf0:	d116      	bne.n	10004c20 <z_thread_abort+0x98>
		update_cache(1);
10004bf2:	2001      	movs	r0, #1
10004bf4:	f7ff fd62 	bl	100046bc <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
10004bf8:	4b10      	ldr	r3, [pc, #64]	; (10004c3c <z_thread_abort+0xb4>)
10004bfa:	689b      	ldr	r3, [r3, #8]
10004bfc:	42a3      	cmp	r3, r4
10004bfe:	d1d8      	bne.n	10004bb2 <z_thread_abort+0x2a>
10004c00:	f3ef 8305 	mrs	r3, IPSR
10004c04:	2b00      	cmp	r3, #0
10004c06:	d1d4      	bne.n	10004bb2 <z_thread_abort+0x2a>
10004c08:	0030      	movs	r0, r6
10004c0a:	f7fe fa9f 	bl	1000314c <arch_swap>
	return ret;
10004c0e:	e7d0      	b.n	10004bb2 <z_thread_abort+0x2a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10004c10:	215f      	movs	r1, #95	; 0x5f
10004c12:	400a      	ands	r2, r1
10004c14:	4313      	orrs	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
10004c16:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
10004c18:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
10004c1a:	f000 feaa 	bl	10005972 <sys_dlist_remove>
}
10004c1e:	e7d7      	b.n	10004bd0 <z_thread_abort+0x48>
		unpend_thread_no_timeout(thread);
10004c20:	0028      	movs	r0, r5
10004c22:	f000 feae 	bl	10005982 <unpend_thread_no_timeout>
10004c26:	0028      	movs	r0, r5
10004c28:	3018      	adds	r0, #24
10004c2a:	f000 ff61 	bl	10005af0 <z_abort_timeout>
10004c2e:	2300      	movs	r3, #0
		ready_thread(thread);
10004c30:	0028      	movs	r0, r5
10004c32:	66eb      	str	r3, [r5, #108]	; 0x6c
10004c34:	f7ff fda0 	bl	10004778 <ready_thread>
10004c38:	e7d4      	b.n	10004be4 <z_thread_abort+0x5c>
10004c3a:	46c0      	nop			; (mov r8, r8)
10004c3c:	20000264 	.word	0x20000264

10004c40 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
10004c40:	b510      	push	{r4, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
10004c42:	4806      	ldr	r0, [pc, #24]	; (10004c5c <z_data_copy+0x1c>)
10004c44:	4a06      	ldr	r2, [pc, #24]	; (10004c60 <z_data_copy+0x20>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10004c46:	4907      	ldr	r1, [pc, #28]	; (10004c64 <z_data_copy+0x24>)
		       __data_region_end - __data_region_start);
10004c48:	1a12      	subs	r2, r2, r0
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10004c4a:	f000 fe85 	bl	10005958 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
10004c4e:	4a06      	ldr	r2, [pc, #24]	; (10004c68 <z_data_copy+0x28>)
10004c50:	4906      	ldr	r1, [pc, #24]	; (10004c6c <z_data_copy+0x2c>)
10004c52:	4807      	ldr	r0, [pc, #28]	; (10004c70 <z_data_copy+0x30>)
10004c54:	f000 fe80 	bl	10005958 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
10004c58:	bd10      	pop	{r4, pc}
10004c5a:	46c0      	nop			; (mov r8, r8)
10004c5c:	20000000 	.word	0x20000000
10004c60:	200000e8 	.word	0x200000e8
10004c64:	10006488 	.word	0x10006488
10004c68:	00000000 	.word	0x00000000
10004c6c:	10006488 	.word	0x10006488
10004c70:	20000000 	.word	0x20000000

10004c74 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10004c74:	2000      	movs	r0, #0
{
10004c76:	b510      	push	{r4, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10004c78:	4b03      	ldr	r3, [pc, #12]	; (10004c88 <elapsed+0x14>)
10004c7a:	681b      	ldr	r3, [r3, #0]
10004c7c:	4283      	cmp	r3, r0
10004c7e:	d101      	bne.n	10004c84 <elapsed+0x10>
10004c80:	f7ff f856 	bl	10003d30 <sys_clock_elapsed>
}
10004c84:	bd10      	pop	{r4, pc}
10004c86:	46c0      	nop			; (mov r8, r8)
10004c88:	20000290 	.word	0x20000290

10004c8c <next_timeout>:

static int32_t next_timeout(void)
{
10004c8c:	b570      	push	{r4, r5, r6, lr}
	return list->head == list;
10004c8e:	4b0e      	ldr	r3, [pc, #56]	; (10004cc8 <next_timeout+0x3c>)
10004c90:	681e      	ldr	r6, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004c92:	429e      	cmp	r6, r3
10004c94:	d103      	bne.n	10004c9e <next_timeout+0x12>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
10004c96:	f7ff ffed 	bl	10004c74 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
10004c9a:	480c      	ldr	r0, [pc, #48]	; (10004ccc <next_timeout+0x40>)
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
10004c9c:	bd70      	pop	{r4, r5, r6, pc}
	int32_t ticks_elapsed = elapsed();
10004c9e:	f7ff ffe9 	bl	10004c74 <elapsed>
	if ((to == NULL) ||
10004ca2:	2e00      	cmp	r6, #0
10004ca4:	d0f9      	beq.n	10004c9a <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
10004ca6:	6932      	ldr	r2, [r6, #16]
10004ca8:	6973      	ldr	r3, [r6, #20]
10004caa:	0004      	movs	r4, r0
10004cac:	17c5      	asrs	r5, r0, #31
10004cae:	1b12      	subs	r2, r2, r4
10004cb0:	41ab      	sbcs	r3, r5
	if ((to == NULL) ||
10004cb2:	2b00      	cmp	r3, #0
10004cb4:	dcf1      	bgt.n	10004c9a <next_timeout+0xe>
10004cb6:	d103      	bne.n	10004cc0 <next_timeout+0x34>
10004cb8:	2180      	movs	r1, #128	; 0x80
10004cba:	0609      	lsls	r1, r1, #24
10004cbc:	428a      	cmp	r2, r1
10004cbe:	d2ec      	bcs.n	10004c9a <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
10004cc0:	43d8      	mvns	r0, r3
10004cc2:	17c0      	asrs	r0, r0, #31
10004cc4:	4010      	ands	r0, r2
	return ret;
10004cc6:	e7e9      	b.n	10004c9c <next_timeout+0x10>
10004cc8:	200000d0 	.word	0x200000d0
10004ccc:	7fffffff 	.word	0x7fffffff

10004cd0 <remove_timeout>:
{
10004cd0:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
10004cd2:	2800      	cmp	r0, #0
10004cd4:	d00e      	beq.n	10004cf4 <remove_timeout+0x24>
	return (node == list->tail) ? NULL : node->next;
10004cd6:	4b0b      	ldr	r3, [pc, #44]	; (10004d04 <remove_timeout+0x34>)
10004cd8:	685b      	ldr	r3, [r3, #4]
10004cda:	4298      	cmp	r0, r3
10004cdc:	d00a      	beq.n	10004cf4 <remove_timeout+0x24>
10004cde:	6801      	ldr	r1, [r0, #0]
	if (next(t) != NULL) {
10004ce0:	2900      	cmp	r1, #0
10004ce2:	d007      	beq.n	10004cf4 <remove_timeout+0x24>
		next(t)->dticks += t->dticks;
10004ce4:	690a      	ldr	r2, [r1, #16]
10004ce6:	694b      	ldr	r3, [r1, #20]
10004ce8:	6904      	ldr	r4, [r0, #16]
10004cea:	6945      	ldr	r5, [r0, #20]
10004cec:	1912      	adds	r2, r2, r4
10004cee:	416b      	adcs	r3, r5
10004cf0:	610a      	str	r2, [r1, #16]
10004cf2:	614b      	str	r3, [r1, #20]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
10004cf4:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
10004cf6:	6842      	ldr	r2, [r0, #4]

	prev->next = next;
10004cf8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10004cfa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10004cfc:	2300      	movs	r3, #0
10004cfe:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
10004d00:	6043      	str	r3, [r0, #4]
}
10004d02:	bd30      	pop	{r4, r5, pc}
10004d04:	200000d0 	.word	0x200000d0

10004d08 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
10004d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10004d0a:	0004      	movs	r4, r0
10004d0c:	0016      	movs	r6, r2
10004d0e:	001f      	movs	r7, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
10004d10:	1c53      	adds	r3, r2, #1
10004d12:	d101      	bne.n	10004d18 <z_add_timeout+0x10>
10004d14:	1c7b      	adds	r3, r7, #1
10004d16:	d057      	beq.n	10004dc8 <z_add_timeout+0xc0>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
10004d18:	60a1      	str	r1, [r4, #8]
	__asm__ volatile("mrs %0, PRIMASK;"
10004d1a:	f3ef 8310 	mrs	r3, PRIMASK
10004d1e:	b672      	cpsid	i
10004d20:	9301      	str	r3, [sp, #4]

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
10004d22:	2f00      	cmp	r7, #0
10004d24:	da23      	bge.n	10004d6e <z_add_timeout+0x66>
10004d26:	1c7b      	adds	r3, r7, #1
10004d28:	d101      	bne.n	10004d2e <z_add_timeout+0x26>
10004d2a:	1cb3      	adds	r3, r6, #2
10004d2c:	d81f      	bhi.n	10004d6e <z_add_timeout+0x66>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
10004d2e:	4b2b      	ldr	r3, [pc, #172]	; (10004ddc <z_add_timeout+0xd4>)
10004d30:	6818      	ldr	r0, [r3, #0]
10004d32:	6859      	ldr	r1, [r3, #4]
10004d34:	2202      	movs	r2, #2
10004d36:	4252      	negs	r2, r2
10004d38:	17d3      	asrs	r3, r2, #31
10004d3a:	1a12      	subs	r2, r2, r0
10004d3c:	418b      	sbcs	r3, r1
10004d3e:	1b92      	subs	r2, r2, r6
10004d40:	41bb      	sbcs	r3, r7

			to->dticks = MAX(1, ticks);
10004d42:	2b00      	cmp	r3, #0
10004d44:	dc04      	bgt.n	10004d50 <z_add_timeout+0x48>
10004d46:	d101      	bne.n	10004d4c <z_add_timeout+0x44>
10004d48:	2a00      	cmp	r2, #0
10004d4a:	d101      	bne.n	10004d50 <z_add_timeout+0x48>
10004d4c:	2201      	movs	r2, #1
10004d4e:	2300      	movs	r3, #0
	return list->head == list;
10004d50:	4f23      	ldr	r7, [pc, #140]	; (10004de0 <z_add_timeout+0xd8>)
10004d52:	6122      	str	r2, [r4, #16]
10004d54:	6163      	str	r3, [r4, #20]
10004d56:	683d      	ldr	r5, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004d58:	42bd      	cmp	r5, r7
10004d5a:	d100      	bne.n	10004d5e <z_add_timeout+0x56>
10004d5c:	2500      	movs	r5, #0
	return (node == list->tail) ? NULL : node->next;
10004d5e:	687e      	ldr	r6, [r7, #4]
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
10004d60:	2d00      	cmp	r5, #0
10004d62:	d10f      	bne.n	10004d84 <z_add_timeout+0x7c>
	node->next = list;
10004d64:	6027      	str	r7, [r4, #0]
	node->prev = tail;
10004d66:	6066      	str	r6, [r4, #4]
	tail->next = node;
10004d68:	6034      	str	r4, [r6, #0]
	list->tail = node;
10004d6a:	607c      	str	r4, [r7, #4]
}
10004d6c:	e01c      	b.n	10004da8 <z_add_timeout+0xa0>
			to->dticks = timeout.ticks + 1 + elapsed();
10004d6e:	f7ff ff81 	bl	10004c74 <elapsed>
10004d72:	2201      	movs	r2, #1
10004d74:	2300      	movs	r3, #0
10004d76:	1992      	adds	r2, r2, r6
10004d78:	417b      	adcs	r3, r7
10004d7a:	0006      	movs	r6, r0
10004d7c:	17c7      	asrs	r7, r0, #31
10004d7e:	1992      	adds	r2, r2, r6
10004d80:	417b      	adcs	r3, r7
10004d82:	e7e5      	b.n	10004d50 <z_add_timeout+0x48>
			if (t->dticks > to->dticks) {
10004d84:	6928      	ldr	r0, [r5, #16]
10004d86:	6969      	ldr	r1, [r5, #20]
10004d88:	6922      	ldr	r2, [r4, #16]
10004d8a:	6963      	ldr	r3, [r4, #20]
10004d8c:	4299      	cmp	r1, r3
10004d8e:	dc02      	bgt.n	10004d96 <z_add_timeout+0x8e>
10004d90:	d11b      	bne.n	10004dca <z_add_timeout+0xc2>
10004d92:	4290      	cmp	r0, r2
10004d94:	d919      	bls.n	10004dca <z_add_timeout+0xc2>
				t->dticks -= to->dticks;
10004d96:	1a80      	subs	r0, r0, r2
10004d98:	4199      	sbcs	r1, r3
	sys_dnode_t *const prev = successor->prev;
10004d9a:	686b      	ldr	r3, [r5, #4]
10004d9c:	6128      	str	r0, [r5, #16]
10004d9e:	6169      	str	r1, [r5, #20]
	node->prev = prev;
10004da0:	6063      	str	r3, [r4, #4]
	node->next = successor;
10004da2:	6025      	str	r5, [r4, #0]
	prev->next = node;
10004da4:	601c      	str	r4, [r3, #0]
	successor->prev = node;
10004da6:	606c      	str	r4, [r5, #4]
	return list->head == list;
10004da8:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004daa:	42bb      	cmp	r3, r7
10004dac:	d006      	beq.n	10004dbc <z_add_timeout+0xb4>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
10004dae:	429c      	cmp	r4, r3
10004db0:	d104      	bne.n	10004dbc <z_add_timeout+0xb4>
			sys_clock_set_timeout(next_timeout(), false);
10004db2:	f7ff ff6b 	bl	10004c8c <next_timeout>
10004db6:	2100      	movs	r1, #0
10004db8:	f7fe ff42 	bl	10003c40 <sys_clock_set_timeout>
	if (key != 0U) {
10004dbc:	9b01      	ldr	r3, [sp, #4]
10004dbe:	2b00      	cmp	r3, #0
10004dc0:	d102      	bne.n	10004dc8 <z_add_timeout+0xc0>
	__asm__ volatile(
10004dc2:	b662      	cpsie	i
10004dc4:	f3bf 8f6f 	isb	sy
		}
	}
}
10004dc8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
10004dca:	1a12      	subs	r2, r2, r0
10004dcc:	418b      	sbcs	r3, r1
10004dce:	6122      	str	r2, [r4, #16]
10004dd0:	6163      	str	r3, [r4, #20]
	return (node == list->tail) ? NULL : node->next;
10004dd2:	42b5      	cmp	r5, r6
10004dd4:	d0c6      	beq.n	10004d64 <z_add_timeout+0x5c>
10004dd6:	682d      	ldr	r5, [r5, #0]
10004dd8:	e7c2      	b.n	10004d60 <z_add_timeout+0x58>
10004dda:	46c0      	nop			; (mov r8, r8)
10004ddc:	200001e0 	.word	0x200001e0
10004de0:	200000d0 	.word	0x200000d0

10004de4 <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
10004de4:	b5f0      	push	{r4, r5, r6, r7, lr}
10004de6:	b085      	sub	sp, #20
	__asm__ volatile("mrs %0, PRIMASK;"
10004de8:	f3ef 8310 	mrs	r3, PRIMASK
10004dec:	b672      	cpsid	i

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
10004dee:	9302      	str	r3, [sp, #8]
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
10004df0:	4b30      	ldr	r3, [pc, #192]	; (10004eb4 <sys_clock_announce+0xd0>)
10004df2:	6018      	str	r0, [r3, #0]
	return list->head == list;
10004df4:	4b30      	ldr	r3, [pc, #192]	; (10004eb8 <sys_clock_announce+0xd4>)
10004df6:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004df8:	429c      	cmp	r4, r3
10004dfa:	d100      	bne.n	10004dfe <sys_clock_announce+0x1a>
10004dfc:	2400      	movs	r4, #0
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
10004dfe:	4b2f      	ldr	r3, [pc, #188]	; (10004ebc <sys_clock_announce+0xd8>)
	     (t != NULL) && (t->dticks <= announce_remaining);
10004e00:	4d2c      	ldr	r5, [pc, #176]	; (10004eb4 <sys_clock_announce+0xd0>)
		curr_tick += dt;
10004e02:	9303      	str	r3, [sp, #12]
10004e04:	6818      	ldr	r0, [r3, #0]
10004e06:	6859      	ldr	r1, [r3, #4]
	     (t != NULL) && (t->dticks <= announce_remaining);
10004e08:	682b      	ldr	r3, [r5, #0]
10004e0a:	469c      	mov	ip, r3
10004e0c:	2c00      	cmp	r4, #0
10004e0e:	d039      	beq.n	10004e84 <sys_clock_announce+0xa0>
10004e10:	6962      	ldr	r2, [r4, #20]
10004e12:	6926      	ldr	r6, [r4, #16]
10004e14:	17db      	asrs	r3, r3, #31
10004e16:	429a      	cmp	r2, r3
10004e18:	dc02      	bgt.n	10004e20 <sys_clock_announce+0x3c>
10004e1a:	d10a      	bne.n	10004e32 <sys_clock_announce+0x4e>
10004e1c:	4566      	cmp	r6, ip
10004e1e:	d908      	bls.n	10004e32 <sys_clock_announce+0x4e>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
10004e20:	001f      	movs	r7, r3
10004e22:	6922      	ldr	r2, [r4, #16]
10004e24:	6963      	ldr	r3, [r4, #20]
10004e26:	4666      	mov	r6, ip
10004e28:	1b92      	subs	r2, r2, r6
10004e2a:	41bb      	sbcs	r3, r7
10004e2c:	6122      	str	r2, [r4, #16]
10004e2e:	6163      	str	r3, [r4, #20]
10004e30:	e028      	b.n	10004e84 <sys_clock_announce+0xa0>
		curr_tick += dt;
10004e32:	17f3      	asrs	r3, r6, #31
10004e34:	9600      	str	r6, [sp, #0]
10004e36:	9301      	str	r3, [sp, #4]
10004e38:	9a00      	ldr	r2, [sp, #0]
10004e3a:	9b01      	ldr	r3, [sp, #4]
10004e3c:	1880      	adds	r0, r0, r2
10004e3e:	4159      	adcs	r1, r3
		t->dticks = 0;
10004e40:	2300      	movs	r3, #0
10004e42:	2200      	movs	r2, #0
		curr_tick += dt;
10004e44:	4f1d      	ldr	r7, [pc, #116]	; (10004ebc <sys_clock_announce+0xd8>)
		t->dticks = 0;
10004e46:	6122      	str	r2, [r4, #16]
10004e48:	6163      	str	r3, [r4, #20]
		curr_tick += dt;
10004e4a:	6038      	str	r0, [r7, #0]
10004e4c:	6079      	str	r1, [r7, #4]
		remove_timeout(t);
10004e4e:	0020      	movs	r0, r4
10004e50:	f7ff ff3e 	bl	10004cd0 <remove_timeout>
	if (key != 0U) {
10004e54:	9b02      	ldr	r3, [sp, #8]
10004e56:	2b00      	cmp	r3, #0
10004e58:	d102      	bne.n	10004e60 <sys_clock_announce+0x7c>
	__asm__ volatile(
10004e5a:	b662      	cpsie	i
10004e5c:	f3bf 8f6f 	isb	sy
		t->fn(t);
10004e60:	0020      	movs	r0, r4
10004e62:	68a3      	ldr	r3, [r4, #8]
10004e64:	4798      	blx	r3
	__asm__ volatile("mrs %0, PRIMASK;"
10004e66:	f3ef 8310 	mrs	r3, PRIMASK
10004e6a:	b672      	cpsid	i
10004e6c:	9302      	str	r3, [sp, #8]
		announce_remaining -= dt;
10004e6e:	4b11      	ldr	r3, [pc, #68]	; (10004eb4 <sys_clock_announce+0xd0>)
10004e70:	681a      	ldr	r2, [r3, #0]
10004e72:	1b92      	subs	r2, r2, r6
10004e74:	601a      	str	r2, [r3, #0]
	return list->head == list;
10004e76:	4b10      	ldr	r3, [pc, #64]	; (10004eb8 <sys_clock_announce+0xd4>)
10004e78:	4694      	mov	ip, r2
10004e7a:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004e7c:	429c      	cmp	r4, r3
10004e7e:	d1be      	bne.n	10004dfe <sys_clock_announce+0x1a>
		curr_tick += dt;
10004e80:	6838      	ldr	r0, [r7, #0]
10004e82:	6879      	ldr	r1, [r7, #4]
	}

	curr_tick += announce_remaining;
10004e84:	4662      	mov	r2, ip
10004e86:	17d3      	asrs	r3, r2, #31
10004e88:	1812      	adds	r2, r2, r0
10004e8a:	414b      	adcs	r3, r1
	announce_remaining = 0;
10004e8c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
10004e8e:	9903      	ldr	r1, [sp, #12]
	announce_remaining = 0;
10004e90:	602c      	str	r4, [r5, #0]
	curr_tick += announce_remaining;
10004e92:	600a      	str	r2, [r1, #0]
10004e94:	604b      	str	r3, [r1, #4]

	sys_clock_set_timeout(next_timeout(), false);
10004e96:	f7ff fef9 	bl	10004c8c <next_timeout>
10004e9a:	0021      	movs	r1, r4
10004e9c:	f7fe fed0 	bl	10003c40 <sys_clock_set_timeout>
	if (key != 0U) {
10004ea0:	9b02      	ldr	r3, [sp, #8]
10004ea2:	42a3      	cmp	r3, r4
10004ea4:	d102      	bne.n	10004eac <sys_clock_announce+0xc8>
	__asm__ volatile(
10004ea6:	b662      	cpsie	i
10004ea8:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
10004eac:	f7ff fce6 	bl	1000487c <z_time_slice>
#endif
}
10004eb0:	b005      	add	sp, #20
10004eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004eb4:	20000290 	.word	0x20000290
10004eb8:	200000d0 	.word	0x200000d0
10004ebc:	200001e0 	.word	0x200001e0

10004ec0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
10004ec0:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004ec2:	f3ef 8410 	mrs	r4, PRIMASK
10004ec6:	b672      	cpsid	i
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
10004ec8:	f7ff fed4 	bl	10004c74 <elapsed>
10004ecc:	0002      	movs	r2, r0
10004ece:	4906      	ldr	r1, [pc, #24]	; (10004ee8 <sys_clock_tick_get+0x28>)
10004ed0:	17c3      	asrs	r3, r0, #31
10004ed2:	6808      	ldr	r0, [r1, #0]
10004ed4:	6849      	ldr	r1, [r1, #4]
10004ed6:	1880      	adds	r0, r0, r2
10004ed8:	4159      	adcs	r1, r3
	if (key != 0U) {
10004eda:	2c00      	cmp	r4, #0
10004edc:	d102      	bne.n	10004ee4 <sys_clock_tick_get+0x24>
	__asm__ volatile(
10004ede:	b662      	cpsie	i
10004ee0:	f3bf 8f6f 	isb	sy
	}
	return t;
}
10004ee4:	bd10      	pop	{r4, pc}
10004ee6:	46c0      	nop			; (mov r8, r8)
10004ee8:	200001e0 	.word	0x200001e0

10004eec <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
10004eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10004eee:	0004      	movs	r4, r0
	__asm__ volatile("mrs %0, PRIMASK;"
10004ef0:	f3ef 8510 	mrs	r5, PRIMASK
10004ef4:	b672      	cpsid	i
	 * interrupt. Then, the timeout structure for this timer will turn out
	 * to be linked to the timeout list. And in such case, since the timer
	 * was restarted, its expiration handler should not be executed then,
	 * so the function exits immediately.
	 */
	if (sys_dnode_is_linked(&t->node)) {
10004ef6:	6803      	ldr	r3, [r0, #0]
10004ef8:	9501      	str	r5, [sp, #4]
10004efa:	2b00      	cmp	r3, #0
10004efc:	d005      	beq.n	10004f0a <z_timer_expiration_handler+0x1e>
	if (key != 0U) {
10004efe:	2d00      	cmp	r5, #0
10004f00:	d152      	bne.n	10004fa8 <z_timer_expiration_handler+0xbc>
	__asm__ volatile(
10004f02:	b662      	cpsie	i
10004f04:	f3bf 8f6f 	isb	sy
10004f08:	e04e      	b.n	10004fa8 <z_timer_expiration_handler+0xbc>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
10004f0a:	6a82      	ldr	r2, [r0, #40]	; 0x28
10004f0c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
10004f0e:	2100      	movs	r1, #0
10004f10:	2001      	movs	r0, #1
10004f12:	1880      	adds	r0, r0, r2
10004f14:	4159      	adcs	r1, r3
10004f16:	2900      	cmp	r1, #0
10004f18:	d101      	bne.n	10004f1e <z_timer_expiration_handler+0x32>
10004f1a:	2801      	cmp	r0, #1
10004f1c:	d929      	bls.n	10004f72 <z_timer_expiration_handler+0x86>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		k_timeout_t next = timer->period;

		/* see note about z_add_timeout() in z_impl_k_timer_start() */
		next.ticks = MAX(next.ticks - 1, 0);
10004f1e:	2b00      	cmp	r3, #0
10004f20:	dc04      	bgt.n	10004f2c <z_timer_expiration_handler+0x40>
10004f22:	d101      	bne.n	10004f28 <z_timer_expiration_handler+0x3c>
10004f24:	2a00      	cmp	r2, #0
10004f26:	d101      	bne.n	10004f2c <z_timer_expiration_handler+0x40>
10004f28:	2201      	movs	r2, #1
10004f2a:	2300      	movs	r3, #0
10004f2c:	2601      	movs	r6, #1
10004f2e:	4276      	negs	r6, r6
10004f30:	17f7      	asrs	r7, r6, #31
10004f32:	18b6      	adds	r6, r6, r2
10004f34:	415f      	adcs	r7, r3
	return z_impl_k_uptime_ticks();
10004f36:	f000 fdf2 	bl	10005b1e <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
10004f3a:	2201      	movs	r2, #1
10004f3c:	2300      	movs	r3, #0
10004f3e:	1880      	adds	r0, r0, r2
10004f40:	4159      	adcs	r1, r3
10004f42:	1980      	adds	r0, r0, r6
10004f44:	4179      	adcs	r1, r7
10004f46:	2900      	cmp	r1, #0
10004f48:	dc02      	bgt.n	10004f50 <z_timer_expiration_handler+0x64>
10004f4a:	d12e      	bne.n	10004faa <z_timer_expiration_handler+0xbe>
10004f4c:	2800      	cmp	r0, #0
10004f4e:	d02c      	beq.n	10004faa <z_timer_expiration_handler+0xbe>
10004f50:	f000 fde5 	bl	10005b1e <z_impl_k_uptime_ticks>
10004f54:	2201      	movs	r2, #1
10004f56:	2300      	movs	r3, #0
10004f58:	1880      	adds	r0, r0, r2
10004f5a:	4159      	adcs	r1, r3
10004f5c:	2202      	movs	r2, #2
10004f5e:	4252      	negs	r2, r2
10004f60:	17d3      	asrs	r3, r2, #31
10004f62:	1980      	adds	r0, r0, r6
10004f64:	4179      	adcs	r1, r7
10004f66:	1a12      	subs	r2, r2, r0
10004f68:	418b      	sbcs	r3, r1
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
10004f6a:	0020      	movs	r0, r4
10004f6c:	4918      	ldr	r1, [pc, #96]	; (10004fd0 <z_timer_expiration_handler+0xe4>)
10004f6e:	f7ff fecb 	bl	10004d08 <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
10004f72:	6b23      	ldr	r3, [r4, #48]	; 0x30
10004f74:	3301      	adds	r3, #1
10004f76:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
10004f78:	6a23      	ldr	r3, [r4, #32]
10004f7a:	2b00      	cmp	r3, #0
10004f7c:	d00b      	beq.n	10004f96 <z_timer_expiration_handler+0xaa>
	if (key != 0U) {
10004f7e:	2d00      	cmp	r5, #0
10004f80:	d102      	bne.n	10004f88 <z_timer_expiration_handler+0x9c>
	__asm__ volatile(
10004f82:	b662      	cpsie	i
10004f84:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
10004f88:	0020      	movs	r0, r4
10004f8a:	6a23      	ldr	r3, [r4, #32]
10004f8c:	4798      	blx	r3
	__asm__ volatile("mrs %0, PRIMASK;"
10004f8e:	f3ef 8310 	mrs	r3, PRIMASK
10004f92:	b672      	cpsid	i
10004f94:	9301      	str	r3, [sp, #4]
	return list->head == list;
10004f96:	69a5      	ldr	r5, [r4, #24]
10004f98:	3418      	adds	r4, #24
	return sys_dlist_is_empty(list) ? NULL : list->head;
10004f9a:	42a5      	cmp	r5, r4
10004f9c:	d001      	beq.n	10004fa2 <z_timer_expiration_handler+0xb6>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
10004f9e:	2d00      	cmp	r5, #0
10004fa0:	d107      	bne.n	10004fb2 <z_timer_expiration_handler+0xc6>
	if (key != 0U) {
10004fa2:	9b01      	ldr	r3, [sp, #4]
10004fa4:	2b00      	cmp	r3, #0
10004fa6:	d0ac      	beq.n	10004f02 <z_timer_expiration_handler+0x16>
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
10004fa8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
10004faa:	2202      	movs	r2, #2
10004fac:	4252      	negs	r2, r2
10004fae:	17d3      	asrs	r3, r2, #31
10004fb0:	e7db      	b.n	10004f6a <z_timer_expiration_handler+0x7e>
	z_unpend_thread_no_timeout(thread);
10004fb2:	0028      	movs	r0, r5
10004fb4:	f000 fd25 	bl	10005a02 <z_unpend_thread_no_timeout>
10004fb8:	2300      	movs	r3, #0
10004fba:	66eb      	str	r3, [r5, #108]	; 0x6c
10004fbc:	9b01      	ldr	r3, [sp, #4]
10004fbe:	2b00      	cmp	r3, #0
10004fc0:	d102      	bne.n	10004fc8 <z_timer_expiration_handler+0xdc>
	__asm__ volatile(
10004fc2:	b662      	cpsie	i
10004fc4:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
10004fc8:	0028      	movs	r0, r5
10004fca:	f000 fd0e 	bl	100059ea <z_ready_thread>
10004fce:	e7eb      	b.n	10004fa8 <z_timer_expiration_handler+0xbc>
10004fd0:	10004eed 	.word	0x10004eed

10004fd4 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
10004fd4:	b570      	push	{r4, r5, r6, lr}
10004fd6:	0006      	movs	r6, r0
10004fd8:	0014      	movs	r4, r2
10004fda:	001d      	movs	r5, r3
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
10004fdc:	1c51      	adds	r1, r2, #1
10004fde:	d101      	bne.n	10004fe4 <z_impl_k_timer_start+0x10>
10004fe0:	1c59      	adds	r1, r3, #1
10004fe2:	d022      	beq.n	1000502a <z_impl_k_timer_start+0x56>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (Z_TICK_ABS(duration.ticks) < 0) {
10004fe4:	2b00      	cmp	r3, #0
10004fe6:	da03      	bge.n	10004ff0 <z_impl_k_timer_start+0x1c>
10004fe8:	1c59      	adds	r1, r3, #1
10004fea:	d10f      	bne.n	1000500c <z_impl_k_timer_start+0x38>
10004fec:	1c91      	adds	r1, r2, #2
10004fee:	d90d      	bls.n	1000500c <z_impl_k_timer_start+0x38>
		duration.ticks = MAX(duration.ticks - 1, 0);
10004ff0:	0014      	movs	r4, r2
10004ff2:	1e1d      	subs	r5, r3, #0
10004ff4:	dc05      	bgt.n	10005002 <z_impl_k_timer_start+0x2e>
10004ff6:	2b00      	cmp	r3, #0
10004ff8:	d101      	bne.n	10004ffe <z_impl_k_timer_start+0x2a>
10004ffa:	2a00      	cmp	r2, #0
10004ffc:	d101      	bne.n	10005002 <z_impl_k_timer_start+0x2e>
10004ffe:	2401      	movs	r4, #1
10005000:	2500      	movs	r5, #0
10005002:	2201      	movs	r2, #1
10005004:	4252      	negs	r2, r2
10005006:	17d3      	asrs	r3, r2, #31
10005008:	18a4      	adds	r4, r4, r2
1000500a:	415d      	adcs	r5, r3
	}

	(void)z_abort_timeout(&timer->timeout);
1000500c:	0030      	movs	r0, r6
1000500e:	f000 fd6f 	bl	10005af0 <z_abort_timeout>
	timer->period = period;
10005012:	9a04      	ldr	r2, [sp, #16]
10005014:	9b05      	ldr	r3, [sp, #20]
10005016:	62b2      	str	r2, [r6, #40]	; 0x28
10005018:	62f3      	str	r3, [r6, #44]	; 0x2c
	timer->status = 0U;
1000501a:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
1000501c:	0022      	movs	r2, r4
	timer->status = 0U;
1000501e:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
10005020:	0030      	movs	r0, r6
10005022:	002b      	movs	r3, r5
10005024:	4901      	ldr	r1, [pc, #4]	; (1000502c <z_impl_k_timer_start+0x58>)
10005026:	f7ff fe6f 	bl	10004d08 <z_add_timeout>
		     duration);
}
1000502a:	bd70      	pop	{r4, r5, r6, pc}
1000502c:	10004eed 	.word	0x10004eed

10005030 <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
10005030:	b510      	push	{r4, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
10005032:	4802      	ldr	r0, [pc, #8]	; (1000503c <boot_banner+0xc>)
10005034:	f000 f83b 	bl	100050ae <printk>
#endif /* CONFIG_BOOT_BANNER */
}
10005038:	bd10      	pop	{r4, pc}
1000503a:	46c0      	nop			; (mov r8, r8)
1000503c:	10006445 	.word	0x10006445

10005040 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
10005040:	4770      	bx	lr

10005042 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_external_formatter_func formatter,
		       void *ctx, void *packaged)
{
10005042:	b5f0      	push	{r4, r5, r6, r7, lr}
10005044:	b085      	sub	sp, #20
10005046:	000d      	movs	r5, r1
10005048:	1e1c      	subs	r4, r3, #0
1000504a:	9002      	str	r0, [sp, #8]
1000504c:	9203      	str	r2, [sp, #12]
	uint8_t *buf = packaged;
	struct cbprintf_package_hdr_ext *hdr = packaged;
	char *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
1000504e:	d029      	beq.n	100050a4 <cbpprintf_external+0x62>
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
10005050:	2600      	movs	r6, #0
	s_nbr     = hdr->hdr.desc.str_cnt;
10005052:	785b      	ldrb	r3, [r3, #1]
10005054:	9301      	str	r3, [sp, #4]
	rws_nbr   = hdr->hdr.desc.rw_str_cnt;
10005056:	78e0      	ldrb	r0, [r4, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
10005058:	7823      	ldrb	r3, [r4, #0]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
1000505a:	0040      	lsls	r0, r0, #1
	args_size = hdr->hdr.desc.len * sizeof(int);
1000505c:	009b      	lsls	r3, r3, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
1000505e:	18c0      	adds	r0, r0, r3
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
10005060:	78a3      	ldrb	r3, [r4, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
10005062:	18c0      	adds	r0, r0, r3
10005064:	1820      	adds	r0, r4, r0
	for (i = 0; i < s_nbr; i++) {
10005066:	9b01      	ldr	r3, [sp, #4]
10005068:	429e      	cmp	r6, r3
1000506a:	d310      	bcc.n	1000508e <cbpprintf_external+0x4c>

	/* Skip past the header */
	buf += sizeof(*hdr);

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
1000506c:	7962      	ldrb	r2, [r4, #5]
1000506e:	7923      	ldrb	r3, [r4, #4]
10005070:	0212      	lsls	r2, r2, #8
10005072:	431a      	orrs	r2, r3
10005074:	79a3      	ldrb	r3, [r4, #6]
	return formatter(out, ctx, fmt, u.ap);
10005076:	9903      	ldr	r1, [sp, #12]
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
10005078:	041b      	lsls	r3, r3, #16
1000507a:	4313      	orrs	r3, r2
1000507c:	79e2      	ldrb	r2, [r4, #7]
	return formatter(out, ctx, fmt, u.ap);
1000507e:	9802      	ldr	r0, [sp, #8]
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
10005080:	0612      	lsls	r2, r2, #24
10005082:	431a      	orrs	r2, r3
	buf += sizeof(*hdr);
10005084:	0023      	movs	r3, r4
10005086:	3308      	adds	r3, #8
	return formatter(out, ctx, fmt, u.ap);
10005088:	47a8      	blx	r5
}
1000508a:	b005      	add	sp, #20
1000508c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		s_idx = *(uint8_t *)s++;
1000508e:	7803      	ldrb	r3, [r0, #0]
10005090:	1c47      	adds	r7, r0, #1
		*ps = s;
10005092:	009b      	lsls	r3, r3, #2
		s += strlen(s) + 1;
10005094:	0038      	movs	r0, r7
		*ps = s;
10005096:	511f      	str	r7, [r3, r4]
		s += strlen(s) + 1;
10005098:	f000 f92d 	bl	100052f6 <strlen>
1000509c:	3001      	adds	r0, #1
1000509e:	1838      	adds	r0, r7, r0
	for (i = 0; i < s_nbr; i++) {
100050a0:	3601      	adds	r6, #1
100050a2:	e7e0      	b.n	10005066 <cbpprintf_external+0x24>
		return -EINVAL;
100050a4:	2016      	movs	r0, #22
100050a6:	4240      	negs	r0, r0
100050a8:	e7ef      	b.n	1000508a <cbpprintf_external+0x48>

100050aa <arch_printk_char_out>:
}
100050aa:	2000      	movs	r0, #0
100050ac:	4770      	bx	lr

100050ae <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
100050ae:	b40f      	push	{r0, r1, r2, r3}
100050b0:	b507      	push	{r0, r1, r2, lr}
100050b2:	a904      	add	r1, sp, #16
100050b4:	c901      	ldmia	r1!, {r0}
	va_list ap;

	va_start(ap, fmt);
100050b6:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
100050b8:	f000 f888 	bl	100051cc <z_log_vprintk>

	vprintk(fmt, ap);

	va_end(ap);
}
100050bc:	b003      	add	sp, #12
100050be:	bc08      	pop	{r3}
100050c0:	b004      	add	sp, #16
100050c2:	4718      	bx	r3

100050c4 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
100050c4:	b510      	push	{r4, lr}
100050c6:	0004      	movs	r4, r0
100050c8:	0008      	movs	r0, r1
100050ca:	0011      	movs	r1, r2
100050cc:	001a      	movs	r2, r3
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
100050ce:	47a0      	blx	r4
	return z_impl_z_current_get();
100050d0:	f7ff fd54 	bl	10004b7c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
100050d4:	f7fe f99a 	bl	1000340c <z_impl_k_thread_abort>

100050d8 <encode_uint>:
{
100050d8:	b5f0      	push	{r4, r5, r6, r7, lr}
100050da:	b085      	sub	sp, #20
100050dc:	9001      	str	r0, [sp, #4]
100050de:	9303      	str	r3, [sp, #12]
	bool upcase = isupper((int)conv->specifier);
100050e0:	78d3      	ldrb	r3, [r2, #3]
{
100050e2:	0015      	movs	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
100050e4:	001a      	movs	r2, r3
100050e6:	3a41      	subs	r2, #65	; 0x41
100050e8:	000f      	movs	r7, r1
	switch (specifier) {
100050ea:	2408      	movs	r4, #8
100050ec:	9202      	str	r2, [sp, #8]
100050ee:	2b6f      	cmp	r3, #111	; 0x6f
100050f0:	d00a      	beq.n	10005108 <encode_uint+0x30>
100050f2:	d804      	bhi.n	100050fe <encode_uint+0x26>
		return 16;
100050f4:	1924      	adds	r4, r4, r4
	switch (specifier) {
100050f6:	2b58      	cmp	r3, #88	; 0x58
100050f8:	d006      	beq.n	10005108 <encode_uint+0x30>
		return 10;
100050fa:	3c06      	subs	r4, #6
100050fc:	e004      	b.n	10005108 <encode_uint+0x30>
	switch (specifier) {
100050fe:	2208      	movs	r2, #8
		return 16;
10005100:	2410      	movs	r4, #16
	switch (specifier) {
10005102:	4393      	bics	r3, r2
10005104:	2b70      	cmp	r3, #112	; 0x70
10005106:	d1f8      	bne.n	100050fa <encode_uint+0x22>
	char *bp = bps + (bpe - bps);
10005108:	9e0a      	ldr	r6, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
1000510a:	0022      	movs	r2, r4
1000510c:	2300      	movs	r3, #0
1000510e:	0039      	movs	r1, r7
10005110:	9801      	ldr	r0, [sp, #4]
10005112:	f7fb f921 	bl	10000358 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
10005116:	0013      	movs	r3, r2
10005118:	468c      	mov	ip, r1
1000511a:	b2d2      	uxtb	r2, r2
1000511c:	2b09      	cmp	r3, #9
1000511e:	d81a      	bhi.n	10005156 <encode_uint+0x7e>
10005120:	3230      	adds	r2, #48	; 0x30
10005122:	b2d3      	uxtb	r3, r2
10005124:	3e01      	subs	r6, #1
10005126:	7033      	strb	r3, [r6, #0]
	} while ((value != 0) && (bps < bp));
10005128:	2300      	movs	r3, #0
1000512a:	42bb      	cmp	r3, r7
1000512c:	d102      	bne.n	10005134 <encode_uint+0x5c>
1000512e:	9b01      	ldr	r3, [sp, #4]
10005130:	429c      	cmp	r4, r3
10005132:	d802      	bhi.n	1000513a <encode_uint+0x62>
10005134:	9b03      	ldr	r3, [sp, #12]
10005136:	429e      	cmp	r6, r3
10005138:	d80a      	bhi.n	10005150 <encode_uint+0x78>
	if (conv->flag_hash) {
1000513a:	782b      	ldrb	r3, [r5, #0]
1000513c:	069b      	lsls	r3, r3, #26
1000513e:	d504      	bpl.n	1000514a <encode_uint+0x72>
		if (radix == 8) {
10005140:	2c08      	cmp	r4, #8
10005142:	d110      	bne.n	10005166 <encode_uint+0x8e>
			conv->altform_0 = true;
10005144:	78ab      	ldrb	r3, [r5, #2]
10005146:	4323      	orrs	r3, r4
10005148:	70ab      	strb	r3, [r5, #2]
}
1000514a:	0030      	movs	r0, r6
1000514c:	b005      	add	sp, #20
1000514e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value /= radix;
10005150:	4667      	mov	r7, ip
10005152:	9001      	str	r0, [sp, #4]
10005154:	e7d9      	b.n	1000510a <encode_uint+0x32>
		*--bp = (lsv <= 9) ? ('0' + lsv)
10005156:	0013      	movs	r3, r2
10005158:	9902      	ldr	r1, [sp, #8]
1000515a:	3357      	adds	r3, #87	; 0x57
1000515c:	b2db      	uxtb	r3, r3
1000515e:	2919      	cmp	r1, #25
10005160:	d8e0      	bhi.n	10005124 <encode_uint+0x4c>
10005162:	3237      	adds	r2, #55	; 0x37
10005164:	e7dd      	b.n	10005122 <encode_uint+0x4a>
		} else if (radix == 16) {
10005166:	2c10      	cmp	r4, #16
10005168:	d1ef      	bne.n	1000514a <encode_uint+0x72>
			conv->altform_0c = true;
1000516a:	78ab      	ldrb	r3, [r5, #2]
1000516c:	431c      	orrs	r4, r3
1000516e:	70ac      	strb	r4, [r5, #2]
	return bp;
10005170:	e7eb      	b.n	1000514a <encode_uint+0x72>

10005172 <outs>:
{
10005172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10005174:	0007      	movs	r7, r0
10005176:	0015      	movs	r5, r2
10005178:	001e      	movs	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
1000517a:	0014      	movs	r4, r2
{
1000517c:	9101      	str	r1, [sp, #4]
	while ((sp < ep) || ((ep == NULL) && *sp)) {
1000517e:	42a6      	cmp	r6, r4
10005180:	d806      	bhi.n	10005190 <outs+0x1e>
10005182:	2e00      	cmp	r6, #0
10005184:	d001      	beq.n	1000518a <outs+0x18>
	return (int)count;
10005186:	1b60      	subs	r0, r4, r5
10005188:	e008      	b.n	1000519c <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
1000518a:	7823      	ldrb	r3, [r4, #0]
1000518c:	2b00      	cmp	r3, #0
1000518e:	d0fa      	beq.n	10005186 <outs+0x14>
		int rc = out((int)*sp++, ctx);
10005190:	7820      	ldrb	r0, [r4, #0]
10005192:	9901      	ldr	r1, [sp, #4]
10005194:	47b8      	blx	r7
		if (rc < 0) {
10005196:	3401      	adds	r4, #1
10005198:	2800      	cmp	r0, #0
1000519a:	daf0      	bge.n	1000517e <outs+0xc>
}
1000519c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1000519e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_UF2_FAMILY_ID, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
1000519e:	4770      	bx	lr

100051a0 <dummy_timestamp>:
}
100051a0:	2000      	movs	r0, #0
100051a2:	4770      	bx	lr

100051a4 <default_lf_get_timestamp>:
{
100051a4:	b510      	push	{r4, lr}
	return z_impl_k_uptime_ticks();
100051a6:	f000 fcba 	bl	10005b1e <z_impl_k_uptime_ticks>
100051aa:	220a      	movs	r2, #10
100051ac:	2300      	movs	r3, #0
100051ae:	f7fb f8d3 	bl	10000358 <__aeabi_uldivmod>
}
100051b2:	bd10      	pop	{r4, pc}

100051b4 <atomic_inc>:
__syscall atomic_val_t atomic_add(atomic_t *target, atomic_val_t value);

__syscall atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value);

static inline atomic_val_t atomic_inc(atomic_t *target)
{
100051b4:	b510      	push	{r4, lr}
	return z_impl_atomic_add(target, value);
100051b6:	2101      	movs	r1, #1
100051b8:	f000 fcce 	bl	10005b58 <z_impl_atomic_add>
	return atomic_add(target, 1);

}
100051bc:	bd10      	pop	{r4, pc}

100051be <enable_logger>:
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		(void)z_log_init(false, false);
100051be:	2100      	movs	r1, #0
{
100051c0:	b510      	push	{r4, lr}
		(void)z_log_init(false, false);
100051c2:	0008      	movs	r0, r1
100051c4:	f7fd fbdc 	bl	10002980 <z_log_init.isra.0>
	}

	return 0;
}
100051c8:	2000      	movs	r0, #0
100051ca:	bd10      	pop	{r4, pc}

100051cc <z_log_vprintk>:
{
100051cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100051ce:	9002      	str	r0, [sp, #8]
100051d0:	2000      	movs	r0, #0
100051d2:	9103      	str	r1, [sp, #12]
100051d4:	0003      	movs	r3, r0
100051d6:	0002      	movs	r2, r0
100051d8:	0001      	movs	r1, r0
100051da:	9001      	str	r0, [sp, #4]
100051dc:	9000      	str	r0, [sp, #0]
100051de:	f7fd fcd1 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
100051e2:	b005      	add	sp, #20
100051e4:	bd00      	pop	{pc}

100051e6 <z_log_notify_backend_enabled>:
}
100051e6:	4770      	bx	lr

100051e8 <z_log_get_tag>:
}
100051e8:	2000      	movs	r0, #0
100051ea:	4770      	bx	lr

100051ec <z_log_msg_finalize>:
{
100051ec:	b570      	push	{r4, r5, r6, lr}
100051ee:	000e      	movs	r6, r1
100051f0:	0004      	movs	r4, r0
100051f2:	0015      	movs	r5, r2
100051f4:	0019      	movs	r1, r3
	if (!msg) {
100051f6:	2800      	cmp	r0, #0
100051f8:	d102      	bne.n	10005200 <z_log_msg_finalize+0x14>
		z_log_dropped(false);
100051fa:	f7fd fc75 	bl	10002ae8 <z_log_dropped>
}
100051fe:	bd70      	pop	{r4, r5, r6, pc}
	if (data) {
10005200:	2b00      	cmp	r3, #0
10005202:	d006      	beq.n	10005212 <z_log_msg_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
10005204:	032b      	lsls	r3, r5, #12
10005206:	0d5b      	lsrs	r3, r3, #21
10005208:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
1000520a:	0d12      	lsrs	r2, r2, #20
		uint8_t *d = msg->data + desc.package_len;
1000520c:	18c0      	adds	r0, r0, r3
		memcpy(d, data, desc.data_len);
1000520e:	f000 f884 	bl	1000531a <memcpy>
	z_log_msg_commit(msg);
10005212:	0020      	movs	r0, r4
	msg->hdr.desc = desc;
10005214:	6025      	str	r5, [r4, #0]
	msg->hdr.source = source;
10005216:	6066      	str	r6, [r4, #4]
	z_log_msg_commit(msg);
10005218:	f7fd fc76 	bl	10002b08 <z_log_msg_commit>
1000521c:	e7ef      	b.n	100051fe <z_log_msg_finalize+0x12>

1000521e <out_func>:
{
1000521e:	b513      	push	{r0, r1, r4, lr}
		char x = (char)c;
10005220:	466b      	mov	r3, sp
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
10005222:	684a      	ldr	r2, [r1, #4]
		char x = (char)c;
10005224:	71d8      	strb	r0, [r3, #7]
10005226:	3307      	adds	r3, #7
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
10005228:	680c      	ldr	r4, [r1, #0]
1000522a:	0018      	movs	r0, r3
1000522c:	2101      	movs	r1, #1
1000522e:	6852      	ldr	r2, [r2, #4]
10005230:	47a0      	blx	r4
}
10005232:	2000      	movs	r0, #0
10005234:	bd16      	pop	{r1, r2, r4, pc}

10005236 <cr_out_func>:
{
10005236:	b570      	push	{r4, r5, r6, lr}
10005238:	0004      	movs	r4, r0
1000523a:	000d      	movs	r5, r1
	if (c == '\n') {
1000523c:	280a      	cmp	r0, #10
1000523e:	d102      	bne.n	10005246 <cr_out_func+0x10>
		out_func((int)'\r', ctx);
10005240:	200d      	movs	r0, #13
10005242:	f7ff ffec 	bl	1000521e <out_func>
	out_func(c, ctx);
10005246:	0029      	movs	r1, r5
10005248:	0020      	movs	r0, r4
1000524a:	f7ff ffe8 	bl	1000521e <out_func>
}
1000524e:	2000      	movs	r0, #0
10005250:	bd70      	pop	{r4, r5, r6, pc}

10005252 <buffer_write>:
{
10005252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10005254:	0006      	movs	r6, r0
10005256:	000d      	movs	r5, r1
10005258:	0014      	movs	r4, r2
1000525a:	001f      	movs	r7, r3
		processed = outf(buf, len, ctx);
1000525c:	0021      	movs	r1, r4
1000525e:	0028      	movs	r0, r5
10005260:	003a      	movs	r2, r7
10005262:	47b0      	blx	r6
		len -= processed;
10005264:	1a24      	subs	r4, r4, r0
		buf += processed;
10005266:	182d      	adds	r5, r5, r0
	} while (len != 0);
10005268:	2c00      	cmp	r4, #0
1000526a:	d1f7      	bne.n	1000525c <buffer_write+0xa>
}
1000526c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1000526e <cbvprintf>:
{
1000526e:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
10005270:	2400      	movs	r4, #0
10005272:	9400      	str	r4, [sp, #0]
10005274:	f7fc fff0 	bl	10002258 <z_cbvprintf_impl>
}
10005278:	bd16      	pop	{r1, r2, r4, pc}

1000527a <log_output_flush>:
{
1000527a:	b510      	push	{r4, lr}
		     output->control_block->offset,
1000527c:	6842      	ldr	r2, [r0, #4]
{
1000527e:	0004      	movs	r4, r0
	buffer_write(output->func, output->buf,
10005280:	ca0c      	ldmia	r2, {r2, r3}
10005282:	6881      	ldr	r1, [r0, #8]
10005284:	6800      	ldr	r0, [r0, #0]
10005286:	f7ff ffe4 	bl	10005252 <buffer_write>
	output->control_block->offset = 0;
1000528a:	2200      	movs	r2, #0
1000528c:	6863      	ldr	r3, [r4, #4]
1000528e:	601a      	str	r2, [r3, #0]
}
10005290:	bd10      	pop	{r4, pc}

10005292 <log_backend_uart_init>:
}
10005292:	4770      	bx	lr

10005294 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
10005294:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
10005296:	ab0b      	add	r3, sp, #44	; 0x2c
10005298:	9305      	str	r3, [sp, #20]
1000529a:	2000      	movs	r0, #0
1000529c:	9303      	str	r3, [sp, #12]
1000529e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100052a0:	2201      	movs	r2, #1
100052a2:	9302      	str	r3, [sp, #8]
100052a4:	9001      	str	r0, [sp, #4]
100052a6:	0003      	movs	r3, r0
100052a8:	9000      	str	r0, [sp, #0]
100052aa:	f7fd fc6b 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
100052ae:	b007      	add	sp, #28
100052b0:	bd00      	pop	{pc}

100052b2 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
100052b2:	b510      	push	{r4, lr}
100052b4:	0001      	movs	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
100052b6:	6800      	ldr	r0, [r0, #0]
100052b8:	f7fd feaa 	bl	10003010 <z_arm_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
100052bc:	bd10      	pop	{r4, pc}

100052be <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
100052be:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
100052c0:	2100      	movs	r1, #0
100052c2:	2001      	movs	r0, #1
100052c4:	f7fd fea4 	bl	10003010 <z_arm_fatal_error>
}
100052c8:	bd10      	pop	{r4, pc}

100052ca <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
100052ca:	b510      	push	{r4, lr}
	handler();
100052cc:	f7fd ff26 	bl	1000311c <z_SysNmiOnReset>
	z_arm_int_exit();
100052d0:	f7fd ffd0 	bl	10003274 <z_arm_exc_exit>
}
100052d4:	bd10      	pop	{r4, pc}

100052d6 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
100052d6:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
100052d8:	ab0b      	add	r3, sp, #44	; 0x2c
100052da:	9305      	str	r3, [sp, #20]
100052dc:	2000      	movs	r0, #0
100052de:	9303      	str	r3, [sp, #12]
100052e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100052e2:	2201      	movs	r2, #1
100052e4:	9302      	str	r3, [sp, #8]
100052e6:	9001      	str	r0, [sp, #4]
100052e8:	0003      	movs	r3, r0
100052ea:	9000      	str	r0, [sp, #0]
100052ec:	f7fd fc4a 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
100052f0:	b007      	add	sp, #28
100052f2:	bd00      	pop	{pc}

100052f4 <z_arm_fault_init>:
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
100052f4:	4770      	bx	lr

100052f6 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
100052f6:	0003      	movs	r3, r0
	size_t n = 0;
100052f8:	2000      	movs	r0, #0

	while (*s != '\0') {
100052fa:	5c1a      	ldrb	r2, [r3, r0]
100052fc:	2a00      	cmp	r2, #0
100052fe:	d100      	bne.n	10005302 <strlen+0xc>
		s++;
		n++;
	}

	return n;
}
10005300:	4770      	bx	lr
		n++;
10005302:	3001      	adds	r0, #1
10005304:	e7f9      	b.n	100052fa <strlen+0x4>

10005306 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
10005306:	0003      	movs	r3, r0
	size_t n = 0;
10005308:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
1000530a:	5c1a      	ldrb	r2, [r3, r0]
1000530c:	2a00      	cmp	r2, #0
1000530e:	d001      	beq.n	10005314 <strnlen+0xe>
10005310:	4288      	cmp	r0, r1
10005312:	d100      	bne.n	10005316 <strnlen+0x10>
		s++;
		n++;
	}

	return n;
}
10005314:	4770      	bx	lr
		n++;
10005316:	3001      	adds	r0, #1
10005318:	e7f7      	b.n	1000530a <strnlen+0x4>

1000531a <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
1000531a:	2300      	movs	r3, #0
{
1000531c:	b510      	push	{r4, lr}
	while (n > 0) {
1000531e:	429a      	cmp	r2, r3
10005320:	d100      	bne.n	10005324 <memcpy+0xa>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
10005322:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
10005324:	5ccc      	ldrb	r4, [r1, r3]
10005326:	54c4      	strb	r4, [r0, r3]
		n--;
10005328:	3301      	adds	r3, #1
1000532a:	e7f8      	b.n	1000531e <memcpy+0x4>

1000532c <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
1000532c:	0003      	movs	r3, r0
1000532e:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
10005330:	1882      	adds	r2, r0, r2
10005332:	4293      	cmp	r3, r2
10005334:	d100      	bne.n	10005338 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
10005336:	4770      	bx	lr
		*(d_byte++) = c_byte;
10005338:	7019      	strb	r1, [r3, #0]
		n--;
1000533a:	3301      	adds	r3, #1
1000533c:	e7f9      	b.n	10005332 <memset+0x6>

1000533e <_stdout_hook_default>:
	return EOF;
1000533e:	2001      	movs	r0, #1
}
10005340:	4240      	negs	r0, r0
10005342:	4770      	bx	lr

10005344 <adc_rpi_configure_func_0>:
			      &adc_rpi_data_##idx,				   \
			      &adc_rpi_config_##idx, POST_KERNEL,		   \
			      CONFIG_ADC_INIT_PRIORITY,				   \
			      &adc_rpi_api_##idx)

DT_INST_FOREACH_STATUS_OKAY(ADC_RPI_INIT);
10005344:	b510      	push	{r4, lr}
10005346:	2200      	movs	r2, #0
10005348:	2103      	movs	r1, #3
1000534a:	2016      	movs	r0, #22
1000534c:	f7fd febc 	bl	100030c8 <z_arm_irq_priority_set>
10005350:	2016      	movs	r0, #22
10005352:	f7fd fead 	bl	100030b0 <arch_irq_enable>
10005356:	bd10      	pop	{r4, pc}

10005358 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
10005358:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
1000535a:	ab0b      	add	r3, sp, #44	; 0x2c
1000535c:	9305      	str	r3, [sp, #20]
1000535e:	2000      	movs	r0, #0
10005360:	9303      	str	r3, [sp, #12]
10005362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10005364:	2201      	movs	r2, #1
10005366:	9302      	str	r3, [sp, #8]
10005368:	9001      	str	r0, [sp, #4]
1000536a:	0003      	movs	r3, r0
1000536c:	9000      	str	r0, [sp, #0]
1000536e:	f7fd fc09 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
10005372:	b007      	add	sp, #28
10005374:	bd00      	pop	{pc}

10005376 <adc_context_on_timer_expired>:
{
10005376:	b510      	push	{r4, lr}
10005378:	0004      	movs	r4, r0
	if (atomic_inc(&ctx->sampling_requested) == 0) {
1000537a:	3c08      	subs	r4, #8
1000537c:	2101      	movs	r1, #1
1000537e:	0020      	movs	r0, r4
10005380:	f000 fbea 	bl	10005b58 <z_impl_atomic_add>
10005384:	2800      	cmp	r0, #0
10005386:	d103      	bne.n	10005390 <adc_context_on_timer_expired+0x1a>
		adc_context_start_sampling(ctx);
10005388:	0020      	movs	r0, r4
1000538a:	f7fe f901 	bl	10003590 <adc_context_start_sampling>
}
1000538e:	bd10      	pop	{r4, pc}
		ctx->status = -EBUSY;
10005390:	2310      	movs	r3, #16
10005392:	425b      	negs	r3, r3
10005394:	6623      	str	r3, [r4, #96]	; 0x60
}
10005396:	e7fa      	b.n	1000538e <adc_context_on_timer_expired+0x18>

10005398 <gpio_rpi_port_get_raw>:
 *  \ingroup hardware_gpio
 *
 * \return Bitmask of raw GPIO values, as bits 0-29
 */
static inline uint32_t gpio_get_all(void) {
    return sio_hw->gpio_in;
10005398:	23d0      	movs	r3, #208	; 0xd0
1000539a:	061b      	lsls	r3, r3, #24
1000539c:	685b      	ldr	r3, [r3, #4]
}
1000539e:	2000      	movs	r0, #0
	*value = gpio_get_all();
100053a0:	600b      	str	r3, [r1, #0]
}
100053a2:	4770      	bx	lr

100053a4 <gpio_rpi_port_set_bits_raw>:
{
100053a4:	000a      	movs	r2, r1
100053a6:	b510      	push	{r4, lr}
	struct gpio_rpi_data *data = port->data;
100053a8:	6903      	ldr	r3, [r0, #16]
	gpio_set_mask(pins & ~data->single_ended_mask);
100053aa:	0010      	movs	r0, r2
100053ac:	6919      	ldr	r1, [r3, #16]
100053ae:	4388      	bics	r0, r1
100053b0:	0001      	movs	r1, r0
 *  \ingroup hardware_gpio
 *
 * \param mask Bitmask of GPIO values to set, as bits 0-29
 */
static inline void gpio_set_mask(uint32_t mask) {
    sio_hw->gpio_set = mask;
100053b2:	20d0      	movs	r0, #208	; 0xd0
100053b4:	0600      	lsls	r0, r0, #24
100053b6:	6141      	str	r1, [r0, #20]
	gpio_set_dir_in_masked(pins & data->single_ended_mask & data->open_drain_mask);
100053b8:	691c      	ldr	r4, [r3, #16]
100053ba:	6959      	ldr	r1, [r3, #20]
100053bc:	4021      	ands	r1, r4
100053be:	4011      	ands	r1, r2
 *  \ingroup hardware_gpio
 *
 * \param mask Bitmask of GPIO to set to input, as bits 0-29
 */
static inline void gpio_set_dir_in_masked(uint32_t mask) {
    sio_hw->gpio_oe_clr = mask;
100053c0:	6281      	str	r1, [r0, #40]	; 0x28
	gpio_set_dir_out_masked(pins & data->single_ended_mask & ~data->open_drain_mask);
100053c2:	6919      	ldr	r1, [r3, #16]
100053c4:	695b      	ldr	r3, [r3, #20]
100053c6:	4011      	ands	r1, r2
100053c8:	4399      	bics	r1, r3
    sio_hw->gpio_oe_set = mask;
100053ca:	6241      	str	r1, [r0, #36]	; 0x24
}
100053cc:	2000      	movs	r0, #0
100053ce:	bd10      	pop	{r4, pc}

100053d0 <gpio_rpi_port_clear_bits_raw>:
{
100053d0:	000a      	movs	r2, r1
100053d2:	b510      	push	{r4, lr}
	struct gpio_rpi_data *data = port->data;
100053d4:	6903      	ldr	r3, [r0, #16]
	gpio_clr_mask(pins & ~data->single_ended_mask);
100053d6:	0010      	movs	r0, r2
100053d8:	6919      	ldr	r1, [r3, #16]
100053da:	4388      	bics	r0, r1
100053dc:	0001      	movs	r1, r0
    sio_hw->gpio_clr = mask;
100053de:	20d0      	movs	r0, #208	; 0xd0
100053e0:	0600      	lsls	r0, r0, #24
100053e2:	6181      	str	r1, [r0, #24]
	gpio_set_dir_out_masked(pins & data->single_ended_mask & data->open_drain_mask);
100053e4:	691c      	ldr	r4, [r3, #16]
100053e6:	6959      	ldr	r1, [r3, #20]
100053e8:	4021      	ands	r1, r4
100053ea:	4011      	ands	r1, r2
    sio_hw->gpio_oe_set = mask;
100053ec:	6241      	str	r1, [r0, #36]	; 0x24
	gpio_set_dir_in_masked(pins & data->single_ended_mask & ~data->open_drain_mask);
100053ee:	6919      	ldr	r1, [r3, #16]
100053f0:	695b      	ldr	r3, [r3, #20]
100053f2:	4011      	ands	r1, r2
100053f4:	4399      	bics	r1, r3
    sio_hw->gpio_oe_clr = mask;
100053f6:	6281      	str	r1, [r0, #40]	; 0x28
}
100053f8:	2000      	movs	r0, #0
100053fa:	bd10      	pop	{r4, pc}

100053fc <gpio_rpi_port_toggle_bits>:
	struct gpio_rpi_data *data = port->data;
100053fc:	6903      	ldr	r3, [r0, #16]
	gpio_xor_mask(pins & ~data->single_ended_mask);
100053fe:	0008      	movs	r0, r1
10005400:	691a      	ldr	r2, [r3, #16]
10005402:	4390      	bics	r0, r2
    sio_hw->gpio_togl = mask;
10005404:	22d0      	movs	r2, #208	; 0xd0
10005406:	0612      	lsls	r2, r2, #24
10005408:	61d0      	str	r0, [r2, #28]
	sio_hw->gpio_oe_togl = (pins & data->single_ended_mask);
1000540a:	691b      	ldr	r3, [r3, #16]
}
1000540c:	2000      	movs	r0, #0
	sio_hw->gpio_oe_togl = (pins & data->single_ended_mask);
1000540e:	400b      	ands	r3, r1
10005410:	62d3      	str	r3, [r2, #44]	; 0x2c
}
10005412:	4770      	bx	lr

10005414 <gpio_rpi_manage_callback>:
{
10005414:	b510      	push	{r4, lr}
	struct gpio_rpi_data *data = dev->data;
10005416:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
10005418:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
1000541a:	2800      	cmp	r0, #0
1000541c:	d021      	beq.n	10005462 <gpio_rpi_manage_callback+0x4e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
1000541e:	4288      	cmp	r0, r1
10005420:	d11b      	bne.n	1000545a <gpio_rpi_manage_callback+0x46>
	return node->next;
10005422:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
10005424:	689c      	ldr	r4, [r3, #8]
	list->head = node;
10005426:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
10005428:	42a1      	cmp	r1, r4
1000542a:	d100      	bne.n	1000542e <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
1000542c:	6098      	str	r0, [r3, #8]
	parent->next = child;
1000542e:	2000      	movs	r0, #0
10005430:	6008      	str	r0, [r1, #0]
	if (set) {
10005432:	4282      	cmp	r2, r0
10005434:	d006      	beq.n	10005444 <gpio_rpi_manage_callback+0x30>
	return list->head;
10005436:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
10005438:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
1000543a:	689a      	ldr	r2, [r3, #8]
	list->head = node;
1000543c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
1000543e:	2a00      	cmp	r2, #0
10005440:	d100      	bne.n	10005444 <gpio_rpi_manage_callback+0x30>
	list->tail = node;
10005442:	6099      	str	r1, [r3, #8]
	return 0;
10005444:	2000      	movs	r0, #0
	return gpio_manage_callback(&data->callbacks, callback, set);
10005446:	e010      	b.n	1000546a <gpio_rpi_manage_callback+0x56>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10005448:	4281      	cmp	r1, r0
1000544a:	d106      	bne.n	1000545a <gpio_rpi_manage_callback+0x46>
	return node->next;
1000544c:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
1000544e:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
10005450:	6898      	ldr	r0, [r3, #8]
10005452:	4281      	cmp	r1, r0
10005454:	d1eb      	bne.n	1000542e <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
10005456:	609c      	str	r4, [r3, #8]
}
10005458:	e7e9      	b.n	1000542e <gpio_rpi_manage_callback+0x1a>
	return node->next;
1000545a:	0004      	movs	r4, r0
1000545c:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
1000545e:	2800      	cmp	r0, #0
10005460:	d1f2      	bne.n	10005448 <gpio_rpi_manage_callback+0x34>
			if (!set) {
10005462:	2a00      	cmp	r2, #0
10005464:	d1e7      	bne.n	10005436 <gpio_rpi_manage_callback+0x22>
				return -EINVAL;
10005466:	2016      	movs	r0, #22
10005468:	4240      	negs	r0, r0
}
1000546a:	bd10      	pop	{r4, pc}

1000546c <gpio_rpi_bank_init>:

static int gpio_rpi_bank_init(const struct device *dev)
{
1000546c:	b510      	push	{r4, lr}
	const struct gpio_rpi_config *config = dev->config;

	config->bank_config_func();
1000546e:	6843      	ldr	r3, [r0, #4]
10005470:	685b      	ldr	r3, [r3, #4]
10005472:	4798      	blx	r3
	return 0;
}
10005474:	2000      	movs	r0, #0
10005476:	bd10      	pop	{r4, pc}

10005478 <gpio_rpi_pin_interrupt_configure>:
{
10005478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000547a:	000d      	movs	r5, r1
	struct gpio_rpi_data *data = dev->data;
1000547c:	6907      	ldr	r7, [r0, #16]
{
1000547e:	0016      	movs	r6, r2
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10005480:	210f      	movs	r1, #15
10005482:	2200      	movs	r2, #0
10005484:	0028      	movs	r0, r5
{
10005486:	001c      	movs	r4, r3
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10005488:	f7fe fe34 	bl	100040f4 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
1000548c:	2201      	movs	r2, #1
1000548e:	0013      	movs	r3, r2
10005490:	40ab      	lsls	r3, r5
10005492:	9301      	str	r3, [sp, #4]
	if (mode != GPIO_INT_DISABLE) {
10005494:	2380      	movs	r3, #128	; 0x80
10005496:	039b      	lsls	r3, r3, #14
10005498:	429e      	cmp	r6, r3
1000549a:	d105      	bne.n	100054a8 <gpio_rpi_pin_interrupt_configure+0x30>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
1000549c:	68fb      	ldr	r3, [r7, #12]
1000549e:	9a01      	ldr	r2, [sp, #4]
100054a0:	4393      	bics	r3, r2
}
100054a2:	2000      	movs	r0, #0
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
100054a4:	60fb      	str	r3, [r7, #12]
}
100054a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (trig & GPIO_INT_HIGH_1) {
100054a8:	2380      	movs	r3, #128	; 0x80
			if (trig & GPIO_INT_LOW_0) {
100054aa:	0e61      	lsrs	r1, r4, #25
			if (trig & GPIO_INT_HIGH_1) {
100054ac:	04db      	lsls	r3, r3, #19
100054ae:	4023      	ands	r3, r4
			if (trig & GPIO_INT_LOW_0) {
100054b0:	4011      	ands	r1, r2
		if (mode & GPIO_INT_EDGE) {
100054b2:	01f6      	lsls	r6, r6, #7
100054b4:	d50d      	bpl.n	100054d2 <gpio_rpi_pin_interrupt_configure+0x5a>
			if (trig & GPIO_INT_LOW_0) {
100054b6:	0089      	lsls	r1, r1, #2
			if (trig & GPIO_INT_HIGH_1) {
100054b8:	2b00      	cmp	r3, #0
100054ba:	d001      	beq.n	100054c0 <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_EDGE_RISE;
100054bc:	2308      	movs	r3, #8
				events |= GPIO_IRQ_LEVEL_HIGH;
100054be:	4319      	orrs	r1, r3
		gpio_set_irq_enabled(pin, events, true);
100054c0:	2201      	movs	r2, #1
100054c2:	0028      	movs	r0, r5
100054c4:	f7fe fe16 	bl	100040f4 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
100054c8:	68fb      	ldr	r3, [r7, #12]
100054ca:	9a01      	ldr	r2, [sp, #4]
100054cc:	431a      	orrs	r2, r3
100054ce:	0013      	movs	r3, r2
100054d0:	e7e7      	b.n	100054a2 <gpio_rpi_pin_interrupt_configure+0x2a>
			if (trig & GPIO_INT_HIGH_1) {
100054d2:	2b00      	cmp	r3, #0
100054d4:	d0f4      	beq.n	100054c0 <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_LEVEL_HIGH;
100054d6:	2302      	movs	r3, #2
100054d8:	e7f1      	b.n	100054be <gpio_rpi_pin_interrupt_configure+0x46>

100054da <bank_0_config_func>:
				&gpio_rpi_##idx##_data,				\
				&gpio_rpi_##idx##_config,			\
				POST_KERNEL, CONFIG_GPIO_INIT_PRIORITY,		\
				&gpio_rpi_driver_api);

DT_INST_FOREACH_STATUS_OKAY(GPIO_RPI_INIT)
100054da:	b510      	push	{r4, lr}
100054dc:	2200      	movs	r2, #0
100054de:	2103      	movs	r1, #3
100054e0:	200d      	movs	r0, #13
100054e2:	f7fd fdf1 	bl	100030c8 <z_arm_irq_priority_set>
100054e6:	200d      	movs	r0, #13
100054e8:	f7fd fde2 	bl	100030b0 <arch_irq_enable>
100054ec:	bd10      	pop	{r4, pc}

100054ee <gpio_rpi_port_set_masked_raw>:
{
100054ee:	b530      	push	{r4, r5, lr}
	struct gpio_rpi_data *data = port->data;
100054f0:	6904      	ldr	r4, [r0, #16]
    sio_hw->gpio_togl = (sio_hw->gpio_out ^ value) & mask;
100054f2:	20d0      	movs	r0, #208	; 0xd0
100054f4:	0600      	lsls	r0, r0, #24
100054f6:	6903      	ldr	r3, [r0, #16]
	gpio_put_masked(mask & ~data->single_ended_mask, value);
100054f8:	6925      	ldr	r5, [r4, #16]
100054fa:	4053      	eors	r3, r2
100054fc:	400b      	ands	r3, r1
100054fe:	43ab      	bics	r3, r5
 * corresponding bit in "value", leaving other pins unchanged.
 * E.g. gpio_set_dir_masked(0x3, 0x2); -> set pin 0 to input, pin 1 to output,
 * simultaneously.
 */
static inline void gpio_set_dir_masked(uint32_t mask, uint32_t value) {
    sio_hw->gpio_oe_togl = (sio_hw->gpio_oe ^ value) & mask;
10005500:	000d      	movs	r5, r1
    sio_hw->gpio_togl = (sio_hw->gpio_out ^ value) & mask;
10005502:	61c3      	str	r3, [r0, #28]
    sio_hw->gpio_oe_togl = (sio_hw->gpio_oe ^ value) & mask;
10005504:	6a03      	ldr	r3, [r0, #32]
10005506:	4053      	eors	r3, r2
10005508:	439d      	bics	r5, r3
1000550a:	002b      	movs	r3, r5
1000550c:	6925      	ldr	r5, [r4, #16]
1000550e:	401d      	ands	r5, r3
10005510:	6963      	ldr	r3, [r4, #20]
10005512:	402b      	ands	r3, r5
10005514:	62c3      	str	r3, [r0, #44]	; 0x2c
10005516:	6a03      	ldr	r3, [r0, #32]
10005518:	405a      	eors	r2, r3
1000551a:	400a      	ands	r2, r1
1000551c:	6921      	ldr	r1, [r4, #16]
	gpio_set_dir_masked(mask & data->single_ended_mask & ~data->open_drain_mask, value);
1000551e:	6963      	ldr	r3, [r4, #20]
10005520:	4011      	ands	r1, r2
10005522:	4399      	bics	r1, r3
10005524:	62c1      	str	r1, [r0, #44]	; 0x2c
}
10005526:	2000      	movs	r0, #0
10005528:	bd30      	pop	{r4, r5, pc}

1000552a <gpio_rpi_configure>:
{
1000552a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000552c:	0015      	movs	r5, r2
1000552e:	000f      	movs	r7, r1
	gpio_set_pulls(pin,
10005530:	2401      	movs	r4, #1
10005532:	0952      	lsrs	r2, r2, #5
10005534:	0929      	lsrs	r1, r5, #4
	struct gpio_rpi_data *data = dev->data;
10005536:	6906      	ldr	r6, [r0, #16]
	gpio_set_pulls(pin,
10005538:	4021      	ands	r1, r4
1000553a:	0038      	movs	r0, r7
1000553c:	4022      	ands	r2, r4
1000553e:	f7fe fd8f 	bl	10004060 <gpio_set_pulls>
	gpio_set_function(pin, GPIO_FUNC_SIO);
10005542:	2105      	movs	r1, #5
10005544:	0038      	movs	r0, r7
10005546:	f7fe fd75 	bl	10004034 <gpio_set_function>
	if (flags & GPIO_OUTPUT) {
1000554a:	03ab      	lsls	r3, r5, #14
1000554c:	d525      	bpl.n	1000559a <gpio_rpi_configure+0x70>
			data->single_ended_mask |= BIT(pin);
1000554e:	40bc      	lsls	r4, r7
10005550:	6932      	ldr	r2, [r6, #16]
		if (flags & GPIO_SINGLE_ENDED) {
10005552:	07a9      	lsls	r1, r5, #30
10005554:	d515      	bpl.n	10005582 <gpio_rpi_configure+0x58>
			data->single_ended_mask |= BIT(pin);
10005556:	4322      	orrs	r2, r4
10005558:	6132      	str	r2, [r6, #16]
			if (flags & GPIO_LINE_OPEN_DRAIN) {
1000555a:	22d0      	movs	r2, #208	; 0xd0
				data->open_drain_mask |= BIT(pin);
1000555c:	6971      	ldr	r1, [r6, #20]
1000555e:	0612      	lsls	r2, r2, #24
			if (flags & GPIO_LINE_OPEN_DRAIN) {
10005560:	0768      	lsls	r0, r5, #29
10005562:	d507      	bpl.n	10005574 <gpio_rpi_configure+0x4a>
				data->open_drain_mask |= BIT(pin);
10005564:	4321      	orrs	r1, r4
10005566:	6171      	str	r1, [r6, #20]
    sio_hw->gpio_clr = mask;
10005568:	6194      	str	r4, [r2, #24]
 * \param gpio GPIO number
 * \param out true for out, false for in
 */
static inline void gpio_set_dir(uint gpio, bool out) {
    uint32_t mask = 1ul << gpio;
    if (out)
1000556a:	036d      	lsls	r5, r5, #13
1000556c:	d507      	bpl.n	1000557e <gpio_rpi_configure+0x54>
    sio_hw->gpio_oe_set = mask;
1000556e:	6254      	str	r4, [r2, #36]	; 0x24
}
10005570:	2000      	movs	r0, #0
10005572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data->open_drain_mask &= ~(BIT(pin));
10005574:	43a1      	bics	r1, r4
10005576:	6171      	str	r1, [r6, #20]
    sio_hw->gpio_set = mask;
10005578:	6154      	str	r4, [r2, #20]
    if (out)
1000557a:	032d      	lsls	r5, r5, #12
1000557c:	d4f7      	bmi.n	1000556e <gpio_rpi_configure+0x44>
    sio_hw->gpio_oe_clr = mask;
1000557e:	6294      	str	r4, [r2, #40]	; 0x28
}
10005580:	e7f6      	b.n	10005570 <gpio_rpi_configure+0x46>
			data->single_ended_mask &= ~(BIT(pin));
10005582:	43a2      	bics	r2, r4
10005584:	6132      	str	r2, [r6, #16]
			if (flags & GPIO_OUTPUT_INIT_HIGH) {
10005586:	22d0      	movs	r2, #208	; 0xd0
10005588:	0612      	lsls	r2, r2, #24
1000558a:	0329      	lsls	r1, r5, #12
1000558c:	d501      	bpl.n	10005592 <gpio_rpi_configure+0x68>
    sio_hw->gpio_set = mask;
1000558e:	6154      	str	r4, [r2, #20]
}
10005590:	e7ed      	b.n	1000556e <gpio_rpi_configure+0x44>
			} else if (flags & GPIO_OUTPUT_INIT_LOW) {
10005592:	036d      	lsls	r5, r5, #13
10005594:	d5eb      	bpl.n	1000556e <gpio_rpi_configure+0x44>
    sio_hw->gpio_clr = mask;
10005596:	6194      	str	r4, [r2, #24]
}
10005598:	e7e9      	b.n	1000556e <gpio_rpi_configure+0x44>
	} else if (flags & GPIO_INPUT) {
1000559a:	03ed      	lsls	r5, r5, #15
1000559c:	d5e8      	bpl.n	10005570 <gpio_rpi_configure+0x46>
    sio_hw->gpio_oe_clr = mask;
1000559e:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
100055a0:	40bc      	lsls	r4, r7
    sio_hw->gpio_oe_clr = mask;
100055a2:	0612      	lsls	r2, r2, #24
100055a4:	e7eb      	b.n	1000557e <gpio_rpi_configure+0x54>

100055a6 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
100055a6:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
100055a8:	6803      	ldr	r3, [r0, #0]
100055aa:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
100055ac:	7905      	ldrb	r5, [r0, #4]
100055ae:	6804      	ldr	r4, [r0, #0]
100055b0:	00ed      	lsls	r5, r5, #3
100055b2:	1964      	adds	r4, r4, r5
100055b4:	42a3      	cmp	r3, r4
100055b6:	d302      	bcc.n	100055be <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
100055b8:	2002      	movs	r0, #2
100055ba:	4240      	negs	r0, r0
}
100055bc:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
100055be:	795c      	ldrb	r4, [r3, #5]
100055c0:	428c      	cmp	r4, r1
100055c2:	d001      	beq.n	100055c8 <pinctrl_lookup_state+0x22>
		(*state)++;
100055c4:	3308      	adds	r3, #8
100055c6:	e7f0      	b.n	100055aa <pinctrl_lookup_state+0x4>
			return 0;
100055c8:	2000      	movs	r0, #0
100055ca:	e7f7      	b.n	100055bc <pinctrl_lookup_state+0x16>

100055cc <pinctrl_configure_pins>:
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
100055cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100055ce:	0004      	movs	r4, r0
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
100055d0:	2601      	movs	r6, #1
100055d2:	008d      	lsls	r5, r1, #2
100055d4:	1945      	adds	r5, r0, r5
	ARG_UNUSED(reg);

	for (uint8_t i = 0U; i < pin_cnt; i++) {
100055d6:	42ac      	cmp	r4, r5
100055d8:	d101      	bne.n	100055de <pinctrl_configure_pins+0x12>
		pinctrl_configure_pin(pins++);
	}

	return 0;
}
100055da:	2000      	movs	r0, #0
100055dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	gpio_init(pin->pin_num);
100055de:	7820      	ldrb	r0, [r4, #0]
		pinctrl_configure_pin(pins++);
100055e0:	1d27      	adds	r7, r4, #4
	gpio_init(pin->pin_num);
100055e2:	06c0      	lsls	r0, r0, #27
100055e4:	0ec0      	lsrs	r0, r0, #27
100055e6:	f000 f987 	bl	100058f8 <gpio_init>
	gpio_set_function(pin->pin_num, pin->alt_func);
100055ea:	8821      	ldrh	r1, [r4, #0]
100055ec:	7820      	ldrb	r0, [r4, #0]
100055ee:	05c9      	lsls	r1, r1, #23
100055f0:	06c0      	lsls	r0, r0, #27
100055f2:	0f09      	lsrs	r1, r1, #28
100055f4:	0ec0      	lsrs	r0, r0, #27
100055f6:	f7fe fd1d 	bl	10004034 <gpio_set_function>
	gpio_set_pulls(pin->pin_num, pin->pullup, pin->pulldown);
100055fa:	7861      	ldrb	r1, [r4, #1]
100055fc:	7820      	ldrb	r0, [r4, #0]
100055fe:	09ca      	lsrs	r2, r1, #7
10005600:	06c0      	lsls	r0, r0, #27
10005602:	0649      	lsls	r1, r1, #25
10005604:	0fc9      	lsrs	r1, r1, #31
10005606:	0ec0      	lsrs	r0, r0, #27
10005608:	f7fe fd2a 	bl	10004060 <gpio_set_pulls>
	gpio_set_drive_strength(pin->pin_num, pin->drive_strength);
1000560c:	7861      	ldrb	r1, [r4, #1]
1000560e:	7820      	ldrb	r0, [r4, #0]
10005610:	06c9      	lsls	r1, r1, #27
10005612:	06c0      	lsls	r0, r0, #27
10005614:	0f09      	lsrs	r1, r1, #28
10005616:	0ec0      	lsrs	r0, r0, #27
10005618:	f7fe fd50 	bl	100040bc <gpio_set_drive_strength>
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
1000561c:	7861      	ldrb	r1, [r4, #1]
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
1000561e:	7820      	ldrb	r0, [r4, #0]
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10005620:	0949      	lsrs	r1, r1, #5
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
10005622:	06c0      	lsls	r0, r0, #27
10005624:	4031      	ands	r1, r6
10005626:	0ec0      	lsrs	r0, r0, #27
10005628:	f7fe fd3a 	bl	100040a0 <gpio_set_slew_rate>
	gpio_set_input_hysteresis_enabled(pin->pin_num, pin->schmitt_enable);
1000562c:	78a1      	ldrb	r1, [r4, #2]
1000562e:	7820      	ldrb	r0, [r4, #0]
10005630:	0789      	lsls	r1, r1, #30
10005632:	06c0      	lsls	r0, r0, #27
10005634:	0fc9      	lsrs	r1, r1, #31
10005636:	0ec0      	lsrs	r0, r0, #27
10005638:	f7fe fd24 	bl	10004084 <gpio_set_input_hysteresis_enabled>
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
1000563c:	78a1      	ldrb	r1, [r4, #2]
1000563e:	7820      	ldrb	r0, [r4, #0]
10005640:	07c9      	lsls	r1, r1, #31
10005642:	06c0      	lsls	r0, r0, #27
10005644:	0fc9      	lsrs	r1, r1, #31
10005646:	0ec0      	lsrs	r0, r0, #27
10005648:	f7fe fd76 	bl	10004138 <gpio_set_input_enabled>
		pinctrl_configure_pin(pins++);
1000564c:	003c      	movs	r4, r7
1000564e:	e7c2      	b.n	100055d6 <pinctrl_configure_pins+0xa>

10005650 <reset_rpi_init>:
static int reset_rpi_init(const struct device *dev)
{
	DEVICE_MMIO_MAP(dev, K_MEM_CACHE_NONE);

	return 0;
}
10005650:	2000      	movs	r0, #0
10005652:	4770      	bx	lr

10005654 <reset_rpi_read_register.isra.0>:
	uint32_t base_address = config->base_address;
10005654:	6883      	ldr	r3, [r0, #8]
	switch (config->reg_width) {
10005656:	7900      	ldrb	r0, [r0, #4]
10005658:	2802      	cmp	r0, #2
1000565a:	d009      	beq.n	10005670 <reset_rpi_read_register.isra.0+0x1c>
1000565c:	2804      	cmp	r0, #4
1000565e:	d00b      	beq.n	10005678 <reset_rpi_read_register.isra.0+0x24>
10005660:	2801      	cmp	r0, #1
10005662:	d10c      	bne.n	1000567e <reset_rpi_read_register.isra.0+0x2a>
		*value = sys_read8(base_address + offset);
10005664:	18c9      	adds	r1, r1, r3
extern "C" {
#endif

static ALWAYS_INLINE uint8_t sys_read8(mem_addr_t addr)
{
	return *(volatile uint8_t *)addr;
10005666:	780b      	ldrb	r3, [r1, #0]
10005668:	b2db      	uxtb	r3, r3
	return 0;
1000566a:	2000      	movs	r0, #0
		*value = sys_read16(base_address + offset);
1000566c:	6013      	str	r3, [r2, #0]
}
1000566e:	4770      	bx	lr
		*value = sys_read16(base_address + offset);
10005670:	18c9      	adds	r1, r1, r3
	*(volatile uint8_t *)addr = data;
}

static ALWAYS_INLINE uint16_t sys_read16(mem_addr_t addr)
{
	return *(volatile uint16_t *)addr;
10005672:	880b      	ldrh	r3, [r1, #0]
10005674:	b29b      	uxth	r3, r3
		break;
10005676:	e7f8      	b.n	1000566a <reset_rpi_read_register.isra.0+0x16>
		*value = sys_read32(base_address + offset);
10005678:	18c9      	adds	r1, r1, r3
	*(volatile uint16_t *)addr = data;
}

static ALWAYS_INLINE uint32_t sys_read32(mem_addr_t addr)
{
	return *(volatile uint32_t *)addr;
1000567a:	680b      	ldr	r3, [r1, #0]
		break;
1000567c:	e7f5      	b.n	1000566a <reset_rpi_read_register.isra.0+0x16>
	switch (config->reg_width) {
1000567e:	2016      	movs	r0, #22
10005680:	4240      	negs	r0, r0
10005682:	e7f4      	b.n	1000566e <reset_rpi_read_register.isra.0+0x1a>

10005684 <reset_rpi_update>:
{
10005684:	0003      	movs	r3, r0
10005686:	b5f0      	push	{r4, r5, r6, r7, lr}
10005688:	b085      	sub	sp, #20
	const struct reset_rpi_config *config = dev->config;
1000568a:	685f      	ldr	r7, [r3, #4]
{
1000568c:	9201      	str	r2, [sp, #4]
	offset = id / (config->reg_width * CHAR_BIT);
1000568e:	793e      	ldrb	r6, [r7, #4]
{
10005690:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
10005692:	00f1      	lsls	r1, r6, #3
10005694:	f7fa fdd8 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
10005698:	aa03      	add	r2, sp, #12
1000569a:	0004      	movs	r4, r0
1000569c:	000d      	movs	r5, r1
1000569e:	b281      	uxth	r1, r0
100056a0:	0038      	movs	r0, r7
100056a2:	f7ff ffd7 	bl	10005654 <reset_rpi_read_register.isra.0>
	if (ret) {
100056a6:	2800      	cmp	r0, #0
100056a8:	d117      	bne.n	100056da <reset_rpi_update+0x56>
		value |= BIT(regbit);
100056aa:	2201      	movs	r2, #1
100056ac:	9903      	ldr	r1, [sp, #12]
100056ae:	b2ed      	uxtb	r5, r5
100056b0:	40aa      	lsls	r2, r5
		value &= ~BIT(regbit);
100056b2:	000b      	movs	r3, r1
		value |= BIT(regbit);
100056b4:	4694      	mov	ip, r2
		value &= ~BIT(regbit);
100056b6:	4393      	bics	r3, r2
	if (assert ^ config->active_low) {
100056b8:	797d      	ldrb	r5, [r7, #5]
100056ba:	9a01      	ldr	r2, [sp, #4]
100056bc:	4295      	cmp	r5, r2
100056be:	d001      	beq.n	100056c4 <reset_rpi_update+0x40>
		value |= BIT(regbit);
100056c0:	4663      	mov	r3, ip
100056c2:	430b      	orrs	r3, r1
	uint32_t base_address = config->base_address;
100056c4:	68ba      	ldr	r2, [r7, #8]
	switch (config->reg_width) {
100056c6:	2e02      	cmp	r6, #2
100056c8:	d009      	beq.n	100056de <reset_rpi_update+0x5a>
100056ca:	2e04      	cmp	r6, #4
100056cc:	d00c      	beq.n	100056e8 <reset_rpi_update+0x64>
100056ce:	2e01      	cmp	r6, #1
100056d0:	d10e      	bne.n	100056f0 <reset_rpi_update+0x6c>
		sys_write8(value, base_address + offset);
100056d2:	b2a4      	uxth	r4, r4
100056d4:	b2db      	uxtb	r3, r3
100056d6:	18a4      	adds	r4, r4, r2
	*(volatile uint8_t *)addr = data;
100056d8:	7023      	strb	r3, [r4, #0]
}
100056da:	b005      	add	sp, #20
100056dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sys_write16(value, base_address + offset);
100056de:	b2a4      	uxth	r4, r4
100056e0:	b29b      	uxth	r3, r3
100056e2:	18a4      	adds	r4, r4, r2
	*(volatile uint16_t *)addr = data;
100056e4:	8023      	strh	r3, [r4, #0]
}
100056e6:	e7f8      	b.n	100056da <reset_rpi_update+0x56>
		sys_write32(value, base_address + offset);
100056e8:	b2a4      	uxth	r4, r4
100056ea:	18a4      	adds	r4, r4, r2
}

static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
	*(volatile uint32_t *)addr = data;
100056ec:	6023      	str	r3, [r4, #0]
}
100056ee:	e7f4      	b.n	100056da <reset_rpi_update+0x56>
	switch (config->reg_width) {
100056f0:	2016      	movs	r0, #22
100056f2:	4240      	negs	r0, r0
100056f4:	e7f1      	b.n	100056da <reset_rpi_update+0x56>

100056f6 <reset_rpi_line_assert>:
{
100056f6:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 1);
100056f8:	2201      	movs	r2, #1
100056fa:	f7ff ffc3 	bl	10005684 <reset_rpi_update>
}
100056fe:	bd10      	pop	{r4, pc}

10005700 <reset_rpi_line_deassert>:
{
10005700:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 0);
10005702:	2200      	movs	r2, #0
10005704:	f7ff ffbe 	bl	10005684 <reset_rpi_update>
}
10005708:	bd10      	pop	{r4, pc}

1000570a <reset_rpi_line_toggle>:
{
1000570a:	b570      	push	{r4, r5, r6, lr}
1000570c:	0004      	movs	r4, r0
1000570e:	000d      	movs	r5, r1
	ret = reset_rpi_line_assert(dev, id);
10005710:	f7ff fff1 	bl	100056f6 <reset_rpi_line_assert>
	if (ret) {
10005714:	2800      	cmp	r0, #0
10005716:	d103      	bne.n	10005720 <reset_rpi_line_toggle+0x16>
	return reset_rpi_line_deassert(dev, id);
10005718:	0029      	movs	r1, r5
1000571a:	0020      	movs	r0, r4
1000571c:	f7ff fff0 	bl	10005700 <reset_rpi_line_deassert>
}
10005720:	bd70      	pop	{r4, r5, r6, pc}

10005722 <reset_rpi_status>:
{
10005722:	0003      	movs	r3, r0
10005724:	b573      	push	{r0, r1, r4, r5, r6, lr}
	const struct reset_rpi_config *config = dev->config;
10005726:	685e      	ldr	r6, [r3, #4]
{
10005728:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
1000572a:	7931      	ldrb	r1, [r6, #4]
{
1000572c:	0014      	movs	r4, r2
	offset = id / (config->reg_width * CHAR_BIT);
1000572e:	00c9      	lsls	r1, r1, #3
10005730:	f7fa fd8a 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
10005734:	aa01      	add	r2, sp, #4
10005736:	000d      	movs	r5, r1
10005738:	b281      	uxth	r1, r0
1000573a:	0030      	movs	r0, r6
1000573c:	f7ff ff8a 	bl	10005654 <reset_rpi_read_register.isra.0>
	if (ret) {
10005740:	2800      	cmp	r0, #0
10005742:	d109      	bne.n	10005758 <reset_rpi_status+0x36>
	*status = !(value & BIT(regbit)) ^ !config->active_low;
10005744:	9b01      	ldr	r3, [sp, #4]
10005746:	b2ed      	uxtb	r5, r5
10005748:	40eb      	lsrs	r3, r5
1000574a:	2201      	movs	r2, #1
1000574c:	439a      	bics	r2, r3
1000574e:	7973      	ldrb	r3, [r6, #5]
10005750:	4259      	negs	r1, r3
10005752:	414b      	adcs	r3, r1
10005754:	4053      	eors	r3, r2
10005756:	7023      	strb	r3, [r4, #0]
}
10005758:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

1000575a <uart_rpi_poll_in>:
{
1000575a:	b510      	push	{r4, lr}
	uart_hw_t * const uart_hw = config->uart_regs;
1000575c:	6843      	ldr	r3, [r0, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
1000575e:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10005760:	685b      	ldr	r3, [r3, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
10005762:	699c      	ldr	r4, [r3, #24]
10005764:	0020      	movs	r0, r4
10005766:	4010      	ands	r0, r2
10005768:	4214      	tst	r4, r2
1000576a:	d102      	bne.n	10005772 <uart_rpi_poll_in+0x18>
	*c = (unsigned char)uart_hw->dr;
1000576c:	681b      	ldr	r3, [r3, #0]
1000576e:	700b      	strb	r3, [r1, #0]
}
10005770:	bd10      	pop	{r4, pc}
		return -1;
10005772:	2001      	movs	r0, #1
10005774:	4240      	negs	r0, r0
10005776:	e7fb      	b.n	10005770 <uart_rpi_poll_in+0x16>

10005778 <uart_rpi_poll_out>:
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
10005778:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
1000577a:	6843      	ldr	r3, [r0, #4]
1000577c:	685b      	ldr	r3, [r3, #4]
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
1000577e:	6998      	ldr	r0, [r3, #24]
10005780:	4210      	tst	r0, r2
10005782:	d1fc      	bne.n	1000577e <uart_rpi_poll_out+0x6>
	uart_hw->dr = c;
10005784:	6019      	str	r1, [r3, #0]
}
10005786:	4770      	bx	lr

10005788 <uart_rpi_err_check>:
	uart_hw_t * const uart_hw = config->uart_regs;
10005788:	6843      	ldr	r3, [r0, #4]
1000578a:	685b      	ldr	r3, [r3, #4]
	uint32_t data_reg = uart_hw->dr;
1000578c:	681b      	ldr	r3, [r3, #0]
	if (data_reg & UART_UARTDR_OE_BITS) {
1000578e:	0518      	lsls	r0, r3, #20
10005790:	0fc0      	lsrs	r0, r0, #31
	if (data_reg & UART_UARTDR_BE_BITS) {
10005792:	055a      	lsls	r2, r3, #21
10005794:	d501      	bpl.n	1000579a <uart_rpi_err_check+0x12>
		errors |= UART_BREAK;
10005796:	2208      	movs	r2, #8
10005798:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_PE_BITS) {
1000579a:	059a      	lsls	r2, r3, #22
1000579c:	d501      	bpl.n	100057a2 <uart_rpi_err_check+0x1a>
		errors |= UART_ERROR_PARITY;
1000579e:	2202      	movs	r2, #2
100057a0:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_FE_BITS) {
100057a2:	05db      	lsls	r3, r3, #23
100057a4:	d501      	bpl.n	100057aa <uart_rpi_err_check+0x22>
		errors |= UART_ERROR_FRAMING;
100057a6:	2304      	movs	r3, #4
100057a8:	4318      	orrs	r0, r3
}
100057aa:	4770      	bx	lr

100057ac <uart_rpi_fifo_fill>:
{
100057ac:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
100057ae:	2520      	movs	r5, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100057b0:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
100057b2:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
100057b4:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
100057b6:	699c      	ldr	r4, [r3, #24]
100057b8:	422c      	tst	r4, r5
100057ba:	d102      	bne.n	100057c2 <uart_rpi_fifo_fill+0x16>
100057bc:	1a14      	subs	r4, r2, r0
100057be:	2c00      	cmp	r4, #0
100057c0:	dc00      	bgt.n	100057c4 <uart_rpi_fifo_fill+0x18>
}
100057c2:	bd30      	pop	{r4, r5, pc}
		uart_hw->dr = tx_data[tx_len++];
100057c4:	5c0c      	ldrb	r4, [r1, r0]
100057c6:	3001      	adds	r0, #1
100057c8:	601c      	str	r4, [r3, #0]
100057ca:	e7f4      	b.n	100057b6 <uart_rpi_fifo_fill+0xa>

100057cc <uart_rpi_fifo_read>:
{
100057cc:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100057ce:	2510      	movs	r5, #16
	uart_hw_t * const uart_hw = config->uart_regs;
100057d0:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100057d2:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
100057d4:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100057d6:	699c      	ldr	r4, [r3, #24]
100057d8:	422c      	tst	r4, r5
100057da:	d102      	bne.n	100057e2 <uart_rpi_fifo_read+0x16>
100057dc:	1a14      	subs	r4, r2, r0
100057de:	2c00      	cmp	r4, #0
100057e0:	dc00      	bgt.n	100057e4 <uart_rpi_fifo_read+0x18>
}
100057e2:	bd30      	pop	{r4, r5, pc}
		rx_data[rx_len++] = (uint8_t)uart_hw->dr;
100057e4:	681c      	ldr	r4, [r3, #0]
100057e6:	540c      	strb	r4, [r1, r0]
100057e8:	3001      	adds	r0, #1
100057ea:	e7f4      	b.n	100057d6 <uart_rpi_fifo_read+0xa>

100057ec <uart_rpi_irq_tx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100057ec:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100057ee:	6843      	ldr	r3, [r0, #4]
100057f0:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100057f2:	6b99      	ldr	r1, [r3, #56]	; 0x38
100057f4:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100057f6:	2107      	movs	r1, #7
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100057f8:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100057fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100057fc:	438a      	bics	r2, r1
100057fe:	635a      	str	r2, [r3, #52]	; 0x34
}
10005800:	4770      	bx	lr

10005802 <uart_rpi_irq_tx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
10005802:	2120      	movs	r1, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10005804:	6843      	ldr	r3, [r0, #4]
10005806:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
10005808:	6b93      	ldr	r3, [r2, #56]	; 0x38
1000580a:	438b      	bics	r3, r1
1000580c:	6393      	str	r3, [r2, #56]	; 0x38
}
1000580e:	4770      	bx	lr

10005810 <uart_rpi_irq_tx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
10005810:	6843      	ldr	r3, [r0, #4]
10005812:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_TXMIS_BITS) == UART_UARTMIS_TXMIS_BITS;
10005814:	6c18      	ldr	r0, [r3, #64]	; 0x40
10005816:	0680      	lsls	r0, r0, #26
10005818:	0fc0      	lsrs	r0, r0, #31
}
1000581a:	4770      	bx	lr

1000581c <uart_rpi_irq_rx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
1000581c:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
1000581e:	6843      	ldr	r3, [r0, #4]
10005820:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10005822:	6b99      	ldr	r1, [r3, #56]	; 0x38
10005824:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
10005826:	2138      	movs	r1, #56	; 0x38
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10005828:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
1000582a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000582c:	438a      	bics	r2, r1
1000582e:	635a      	str	r2, [r3, #52]	; 0x34
}
10005830:	4770      	bx	lr

10005832 <uart_rpi_irq_rx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
10005832:	2110      	movs	r1, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10005834:	6843      	ldr	r3, [r0, #4]
10005836:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
10005838:	6b93      	ldr	r3, [r2, #56]	; 0x38
1000583a:	438b      	bics	r3, r1
1000583c:	6393      	str	r3, [r2, #56]	; 0x38
}
1000583e:	4770      	bx	lr

10005840 <uart_rpi_irq_tx_complete>:
	uart_hw_t * const uart_hw = config->uart_regs;
10005840:	6843      	ldr	r3, [r0, #4]
10005842:	685b      	ldr	r3, [r3, #4]
	return !!(uart_hw->fr & UART_UARTFR_TXFE_BITS);
10005844:	6998      	ldr	r0, [r3, #24]
10005846:	0600      	lsls	r0, r0, #24
10005848:	0fc0      	lsrs	r0, r0, #31
}
1000584a:	4770      	bx	lr

1000584c <uart_rpi_irq_rx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000584c:	6843      	ldr	r3, [r0, #4]
1000584e:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_RXMIS_BITS) == UART_UARTMIS_RXMIS_BITS;
10005850:	6c18      	ldr	r0, [r3, #64]	; 0x40
10005852:	06c0      	lsls	r0, r0, #27
10005854:	0fc0      	lsrs	r0, r0, #31
}
10005856:	4770      	bx	lr

10005858 <uart_rpi_irq_err_enable>:
	uart_hw_t * const uart_hw = config->uart_regs;
10005858:	6843      	ldr	r3, [r0, #4]
1000585a:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc |= (UART_UARTIMSC_OEIM_BITS |
1000585c:	23f8      	movs	r3, #248	; 0xf8
1000585e:	6b91      	ldr	r1, [r2, #56]	; 0x38
10005860:	00db      	lsls	r3, r3, #3
10005862:	430b      	orrs	r3, r1
10005864:	6393      	str	r3, [r2, #56]	; 0x38
}
10005866:	4770      	bx	lr

10005868 <uart_rpi_irq_is_pending>:

static int uart_rpi_irq_is_pending(const struct device *dev)
{
10005868:	b510      	push	{r4, lr}
1000586a:	0004      	movs	r4, r0
	return !!(uart_rpi_irq_rx_ready(dev) || uart_rpi_irq_tx_ready(dev));
1000586c:	f7ff ffee 	bl	1000584c <uart_rpi_irq_rx_ready>
10005870:	0003      	movs	r3, r0
10005872:	2001      	movs	r0, #1
10005874:	2b00      	cmp	r3, #0
10005876:	d104      	bne.n	10005882 <uart_rpi_irq_is_pending+0x1a>
10005878:	0020      	movs	r0, r4
1000587a:	f7ff ffc9 	bl	10005810 <uart_rpi_irq_tx_ready>
1000587e:	1e43      	subs	r3, r0, #1
10005880:	4198      	sbcs	r0, r3
}
10005882:	bd10      	pop	{r4, pc}

10005884 <uart_rpi_irq_update>:

static int uart_rpi_irq_update(const struct device *dev)
{
	return 1;
}
10005884:	2001      	movs	r0, #1
10005886:	4770      	bx	lr

10005888 <uart_rpi_irq_callback_set>:

static void uart_rpi_irq_callback_set(const struct device *dev,
				      uart_irq_callback_user_data_t cb,
				      void *cb_data)
{
	struct uart_rpi_data * const data = dev->data;
10005888:	6903      	ldr	r3, [r0, #16]

	data->irq_cb = cb;
1000588a:	6099      	str	r1, [r3, #8]
	data->irq_cb_data = cb_data;
1000588c:	60da      	str	r2, [r3, #12]
}
1000588e:	4770      	bx	lr

10005890 <uart_rpi_isr>:

static void uart_rpi_isr(const struct device *dev)
{
10005890:	b510      	push	{r4, lr}
	struct uart_rpi_data * const data = dev->data;
10005892:	6902      	ldr	r2, [r0, #16]

	if (data->irq_cb) {
10005894:	6893      	ldr	r3, [r2, #8]
10005896:	2b00      	cmp	r3, #0
10005898:	d001      	beq.n	1000589e <uart_rpi_isr+0xe>
		data->irq_cb(dev, data->irq_cb_data);
1000589a:	68d1      	ldr	r1, [r2, #12]
1000589c:	4798      	blx	r3
	}
}
1000589e:	bd10      	pop	{r4, pc}

100058a0 <uart_rpi_config_get>:
{
100058a0:	0003      	movs	r3, r0
100058a2:	b510      	push	{r4, lr}
100058a4:	0008      	movs	r0, r1
	memcpy(cfg, &data->uart_config, sizeof(struct uart_config));
100058a6:	2208      	movs	r2, #8
100058a8:	6919      	ldr	r1, [r3, #16]
100058aa:	f7ff fd36 	bl	1000531a <memcpy>
}
100058ae:	2000      	movs	r0, #0
100058b0:	bd10      	pop	{r4, pc}

100058b2 <uart0_rpi_irq_config_func>:
			    NULL, &uart##idx##_rpi_data,			\
			    &uart##idx##_rpi_config, PRE_KERNEL_1,		\
			    CONFIG_SERIAL_INIT_PRIORITY,			\
			    &uart_rpi_driver_api);				\

DT_INST_FOREACH_STATUS_OKAY(RPI_UART_INIT)
100058b2:	b510      	push	{r4, lr}
100058b4:	2200      	movs	r2, #0
100058b6:	2103      	movs	r1, #3
100058b8:	2014      	movs	r0, #20
100058ba:	f7fd fc05 	bl	100030c8 <z_arm_irq_priority_set>
100058be:	2014      	movs	r0, #20
100058c0:	f7fd fbf6 	bl	100030b0 <arch_irq_enable>
100058c4:	bd10      	pop	{r4, pc}

100058c6 <uart_rpi_configure>:
{
100058c6:	b570      	push	{r4, r5, r6, lr}
	uart_inst_t * const uart_inst = config->uart_dev;
100058c8:	6843      	ldr	r3, [r0, #4]
{
100058ca:	0006      	movs	r6, r0
100058cc:	000c      	movs	r4, r1
	struct uart_rpi_data *data = dev->data;
100058ce:	6905      	ldr	r5, [r0, #16]
	baudrate = uart_set_baudrate(uart_inst, cfg->baudrate);
100058d0:	6809      	ldr	r1, [r1, #0]
100058d2:	6818      	ldr	r0, [r3, #0]
100058d4:	f7fe fc3e 	bl	10004154 <uart_set_baudrate>
	if (baudrate == 0) {
100058d8:	2800      	cmp	r0, #0
100058da:	d102      	bne.n	100058e2 <uart_rpi_configure+0x1c>
		return -EINVAL;
100058dc:	2016      	movs	r0, #22
100058de:	4240      	negs	r0, r0
}
100058e0:	bd70      	pop	{r4, r5, r6, pc}
	if (uart_rpi_set_format(dev, cfg) != 0) {
100058e2:	79a3      	ldrb	r3, [r4, #6]
100058e4:	7962      	ldrb	r2, [r4, #5]
100058e6:	7921      	ldrb	r1, [r4, #4]
100058e8:	6870      	ldr	r0, [r6, #4]
100058ea:	f7fe f8e7 	bl	10003abc <uart_rpi_set_format.isra.0>
100058ee:	2800      	cmp	r0, #0
100058f0:	d1f4      	bne.n	100058dc <uart_rpi_configure+0x16>
	data->uart_config = *cfg;
100058f2:	cc06      	ldmia	r4!, {r1, r2}
100058f4:	c506      	stmia	r5!, {r1, r2}
	return 0;
100058f6:	e7f3      	b.n	100058e0 <uart_rpi_configure+0x1a>

100058f8 <gpio_init>:

void gpio_init(uint gpio) {
    sio_hw->gpio_oe_clr = 1ul << gpio;
100058f8:	2301      	movs	r3, #1
100058fa:	22d0      	movs	r2, #208	; 0xd0
100058fc:	4083      	lsls	r3, r0
void gpio_init(uint gpio) {
100058fe:	b510      	push	{r4, lr}
    sio_hw->gpio_oe_clr = 1ul << gpio;
10005900:	0612      	lsls	r2, r2, #24
10005902:	6293      	str	r3, [r2, #40]	; 0x28
    sio_hw->gpio_clr = 1ul << gpio;
    gpio_set_function(gpio, GPIO_FUNC_SIO);
10005904:	2105      	movs	r1, #5
    sio_hw->gpio_clr = 1ul << gpio;
10005906:	6193      	str	r3, [r2, #24]
    gpio_set_function(gpio, GPIO_FUNC_SIO);
10005908:	f7fe fb94 	bl	10004034 <gpio_set_function>
}
1000590c:	bd10      	pop	{r4, pc}

1000590e <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
1000590e:	4770      	bx	lr

10005910 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
10005910:	2800      	cmp	r0, #0
10005912:	d009      	beq.n	10005928 <z_device_is_ready+0x18>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
10005914:	2301      	movs	r3, #1
10005916:	68c2      	ldr	r2, [r0, #12]
10005918:	2000      	movs	r0, #0
1000591a:	7851      	ldrb	r1, [r2, #1]
1000591c:	4219      	tst	r1, r3
1000591e:	d002      	beq.n	10005926 <z_device_is_ready+0x16>
10005920:	7810      	ldrb	r0, [r2, #0]
10005922:	4242      	negs	r2, r0
10005924:	4150      	adcs	r0, r2
10005926:	4018      	ands	r0, r3
}
10005928:	4770      	bx	lr

1000592a <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
1000592a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
1000592c:	ab0b      	add	r3, sp, #44	; 0x2c
1000592e:	9305      	str	r3, [sp, #20]
10005930:	2000      	movs	r0, #0
10005932:	9303      	str	r3, [sp, #12]
10005934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10005936:	2201      	movs	r2, #1
10005938:	9302      	str	r3, [sp, #8]
1000593a:	9001      	str	r0, [sp, #4]
1000593c:	0003      	movs	r3, r0
1000593e:	9000      	str	r0, [sp, #0]
10005940:	f7fd f920 	bl	10002b84 <z_impl_z_log_msg_runtime_vcreate>
}
10005944:	b007      	add	sp, #28
10005946:	bd00      	pop	{pc}

10005948 <arch_system_halt>:
	__asm__ volatile("mrs %0, PRIMASK;"
10005948:	f3ef 8310 	mrs	r3, PRIMASK
1000594c:	b672      	cpsid	i
	for (;;) {
1000594e:	e7fe      	b.n	1000594e <arch_system_halt+0x6>

10005950 <z_early_memset>:
{
10005950:	b510      	push	{r4, lr}
	(void) memset(dst, c, n);
10005952:	f7ff fceb 	bl	1000532c <memset>
}
10005956:	bd10      	pop	{r4, pc}

10005958 <z_early_memcpy>:
{
10005958:	b510      	push	{r4, lr}
	(void) memcpy(dst, src, n);
1000595a:	f7ff fcde 	bl	1000531a <memcpy>
}
1000595e:	bd10      	pop	{r4, pc}

10005960 <k_thread_name_get>:
}
10005960:	2000      	movs	r0, #0
10005962:	4770      	bx	lr

10005964 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
10005964:	b510      	push	{r4, lr}
10005966:	f3ef 8310 	mrs	r3, PRIMASK
1000596a:	b672      	cpsid	i
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
1000596c:	f7fd fb48 	bl	10003000 <arch_cpu_idle>
10005970:	e7f9      	b.n	10005966 <idle+0x2>

10005972 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
10005972:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
10005974:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
10005976:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10005978:	605a      	str	r2, [r3, #4]
	node->next = NULL;
1000597a:	2300      	movs	r3, #0
1000597c:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
1000597e:	6043      	str	r3, [r0, #4]
	sys_dnode_init(node);
}
10005980:	4770      	bx	lr

10005982 <unpend_thread_no_timeout>:
{
10005982:	b510      	push	{r4, lr}
10005984:	0004      	movs	r4, r0
	sys_dlist_remove(&thread->base.qnode_dlist);
10005986:	f7ff fff4 	bl	10005972 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
1000598a:	2202      	movs	r2, #2
1000598c:	7b63      	ldrb	r3, [r4, #13]
1000598e:	4393      	bics	r3, r2
10005990:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
10005992:	2300      	movs	r3, #0
10005994:	60a3      	str	r3, [r4, #8]
}
10005996:	bd10      	pop	{r4, pc}

10005998 <add_to_waitq_locked>:
{
10005998:	b570      	push	{r4, r5, r6, lr}
1000599a:	0004      	movs	r4, r0
1000599c:	000d      	movs	r5, r1
	unready_thread(thread);
1000599e:	f7fe ff21 	bl	100047e4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
100059a2:	2302      	movs	r3, #2
100059a4:	7b62      	ldrb	r2, [r4, #13]
100059a6:	4313      	orrs	r3, r2
100059a8:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
100059aa:	2d00      	cmp	r5, #0
100059ac:	d01c      	beq.n	100059e8 <add_to_waitq_locked+0x50>
		thread->base.pended_on = wait_q;
100059ae:	60a5      	str	r5, [r4, #8]
	return list->head == list;
100059b0:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
100059b2:	429d      	cmp	r5, r3
100059b4:	d109      	bne.n	100059ca <add_to_waitq_locked+0x32>
	sys_dnode_t *const tail = list->tail;
100059b6:	686b      	ldr	r3, [r5, #4]
	node->next = list;
100059b8:	6025      	str	r5, [r4, #0]
	node->prev = tail;
100059ba:	6063      	str	r3, [r4, #4]
	tail->next = node;
100059bc:	601c      	str	r4, [r3, #0]
	list->tail = node;
100059be:	606c      	str	r4, [r5, #4]
}
100059c0:	e012      	b.n	100059e8 <add_to_waitq_locked+0x50>
	return (node == list->tail) ? NULL : node->next;
100059c2:	686a      	ldr	r2, [r5, #4]
100059c4:	4293      	cmp	r3, r2
100059c6:	d0f6      	beq.n	100059b6 <add_to_waitq_locked+0x1e>
100059c8:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
100059ca:	2b00      	cmp	r3, #0
100059cc:	d0f3      	beq.n	100059b6 <add_to_waitq_locked+0x1e>
	int32_t b1 = thread_1->base.prio;
100059ce:	220e      	movs	r2, #14
	int32_t b2 = thread_2->base.prio;
100059d0:	210e      	movs	r1, #14
	int32_t b1 = thread_1->base.prio;
100059d2:	56a2      	ldrsb	r2, [r4, r2]
	int32_t b2 = thread_2->base.prio;
100059d4:	5659      	ldrsb	r1, [r3, r1]
	if (b1 != b2) {
100059d6:	428a      	cmp	r2, r1
100059d8:	d0f3      	beq.n	100059c2 <add_to_waitq_locked+0x2a>
		if (z_sched_prio_cmp(thread, t) > 0) {
100059da:	4291      	cmp	r1, r2
100059dc:	ddf1      	ble.n	100059c2 <add_to_waitq_locked+0x2a>
	sys_dnode_t *const prev = successor->prev;
100059de:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
100059e0:	6023      	str	r3, [r4, #0]
	node->prev = prev;
100059e2:	6062      	str	r2, [r4, #4]
	prev->next = node;
100059e4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
100059e6:	605c      	str	r4, [r3, #4]
}
100059e8:	bd70      	pop	{r4, r5, r6, pc}

100059ea <z_ready_thread>:
{
100059ea:	b510      	push	{r4, lr}
100059ec:	f3ef 8410 	mrs	r4, PRIMASK
100059f0:	b672      	cpsid	i
			ready_thread(thread);
100059f2:	f7fe fec1 	bl	10004778 <ready_thread>
	if (key != 0U) {
100059f6:	2c00      	cmp	r4, #0
100059f8:	d102      	bne.n	10005a00 <z_ready_thread+0x16>
	__asm__ volatile(
100059fa:	b662      	cpsie	i
100059fc:	f3bf 8f6f 	isb	sy
}
10005a00:	bd10      	pop	{r4, pc}

10005a02 <z_unpend_thread_no_timeout>:
{
10005a02:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10005a04:	f3ef 8410 	mrs	r4, PRIMASK
10005a08:	b672      	cpsid	i
		if (thread->base.pended_on != NULL) {
10005a0a:	6883      	ldr	r3, [r0, #8]
10005a0c:	2b00      	cmp	r3, #0
10005a0e:	d001      	beq.n	10005a14 <z_unpend_thread_no_timeout+0x12>
			unpend_thread_no_timeout(thread);
10005a10:	f7ff ffb7 	bl	10005982 <unpend_thread_no_timeout>
	if (key != 0U) {
10005a14:	2c00      	cmp	r4, #0
10005a16:	d102      	bne.n	10005a1e <z_unpend_thread_no_timeout+0x1c>
	__asm__ volatile(
10005a18:	b662      	cpsie	i
10005a1a:	f3bf 8f6f 	isb	sy
}
10005a1e:	bd10      	pop	{r4, pc}

10005a20 <z_sched_wake_thread>:
{
10005a20:	b570      	push	{r4, r5, r6, lr}
10005a22:	0004      	movs	r4, r0
10005a24:	000e      	movs	r6, r1
	__asm__ volatile("mrs %0, PRIMASK;"
10005a26:	f3ef 8510 	mrs	r5, PRIMASK
10005a2a:	b672      	cpsid	i
		if (!killed) {
10005a2c:	2328      	movs	r3, #40	; 0x28
10005a2e:	7b42      	ldrb	r2, [r0, #13]
10005a30:	421a      	tst	r2, r3
10005a32:	d10e      	bne.n	10005a52 <z_sched_wake_thread+0x32>
			if (thread->base.pended_on != NULL) {
10005a34:	6883      	ldr	r3, [r0, #8]
10005a36:	2b00      	cmp	r3, #0
10005a38:	d001      	beq.n	10005a3e <z_sched_wake_thread+0x1e>
				unpend_thread_no_timeout(thread);
10005a3a:	f7ff ffa2 	bl	10005982 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
10005a3e:	2204      	movs	r2, #4
10005a40:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
10005a42:	2e00      	cmp	r6, #0
10005a44:	d000      	beq.n	10005a48 <z_sched_wake_thread+0x28>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
10005a46:	2214      	movs	r2, #20
10005a48:	4393      	bics	r3, r2
			ready_thread(thread);
10005a4a:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_PRESTART;
10005a4c:	7363      	strb	r3, [r4, #13]
10005a4e:	f7fe fe93 	bl	10004778 <ready_thread>
	if (key != 0U) {
10005a52:	2d00      	cmp	r5, #0
10005a54:	d102      	bne.n	10005a5c <z_sched_wake_thread+0x3c>
	__asm__ volatile(
10005a56:	b662      	cpsie	i
10005a58:	f3bf 8f6f 	isb	sy
}
10005a5c:	bd70      	pop	{r4, r5, r6, pc}

10005a5e <z_thread_timeout>:
{
10005a5e:	b510      	push	{r4, lr}
	z_sched_wake_thread(thread, true);
10005a60:	2101      	movs	r1, #1
	struct k_thread *thread = CONTAINER_OF(timeout,
10005a62:	3818      	subs	r0, #24
	z_sched_wake_thread(thread, true);
10005a64:	f7ff ffdc 	bl	10005a20 <z_sched_wake_thread>
}
10005a68:	bd10      	pop	{r4, pc}

10005a6a <z_unpend1_no_timeout>:
{
10005a6a:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10005a6c:	f3ef 8510 	mrs	r5, PRIMASK
10005a70:	b672      	cpsid	i
	return list->head == list;
10005a72:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10005a74:	42a0      	cmp	r0, r4
10005a76:	d00b      	beq.n	10005a90 <z_unpend1_no_timeout+0x26>
		if (thread != NULL) {
10005a78:	2c00      	cmp	r4, #0
10005a7a:	d002      	beq.n	10005a82 <z_unpend1_no_timeout+0x18>
			unpend_thread_no_timeout(thread);
10005a7c:	0020      	movs	r0, r4
10005a7e:	f7ff ff80 	bl	10005982 <unpend_thread_no_timeout>
	if (key != 0U) {
10005a82:	2d00      	cmp	r5, #0
10005a84:	d102      	bne.n	10005a8c <z_unpend1_no_timeout+0x22>
	__asm__ volatile(
10005a86:	b662      	cpsie	i
10005a88:	f3bf 8f6f 	isb	sy
}
10005a8c:	0020      	movs	r0, r4
10005a8e:	bd70      	pop	{r4, r5, r6, pc}
10005a90:	2400      	movs	r4, #0
10005a92:	e7f6      	b.n	10005a82 <z_unpend1_no_timeout+0x18>

10005a94 <z_unpend_first_thread>:
{
10005a94:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10005a96:	f3ef 8510 	mrs	r5, PRIMASK
10005a9a:	b672      	cpsid	i
	return list->head == list;
10005a9c:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10005a9e:	42a0      	cmp	r0, r4
10005aa0:	d00f      	beq.n	10005ac2 <z_unpend_first_thread+0x2e>
		if (thread != NULL) {
10005aa2:	2c00      	cmp	r4, #0
10005aa4:	d006      	beq.n	10005ab4 <z_unpend_first_thread+0x20>
			unpend_thread_no_timeout(thread);
10005aa6:	0020      	movs	r0, r4
10005aa8:	f7ff ff6b 	bl	10005982 <unpend_thread_no_timeout>
10005aac:	0020      	movs	r0, r4
10005aae:	3018      	adds	r0, #24
10005ab0:	f000 f81e 	bl	10005af0 <z_abort_timeout>
	if (key != 0U) {
10005ab4:	2d00      	cmp	r5, #0
10005ab6:	d102      	bne.n	10005abe <z_unpend_first_thread+0x2a>
	__asm__ volatile(
10005ab8:	b662      	cpsie	i
10005aba:	f3bf 8f6f 	isb	sy
}
10005abe:	0020      	movs	r0, r4
10005ac0:	bd70      	pop	{r4, r5, r6, pc}
10005ac2:	2400      	movs	r4, #0
10005ac4:	e7f6      	b.n	10005ab4 <z_unpend_first_thread+0x20>

10005ac6 <z_reschedule_irqlock>:
{
10005ac6:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10005ac8:	2800      	cmp	r0, #0
10005aca:	d105      	bne.n	10005ad8 <z_reschedule_irqlock+0x12>
10005acc:	f3ef 8005 	mrs	r0, IPSR
10005ad0:	2800      	cmp	r0, #0
10005ad2:	d102      	bne.n	10005ada <z_reschedule_irqlock+0x14>
	ret = arch_swap(key);
10005ad4:	f7fd fb3a 	bl	1000314c <arch_swap>
}
10005ad8:	bd10      	pop	{r4, pc}
10005ada:	b662      	cpsie	i
10005adc:	f3bf 8f6f 	isb	sy
10005ae0:	e7fa      	b.n	10005ad8 <z_reschedule_irqlock+0x12>

10005ae2 <z_reschedule_unlocked>:
{
10005ae2:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10005ae4:	f3ef 8010 	mrs	r0, PRIMASK
10005ae8:	b672      	cpsid	i
	(void) z_reschedule_irqlock(arch_irq_lock());
10005aea:	f7ff ffec 	bl	10005ac6 <z_reschedule_irqlock>
}
10005aee:	bd10      	pop	{r4, pc}

10005af0 <z_abort_timeout>:
{
10005af0:	b510      	push	{r4, lr}
10005af2:	f3ef 8410 	mrs	r4, PRIMASK
10005af6:	b672      	cpsid	i
		if (sys_dnode_is_linked(&to->node)) {
10005af8:	6803      	ldr	r3, [r0, #0]
10005afa:	2b00      	cmp	r3, #0
10005afc:	d008      	beq.n	10005b10 <z_abort_timeout+0x20>
			remove_timeout(to);
10005afe:	f7ff f8e7 	bl	10004cd0 <remove_timeout>
			ret = 0;
10005b02:	2000      	movs	r0, #0
	if (key != 0U) {
10005b04:	2c00      	cmp	r4, #0
10005b06:	d102      	bne.n	10005b0e <z_abort_timeout+0x1e>
	__asm__ volatile(
10005b08:	b662      	cpsie	i
10005b0a:	f3bf 8f6f 	isb	sy
}
10005b0e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
10005b10:	2016      	movs	r0, #22
10005b12:	4240      	negs	r0, r0
10005b14:	e7f6      	b.n	10005b04 <z_abort_timeout+0x14>

10005b16 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
10005b16:	b510      	push	{r4, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
10005b18:	f7ff f9d2 	bl	10004ec0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
10005b1c:	bd10      	pop	{r4, pc}

10005b1e <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
10005b1e:	b510      	push	{r4, lr}
	return sys_clock_tick_get();
10005b20:	f7ff f9ce 	bl	10004ec0 <sys_clock_tick_get>
}
10005b24:	bd10      	pop	{r4, pc}

10005b26 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
10005b26:	b510      	push	{r4, lr}
10005b28:	0004      	movs	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
10005b2a:	f7ff ffe1 	bl	10005af0 <z_abort_timeout>

	if (inactive) {
10005b2e:	2800      	cmp	r0, #0
10005b30:	d111      	bne.n	10005b56 <z_impl_k_timer_stop+0x30>
		return;
	}

	if (timer->stop_fn != NULL) {
10005b32:	6a63      	ldr	r3, [r4, #36]	; 0x24
10005b34:	2b00      	cmp	r3, #0
10005b36:	d001      	beq.n	10005b3c <z_impl_k_timer_stop+0x16>
		timer->stop_fn(timer);
10005b38:	0020      	movs	r0, r4
10005b3a:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
10005b3c:	0020      	movs	r0, r4
10005b3e:	3018      	adds	r0, #24
10005b40:	f7ff ff93 	bl	10005a6a <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
10005b44:	2800      	cmp	r0, #0
10005b46:	d006      	beq.n	10005b56 <z_impl_k_timer_stop+0x30>
			z_ready_thread(pending_thread);
10005b48:	f7ff ff4f 	bl	100059ea <z_ready_thread>
	__asm__ volatile("mrs %0, PRIMASK;"
10005b4c:	f3ef 8010 	mrs	r0, PRIMASK
10005b50:	b672      	cpsid	i
	(void) z_reschedule_irqlock(arch_irq_lock());
10005b52:	f7ff ffb8 	bl	10005ac6 <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
10005b56:	bd10      	pop	{r4, pc}

10005b58 <z_impl_atomic_add>:
 * @param value the value to add
 *
 * @return The previous value from <target>
 */
atomic_val_t z_impl_atomic_add(atomic_t *target, atomic_val_t value)
{
10005b58:	0003      	movs	r3, r0
10005b5a:	f3ef 8210 	mrs	r2, PRIMASK
10005b5e:	b672      	cpsid	i
	k_spinlock_key_t key;
	atomic_val_t ret;

	key = k_spin_lock(&lock);

	ret = *target;
10005b60:	6800      	ldr	r0, [r0, #0]
	*target += value;
10005b62:	1841      	adds	r1, r0, r1
10005b64:	6019      	str	r1, [r3, #0]
	if (key != 0U) {
10005b66:	2a00      	cmp	r2, #0
10005b68:	d102      	bne.n	10005b70 <z_impl_atomic_add+0x18>
	__asm__ volatile(
10005b6a:	b662      	cpsie	i
10005b6c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);

	return ret;
}
10005b70:	4770      	bx	lr

10005b72 <z_impl_atomic_sub>:
 * @param value the value to subtract
 *
 * @return The previous value from <target>
 */
atomic_val_t z_impl_atomic_sub(atomic_t *target, atomic_val_t value)
{
10005b72:	0003      	movs	r3, r0
	__asm__ volatile("mrs %0, PRIMASK;"
10005b74:	f3ef 8210 	mrs	r2, PRIMASK
10005b78:	b672      	cpsid	i
	k_spinlock_key_t key;
	atomic_val_t ret;

	key = k_spin_lock(&lock);

	ret = *target;
10005b7a:	6800      	ldr	r0, [r0, #0]
	*target -= value;
10005b7c:	1a41      	subs	r1, r0, r1
10005b7e:	6019      	str	r1, [r3, #0]
	if (key != 0U) {
10005b80:	2a00      	cmp	r2, #0
10005b82:	d102      	bne.n	10005b8a <z_impl_atomic_sub+0x18>
	__asm__ volatile(
10005b84:	b662      	cpsie	i
10005b86:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);

	return ret;
}
10005b8a:	4770      	bx	lr

10005b8c <z_impl_atomic_set>:
 * @param value the value to write
 *
 * @return The previous value from <target>
 */
atomic_val_t z_impl_atomic_set(atomic_t *target, atomic_val_t value)
{
10005b8c:	0003      	movs	r3, r0
	__asm__ volatile("mrs %0, PRIMASK;"
10005b8e:	f3ef 8210 	mrs	r2, PRIMASK
10005b92:	b672      	cpsid	i
	k_spinlock_key_t key;
	atomic_val_t ret;

	key = k_spin_lock(&lock);

	ret = *target;
10005b94:	6800      	ldr	r0, [r0, #0]
	*target = value;
10005b96:	6019      	str	r1, [r3, #0]
	if (key != 0U) {
10005b98:	2a00      	cmp	r2, #0
10005b9a:	d102      	bne.n	10005ba2 <z_impl_atomic_set+0x16>
	__asm__ volatile(
10005b9c:	b662      	cpsie	i
10005b9e:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);

	return ret;
}
10005ba2:	4770      	bx	lr
