<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/8A82DB92-2049-429C-BC69-8D7979E9BC43"><gtr:id>8A82DB92-2049-429C-BC69-8D7979E9BC43</gtr:id><gtr:name>Maxeler Technologies</gtr:name><gtr:address><gtr:line1>3-4 Albion Place</gtr:line1><gtr:postCode>W6 0QT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/8A82DB92-2049-429C-BC69-8D7979E9BC43"><gtr:id>8A82DB92-2049-429C-BC69-8D7979E9BC43</gtr:id><gtr:name>Maxeler Technologies</gtr:name><gtr:address><gtr:line1>3-4 Albion Place</gtr:line1><gtr:postCode>W6 0QT</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/8E812EA4-FF91-4260-8932-2DCD94134B3E"><gtr:id>8E812EA4-FF91-4260-8932-2DCD94134B3E</gtr:id><gtr:firstName>George</gtr:firstName><gtr:otherNames>Anthony</gtr:otherNames><gtr:surname>Constantinides</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/B79D3944-3A99-4EB4-B4B4-438DEEED1585"><gtr:id>B79D3944-3A99-4EB4-B4B4-438DEEED1585</gtr:id><gtr:firstName>Peter Y K</gtr:firstName><gtr:surname>Cheung</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FH013784%2F1"><gtr:id>F93D6B5B-3EBE-4D8D-AA9F-E8B6B2A46C27</gtr:id><gtr:title>Variation-Adaptive Design in FPGAs</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/H013784/1</gtr:grantReference><gtr:abstractText>This proposal is concerned with design techniques to compensate for parametric variations in deep-submicron configurable digital circuits. The growth of the microelectronics industry over the last four decades has been based on reducing the size of transistors to make integrated circuits smaller, faster and less expensive. The benefits obtained by transistor scaling are now diminishing as it becomes increasingly difficult to control the spread of parameters within a single chip.The research in this proposal will investigate new variation-aware design techniques in deep-submicron programmable logic devices. This is well-aligned with the recently developed Microelectronics Grand Challenges'' roadmap, particularly GC3---Moore for Less''. The premise for the research is that a single design can be implemented in more than one way in a given programmable logic device. In the presence of variations, distinct implementations will exhibit different performances, although they are functionally identical.The intention is to discover and develop strategies which exploit this feature in existing programmable logic devices. Furthermore, architectural modifications to such devices will be proposed to increase the obtainable benefit. These goals will be achieved from a thorough analysis of the nature of parametric variability from empirical studies, followed by the rigorous use of probabilistic modelling and optimisation theory.</gtr:abstractText><gtr:fund><gtr:end>2013-08-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2010-03-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>455737</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Maxeler Technologies</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Maxeler</gtr:description><gtr:id>6DF36DB9-8874-4DF3-A5D0-B811ABB1E5B6</gtr:id><gtr:impact>Impact as granted patents: 
US6369610, US7543283, US12/747650</gtr:impact><gtr:outcomeId>56def80610c022.02910345-1</gtr:outcomeId><gtr:partnerContribution>They have provide us with hardware and software donations to support our projects.</gtr:partnerContribution><gtr:piContribution>We have assigned three of our patents to Maxeler:
US6369610, US7543283, US12/747650</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2010-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Altera</gtr:collaboratingOrganisation><gtr:country>United States of America</gtr:country><gtr:description>Altera</gtr:description><gtr:id>FEFAAA4A-92E3-458B-BC3B-A5F616D1AD27</gtr:id><gtr:impact>Outcome includes a granted patent:
P.Y.K. Cheung, N. P. Sedcole, and J. S. J. Wong. Method of measuring delay in an integrated circuit, Oct. 8 2013. US Patent 8,552,740.</gtr:impact><gtr:outcomeId>56def6df0ce242.41409841-1</gtr:outcomeId><gtr:partnerContribution>Altera provided us with hardware boards, FPGA chips and also they shared with us their confidential internal results on their measure variation data.</gtr:partnerContribution><gtr:piContribution>The research from the project has been followed up by Altera in investigating the impact of variation in FPGA to their future family. We have shared our results with their staff, in particular with Altera Fellow, Dr David Lewis.</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2010-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>Our findings in this project has sparked a new initiatives in researching into process variation in FPGAs and how this could be mitigated. Other groups that followed our work includes U. of York, Southampton, Newcastle, U. of Penn (USA), and U of Sydney and UNSW (Australia).</gtr:description><gtr:firstYearOfImpact>2012</gtr:firstYearOfImpact><gtr:id>51E3238B-8607-423E-9F5C-F3FA42FE927D</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56df02bc7d5a10.07280957</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs><gtr:intellectualPropertyOutput><gtr:description>A method of measuring signal delay in a integrated circuit comprising applying a common clock signal at a circuit input and output, applying a test signal at the circuit input, detecting a corresponding output signal at the circuit output and detecting whether the test signal and output signal occur in a common part of the clock signal.</gtr:description><gtr:grantRef>EP/H013784/1</gtr:grantRef><gtr:id>10541C46-E857-4A73-9061-82FEF2069B97</gtr:id><gtr:impact>New methodology for measurement used by many.</gtr:impact><gtr:licensed>Yes</gtr:licensed><gtr:outcomeId>56defeef8992c1.65478878</gtr:outcomeId><gtr:patentId>US8552740 B2</gtr:patentId><gtr:protection>Patent granted</gtr:protection><gtr:title>Method of measuring delay in an integrated circuit</gtr:title><gtr:yearProtectionGranted>2013</gtr:yearProtectionGranted></gtr:intellectualPropertyOutput></gtr:intellectualPropertyOutputs><gtr:keyFindingsOutput><gtr:description>New method to measure delay both online and offline. This results are the foundation of the EPSRC Programme Grant PRiME (EP/K034448/1).</gtr:description><gtr:exploitationPathways>In addition to PRiME project, our method has also been used by groups around the world including U. Penn (DeHon), U. Sydney (Leong)</gtr:exploitationPathways><gtr:id>2F924634-732B-486A-85A2-6371F591344E</gtr:id><gtr:outcomeId>56df022a059911.79946373</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>http://www.prime-project.org/2014/10/09/dvfs-demo/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>B3DCAB27-4786-4328-B5D3-AAB21EC9E480</gtr:id><gtr:title>Improving FPGA Reliability with Wear-Levelling</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e0418b324c41b93a22ad37ae00f67ef"><gtr:id>1e0418b324c41b93a22ad37ae00f67ef</gtr:id><gtr:otherNames>Stott E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-1484-9</gtr:isbn><gtr:outcomeId>56def2e988fda1.95183137</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F8FAF3C1-DDAB-4D51-B625-41F11E6E0E23</gtr:id><gtr:title>Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6276cd6d373b53b81d449996ea0973c2"><gtr:id>6276cd6d373b53b81d449996ea0973c2</gtr:id><gtr:otherNames>Guan Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56def2e9125796.07635484</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DCF451E7-525E-48F3-9461-111B77EB5AA6</gtr:id><gtr:title>Fault tolerance and reliability in field-programmable gate arrays</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e0418b324c41b93a22ad37ae00f67ef"><gtr:id>1e0418b324c41b93a22ad37ae00f67ef</gtr:id><gtr:otherNames>Stott E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>56def2eaea6d57.06500900</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4F7EBEF7-7686-4962-A946-D67481451482</gtr:id><gtr:title>Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage &amp;amp; Frequency Scaling</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6577fc19689252640b1a97e1f3062543"><gtr:id>6577fc19689252640b1a97e1f3062543</gtr:id><gtr:otherNames>Levine J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-1605-7</gtr:isbn><gtr:outcomeId>56def2e93779e9.68885315</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B10E9AE9-7FFB-4AF7-BC66-E66DA8E1EF1B</gtr:id><gtr:title>Degradation Analysis and Mitigation in FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e0418b324c41b93a22ad37ae00f67ef"><gtr:id>1e0418b324c41b93a22ad37ae00f67ef</gtr:id><gtr:otherNames>Stott E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7842-2</gtr:isbn><gtr:outcomeId>56def2eac76292.75122772</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>A4100193-1CCB-4E45-9F10-CF19F00E73FA</gtr:id><gtr:title>Variation and Reliability in FPGAs</gtr:title><gtr:parentPublicationTitle>IEEE Design &amp; Test</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e0418b324c41b93a22ad37ae00f67ef"><gtr:id>1e0418b324c41b93a22ad37ae00f67ef</gtr:id><gtr:otherNames>Stott E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56def2e8c84933.28219574</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>62D75E1A-294E-4E52-B0AA-D8204EB50068</gtr:id><gtr:title>Timing speculation in FPGAs: Probabilistic inference of data dependent failure rates</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/556967a07babf73a0f15a26aab3786da"><gtr:id>556967a07babf73a0f15a26aab3786da</gtr:id><gtr:otherNames>Chaudhuri S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-1741-3</gtr:isbn><gtr:outcomeId>56def2e9a954e8.90043834</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6142344B-81BA-498F-8094-FEE25A51C193</gtr:id><gtr:title>Timing Fault Detection in FPGA-Based Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/1e0418b324c41b93a22ad37ae00f67ef"><gtr:id>1e0418b324c41b93a22ad37ae00f67ef</gtr:id><gtr:otherNames>Stott E</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56def2e887df59.28818564</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EBB9DDCC-A7A3-4A29-BDAC-1A84990D025B</gtr:id><gtr:title>SMI: Slack Measurement Insertion for online timing monitoring in FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6577fc19689252640b1a97e1f3062543"><gtr:id>6577fc19689252640b1a97e1f3062543</gtr:id><gtr:otherNames>Levine J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>56def2e8eaf175.96721539</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/H013784/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>