DESIGN,PEX1,STA1,CC1,SI1,PEX2,STA2,CC2,SI2,# of total timing paths,# of timing paths (case1),# of timing paths (case2),# of timing paths (case1+case2)
NV_NVDLA_partition_c,QTS,TPS,true,true,STRC,PT,true,true,122999,115696(94.06 %),3088(2.51 %),118784(96.57 %)
NV_NVDLA_partition_c,INVS,INVS,true,true,FC,FC,true,true,122999,90783(73.81 %),3123(2.54 %),93906(76.35 %)
NV_NVDLA_partition_c,STRC,PT,true,true,QTS,TPS,true,true,122999,115696(94.06 %),3088(2.51 %),118784(96.57 %)
NV_NVDLA_partition_c,FC,FC,true,true,INVS,INVS,true,true,122999,90783(73.81 %),3123(2.54 %),93906(76.35 %)
NV_NVDLA_partition_c,INVS,INVS,false,false,FC,FC,false,false,122999,113193(92.03 %),2599(2.11 %),115792(94.14 %)
NV_NVDLA_partition_c,FC,FC,false,false,INVS,INVS,false,false,122999,113193(92.03 %),2599(2.11 %),115792(94.14 %)
NV_NVDLA_partition_c,INVS,PT,true,true,FC,PT,true,true,122999,94787(77.06 %),392(0.32 %),95179(77.38 %)
NV_NVDLA_partition_c,FC,PT,true,true,INVS,PT,true,true,122999,94787(77.06 %),392(0.32 %),95179(77.38 %)
NV_NVDLA_partition_c,INVS,PT,false,false,FC,PT,false,false,122999,118841(96.62 %),339(0.28 %),119180(96.90 %)
NV_NVDLA_partition_c,FC,PT,false,false,INVS,PT,false,false,122999,118841(96.62 %),339(0.28 %),119180(96.90 %)
