
module main {
    type * = common.*;
    type * = instructions.*; // needed to fix enum import bug
    const * = instructions.*;
    const * = registers.*;
    const * = cpu.*;

    var imem : mem_t;
    var step : integer;

    instance cpu_0 : cpu (imem : (imem));

    init {
        // i2 = { ADDI, 8bv5, 0bv5, 200bv12 }; // record literals don't work :/
        assume (imem[IMEM_PC_START + 0bv30] == 0x06400413bv32); // addi s0, x0, 100
        assume (imem[IMEM_PC_START + 1bv30] == 0x0C800493bv32); // addi s1, x0, 200
        assume (imem[IMEM_PC_START + 2bv30] == 0x408484B3bv32); // sub  s1, s1, s0
        assume (!(exists (a : mem_word_addr_t) :: ((a < IMEM_PC_START || a > IMEM_PC_START + 2bv30) && imem[a] != instructions.NOP)));
        step = 0;
    }

    next {
        next (cpu_0);
        case
            (step == 3) : {
                assert (cpu_0.regfile[s1] == 100bv32);
            }
        esac
        step' = step + 1;
    }

    invariant no_exception : cpu_0.exception.cause == X_NONE;

    control {
        vobj = bmc_noLTL(4); // FIX: why does 'bmc' here not work? 'bmc_noLTL' returns undef without nop at end
        check;
        print_results;
        vobj.print_cex(step, cpu_0.exception, cpu_0.pc, imem, cpu_0.regfile);
    }
}

