// Seed: 3004992606
module module_0;
  tri1 id_2 = -1;
  assign id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wand id_5
);
  always id_4 = id_5;
  wire id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wire id_0
);
  assign id_2.id_0 = 1'h0;
  assign id_3[-1]  = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule : SymbolIdentifier
module module_3 (
    input logic id_0
);
  logic id_2, id_3;
  for (id_4 = id_2 ^ id_3; id_2; id_3 = 1) final if (id_2 && 1 == 1) id_2 <= -id_0;
  assign id_2 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
