INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DDSS/DDSS.srcs/sources_1/bd/DDSS/sim/DDSS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDSS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DDSS/DDSS.srcs/sources_1/bd/DDSS/hdl/DDSS_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDSS_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DDSS/DDSS.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/DDSS/DDSS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
