// q_sys.v

// Generated using ACDS version 24.2 40

`timescale 1 ps / 1 ps
module q_sys (
		input  wire       clk_100_clk,                                                        //                                           clk_100.clk
		input  wire       reset_100_reset_n,                                                  //                                         reset_100.reset_n
		input  wire       clk_50_clk,                                                         //                                            clk_50.clk
		input  wire       reset_50_reset_n,                                                   //                                          reset_50.reset_n
		input  wire       systemclk_f_0_refclk_fgt_in_refclk_fgt_4,                           //                          systemclk_f_0_refclk_fgt.in_refclk_fgt_4
		input  wire       systemclk_f_1_refclk_fgt_in_refclk_fgt_4,                           //                          systemclk_f_1_refclk_fgt.in_refclk_fgt_4
		input  wire       systemclk_f_2_refclk_fgt_in_refclk_fgt_4,                           //                          systemclk_f_2_refclk_fgt.in_refclk_fgt_4
		output wire [0:0] ftile_xcvr_test_0_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_0_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_0_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_0_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_0_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_0_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_0_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_0_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_1_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_1_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_1_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_1_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_1_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_1_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_1_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_1_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_10_directphy_f_0_tx_serial_data_tx_serial_data,     //   ftile_xcvr_test_10_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_10_directphy_f_0_tx_serial_data_n_tx_serial_data_n, // ftile_xcvr_test_10_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_10_directphy_f_0_rx_serial_data_rx_serial_data,     //   ftile_xcvr_test_10_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_10_directphy_f_0_rx_serial_data_n_rx_serial_data_n, // ftile_xcvr_test_10_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_11_directphy_f_0_tx_serial_data_tx_serial_data,     //   ftile_xcvr_test_11_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_11_directphy_f_0_tx_serial_data_n_tx_serial_data_n, // ftile_xcvr_test_11_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_11_directphy_f_0_rx_serial_data_rx_serial_data,     //   ftile_xcvr_test_11_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_11_directphy_f_0_rx_serial_data_n_rx_serial_data_n, // ftile_xcvr_test_11_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_2_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_2_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_2_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_2_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_2_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_2_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_2_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_2_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_3_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_3_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_3_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_3_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_3_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_3_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_3_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_3_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_4_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_4_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_4_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_4_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_4_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_4_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_4_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_4_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_5_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_5_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_5_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_5_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_5_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_5_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_5_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_5_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_6_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_6_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_6_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_6_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_6_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_6_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_6_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_6_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_7_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_7_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_7_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_7_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_7_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_7_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_7_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_7_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_8_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_8_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_8_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_8_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_8_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_8_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_8_directphy_f_0_rx_serial_data_n_rx_serial_data_n,  //  ftile_xcvr_test_8_directphy_f_0_rx_serial_data_n.rx_serial_data_n
		output wire [0:0] ftile_xcvr_test_9_directphy_f_0_tx_serial_data_tx_serial_data,      //    ftile_xcvr_test_9_directphy_f_0_tx_serial_data.tx_serial_data
		output wire [0:0] ftile_xcvr_test_9_directphy_f_0_tx_serial_data_n_tx_serial_data_n,  //  ftile_xcvr_test_9_directphy_f_0_tx_serial_data_n.tx_serial_data_n
		input  wire [0:0] ftile_xcvr_test_9_directphy_f_0_rx_serial_data_rx_serial_data,      //    ftile_xcvr_test_9_directphy_f_0_rx_serial_data.rx_serial_data
		input  wire [0:0] ftile_xcvr_test_9_directphy_f_0_rx_serial_data_n_rx_serial_data_n   //  ftile_xcvr_test_9_directphy_f_0_rx_serial_data_n.rx_serial_data_n
	);

	wire         clk_50_clk_clk;                                                    // clk_50:clk_out -> [ftile_xcvr_test_0:clk_50_clk, ftile_xcvr_test_10:clk_50_clk, ftile_xcvr_test_11:clk_50_clk, ftile_xcvr_test_1:clk_50_clk, ftile_xcvr_test_2:clk_50_clk, ftile_xcvr_test_3:clk_50_clk, ftile_xcvr_test_4:clk_50_clk, ftile_xcvr_test_5:clk_50_clk, ftile_xcvr_test_6:clk_50_clk, ftile_xcvr_test_7:clk_50_clk, ftile_xcvr_test_8:clk_50_clk, ftile_xcvr_test_9:clk_50_clk, master_0:clk_clk, mm_interconnect_0:clk_50_clk_clk, product_info_0:clk, rst_controller:clk]
	wire         clk_100_clk_clk;                                                   // clk_100:clk_out -> [ftile_xcvr_test_0:clk_100_clk, ftile_xcvr_test_10:clk_100_clk, ftile_xcvr_test_11:clk_100_clk, ftile_xcvr_test_1:clk_100_clk, ftile_xcvr_test_2:clk_100_clk, ftile_xcvr_test_3:clk_100_clk, ftile_xcvr_test_4:clk_100_clk, ftile_xcvr_test_5:clk_100_clk, ftile_xcvr_test_6:clk_100_clk, ftile_xcvr_test_7:clk_100_clk, ftile_xcvr_test_8:clk_100_clk, ftile_xcvr_test_9:clk_100_clk]
	wire         systemclk_f_0_out_refclk_fgt_4_clk;                                // systemclk_f_0:out_refclk_fgt_4 -> [ftile_xcvr_test_0:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_0:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_1:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_1:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_2:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_2:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_3:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_3:directphy_f_0_tx_pll_refclk_link_clk]
	wire         systemclk_f_1_out_refclk_fgt_4_clk;                                // systemclk_f_1:out_refclk_fgt_4 -> [ftile_xcvr_test_4:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_4:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_5:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_5:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_6:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_6:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_7:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_7:directphy_f_0_tx_pll_refclk_link_clk]
	wire         systemclk_f_2_out_refclk_fgt_4_clk;                                // systemclk_f_2:out_refclk_fgt_4 -> [ftile_xcvr_test_10:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_10:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_11:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_11:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_8:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_8:directphy_f_0_tx_pll_refclk_link_clk, ftile_xcvr_test_9:directphy_f_0_rx_cdr_refclk_link_clk, ftile_xcvr_test_9:directphy_f_0_tx_pll_refclk_link_clk]
	wire         systemclk_f_0_out_systempll_clk_0_clk;                             // systemclk_f_0:out_systempll_clk_0 -> [ftile_xcvr_test_0:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_1:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_2:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_3:directphy_f_0_system_pll_clk_link_clk]
	wire         systemclk_f_1_out_systempll_clk_0_clk;                             // systemclk_f_1:out_systempll_clk_0 -> [ftile_xcvr_test_4:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_5:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_6:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_7:directphy_f_0_system_pll_clk_link_clk]
	wire         systemclk_f_2_out_systempll_clk_0_clk;                             // systemclk_f_2:out_systempll_clk_0 -> [ftile_xcvr_test_10:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_11:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_8:directphy_f_0_system_pll_clk_link_clk, ftile_xcvr_test_9:directphy_f_0_system_pll_clk_link_clk]
	wire         clk_50_clk_reset_reset;                                            // clk_50:reset_n_out -> [ftile_xcvr_test_0:reset_50_reset_n, ftile_xcvr_test_10:reset_50_reset_n, ftile_xcvr_test_11:reset_50_reset_n, ftile_xcvr_test_1:reset_50_reset_n, ftile_xcvr_test_2:reset_50_reset_n, ftile_xcvr_test_3:reset_50_reset_n, ftile_xcvr_test_4:reset_50_reset_n, ftile_xcvr_test_5:reset_50_reset_n, ftile_xcvr_test_6:reset_50_reset_n, ftile_xcvr_test_7:reset_50_reset_n, ftile_xcvr_test_8:reset_50_reset_n, ftile_xcvr_test_9:reset_50_reset_n, master_0:clk_reset_reset, product_info_0:reset_n, rst_controller:reset_in0]
	wire         clk_100_clk_reset_reset;                                           // clk_100:reset_n_out -> [ftile_xcvr_test_0:reset_100_reset_n, ftile_xcvr_test_10:reset_100_reset_n, ftile_xcvr_test_11:reset_100_reset_n, ftile_xcvr_test_1:reset_100_reset_n, ftile_xcvr_test_2:reset_100_reset_n, ftile_xcvr_test_3:reset_100_reset_n, ftile_xcvr_test_4:reset_100_reset_n, ftile_xcvr_test_5:reset_100_reset_n, ftile_xcvr_test_6:reset_100_reset_n, ftile_xcvr_test_7:reset_100_reset_n, ftile_xcvr_test_8:reset_100_reset_n, ftile_xcvr_test_9:reset_100_reset_n]
	wire  [31:0] master_0_master_readdata;                                          // mm_interconnect_0:master_0_master_readdata -> master_0:master_readdata
	wire         master_0_master_waitrequest;                                       // mm_interconnect_0:master_0_master_waitrequest -> master_0:master_waitrequest
	wire  [31:0] master_0_master_address;                                           // master_0:master_address -> mm_interconnect_0:master_0_master_address
	wire         master_0_master_read;                                              // master_0:master_read -> mm_interconnect_0:master_0_master_read
	wire   [3:0] master_0_master_byteenable;                                        // master_0:master_byteenable -> mm_interconnect_0:master_0_master_byteenable
	wire         master_0_master_readdatavalid;                                     // mm_interconnect_0:master_0_master_readdatavalid -> master_0:master_readdatavalid
	wire         master_0_master_write;                                             // master_0:master_write -> mm_interconnect_0:master_0_master_write
	wire  [31:0] master_0_master_writedata;                                         // master_0:master_writedata -> mm_interconnect_0:master_0_master_writedata
	wire         mm_interconnect_0_product_info_0_avalon_slave_0_chipselect;        // mm_interconnect_0:product_info_0_avalon_slave_0_chipselect -> product_info_0:chipselect_n
	wire  [31:0] mm_interconnect_0_product_info_0_avalon_slave_0_readdata;          // product_info_0:av_data_read -> mm_interconnect_0:product_info_0_avalon_slave_0_readdata
	wire   [1:0] mm_interconnect_0_product_info_0_avalon_slave_0_address;           // mm_interconnect_0:product_info_0_avalon_slave_0_address -> product_info_0:av_address
	wire         mm_interconnect_0_product_info_0_avalon_slave_0_read;              // mm_interconnect_0:product_info_0_avalon_slave_0_read -> product_info_0:read_n
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_0:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_0:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_0:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_address -> ftile_xcvr_test_0:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_read -> ftile_xcvr_test_0:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_0:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_0:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_write -> ftile_xcvr_test_0:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_writedata -> ftile_xcvr_test_0:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_0_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_0:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_1:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_1:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_1:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_address -> ftile_xcvr_test_1:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_read -> ftile_xcvr_test_1:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_1:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_1:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_write -> ftile_xcvr_test_1:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_writedata -> ftile_xcvr_test_1:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_1_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_1:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdata;      // ftile_xcvr_test_10:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_waitrequest;   // ftile_xcvr_test_10:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_debugaccess;   // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_10:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_address;       // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_address -> ftile_xcvr_test_10:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_read;          // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_read -> ftile_xcvr_test_10:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_byteenable;    // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_10:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdatavalid; // ftile_xcvr_test_10:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_write;         // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_write -> ftile_xcvr_test_10:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_writedata;     // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_writedata -> ftile_xcvr_test_10:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_burstcount;    // mm_interconnect_0:ftile_xcvr_test_10_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_10:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdata;      // ftile_xcvr_test_11:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_waitrequest;   // ftile_xcvr_test_11:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_debugaccess;   // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_11:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_address;       // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_address -> ftile_xcvr_test_11:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_read;          // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_read -> ftile_xcvr_test_11:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_byteenable;    // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_11:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdatavalid; // ftile_xcvr_test_11:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_write;         // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_write -> ftile_xcvr_test_11:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_writedata;     // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_writedata -> ftile_xcvr_test_11:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_burstcount;    // mm_interconnect_0:ftile_xcvr_test_11_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_11:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_2:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_2:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_2:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_address -> ftile_xcvr_test_2:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_read -> ftile_xcvr_test_2:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_2:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_2:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_write -> ftile_xcvr_test_2:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_writedata -> ftile_xcvr_test_2:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_2_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_2:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_3:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_3:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_3:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_address -> ftile_xcvr_test_3:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_read -> ftile_xcvr_test_3:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_3:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_3:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_write -> ftile_xcvr_test_3:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_writedata -> ftile_xcvr_test_3:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_3_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_3:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_4:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_4:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_4:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_address -> ftile_xcvr_test_4:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_read -> ftile_xcvr_test_4:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_4:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_4:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_write -> ftile_xcvr_test_4:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_writedata -> ftile_xcvr_test_4:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_4_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_4:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_5:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_5:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_5:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_address -> ftile_xcvr_test_5:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_read -> ftile_xcvr_test_5:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_5:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_5:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_write -> ftile_xcvr_test_5:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_writedata -> ftile_xcvr_test_5:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_5_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_5:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_6:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_6:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_6:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_address -> ftile_xcvr_test_6:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_read -> ftile_xcvr_test_6:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_6:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_6:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_write -> ftile_xcvr_test_6:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_writedata -> ftile_xcvr_test_6:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_6_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_6:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_7:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_7:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_7:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_address -> ftile_xcvr_test_7:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_read -> ftile_xcvr_test_7:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_7:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_7:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_write -> ftile_xcvr_test_7:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_writedata -> ftile_xcvr_test_7:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_7_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_7:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_8:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_8:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_8:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_address -> ftile_xcvr_test_8:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_read -> ftile_xcvr_test_8:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_8:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_8:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_write -> ftile_xcvr_test_8:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_writedata -> ftile_xcvr_test_8:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_8_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_8:mm_bridge_0_s0_burstcount
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdata;       // ftile_xcvr_test_9:mm_bridge_0_s0_readdata -> mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_readdata
	wire         mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_waitrequest;    // ftile_xcvr_test_9:mm_bridge_0_s0_waitrequest -> mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_waitrequest
	wire         mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_debugaccess;    // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_debugaccess -> ftile_xcvr_test_9:mm_bridge_0_s0_debugaccess
	wire  [20:0] mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_address;        // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_address -> ftile_xcvr_test_9:mm_bridge_0_s0_address
	wire         mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_read;           // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_read -> ftile_xcvr_test_9:mm_bridge_0_s0_read
	wire   [3:0] mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_byteenable;     // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_byteenable -> ftile_xcvr_test_9:mm_bridge_0_s0_byteenable
	wire         mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdatavalid;  // ftile_xcvr_test_9:mm_bridge_0_s0_readdatavalid -> mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_readdatavalid
	wire         mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_write;          // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_write -> ftile_xcvr_test_9:mm_bridge_0_s0_write
	wire  [31:0] mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_writedata;      // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_writedata -> ftile_xcvr_test_9:mm_bridge_0_s0_writedata
	wire   [0:0] mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_burstcount;     // mm_interconnect_0:ftile_xcvr_test_9_mm_bridge_0_s0_burstcount -> ftile_xcvr_test_9:mm_bridge_0_s0_burstcount
	wire         rst_controller_reset_out_reset;                                    // rst_controller:reset_out -> [mm_interconnect_0:master_0_master_translator_reset_reset_bridge_in_reset_reset, mm_interconnect_0:product_info_0_reset_reset_bridge_in_reset_reset]

	q_sys_clk_100 clk_100 (
		.in_clk      (clk_100_clk),             //   input,  width = 1,       clk_in.clk
		.reset_n     (reset_100_reset_n),       //   input,  width = 1, clk_in_reset.reset_n
		.clk_out     (clk_100_clk_clk),         //  output,  width = 1,          clk.clk
		.reset_n_out (clk_100_clk_reset_reset)  //  output,  width = 1,    clk_reset.reset_n
	);

	q_sys_clk_50 clk_50 (
		.in_clk      (clk_50_clk),             //   input,  width = 1,       clk_in.clk
		.reset_n     (reset_50_reset_n),       //   input,  width = 1, clk_in_reset.reset_n
		.clk_out     (clk_50_clk_clk),         //  output,  width = 1,          clk.clk
		.reset_n_out (clk_50_clk_reset_reset)  //  output,  width = 1,    clk_reset.reset_n
	);

	q_sys_master_0 master_0 (
		.clk_clk              (clk_50_clk_clk),                //   input,   width = 1,          clk.clk
		.clk_reset_reset      (~clk_50_clk_reset_reset),       //   input,   width = 1,    clk_reset.reset
		.master_reset_reset   (),                              //  output,   width = 1, master_reset.reset
		.master_address       (master_0_master_address),       //  output,  width = 32,       master.address
		.master_readdata      (master_0_master_readdata),      //   input,  width = 32,             .readdata
		.master_read          (master_0_master_read),          //  output,   width = 1,             .read
		.master_write         (master_0_master_write),         //  output,   width = 1,             .write
		.master_writedata     (master_0_master_writedata),     //  output,  width = 32,             .writedata
		.master_waitrequest   (master_0_master_waitrequest),   //   input,   width = 1,             .waitrequest
		.master_readdatavalid (master_0_master_readdatavalid), //   input,   width = 1,             .readdatavalid
		.master_byteenable    (master_0_master_byteenable)     //  output,   width = 4,             .byteenable
	);

	q_sys_product_info_0 product_info_0 (
		.clk          (clk_50_clk_clk),                                              //   input,   width = 1,          clock.clk
		.reset_n      (clk_50_clk_reset_reset),                                      //   input,   width = 1,          reset.reset_n
		.chipselect_n (~mm_interconnect_0_product_info_0_avalon_slave_0_chipselect), //   input,   width = 1, avalon_slave_0.chipselect_n
		.read_n       (~mm_interconnect_0_product_info_0_avalon_slave_0_read),       //   input,   width = 1,               .read_n
		.av_data_read (mm_interconnect_0_product_info_0_avalon_slave_0_readdata),    //  output,  width = 32,               .readdata
		.av_address   (mm_interconnect_0_product_info_0_avalon_slave_0_address)      //   input,   width = 2,               .address
	);

	q_sys_systemclk_f_0 systemclk_f_0 (
		.out_systempll_synthlock_0 (),                                         //  output,  width = 1, out_systempll_synthlock_0.out_systempll_synthlock
		.out_systempll_clk_0       (systemclk_f_0_out_systempll_clk_0_clk),    //  output,  width = 1,       out_systempll_clk_0.clk
		.out_refclk_fgt_4          (systemclk_f_0_out_refclk_fgt_4_clk),       //  output,  width = 1,          out_refclk_fgt_4.clk
		.in_refclk_fgt_4           (systemclk_f_0_refclk_fgt_in_refclk_fgt_4), //   input,  width = 1,                refclk_fgt.in_refclk_fgt_4
		.disable_refclk_monitor_4  ()                                          //   input,  width = 1,  disable_refclk_monitor_4.disable_refclk_monitor_4
	);

	q_sys_systemclk_f_1 systemclk_f_1 (
		.out_systempll_synthlock_0 (),                                         //  output,  width = 1, out_systempll_synthlock_0.out_systempll_synthlock
		.out_systempll_clk_0       (systemclk_f_1_out_systempll_clk_0_clk),    //  output,  width = 1,       out_systempll_clk_0.clk
		.out_refclk_fgt_4          (systemclk_f_1_out_refclk_fgt_4_clk),       //  output,  width = 1,          out_refclk_fgt_4.clk
		.in_refclk_fgt_4           (systemclk_f_1_refclk_fgt_in_refclk_fgt_4), //   input,  width = 1,                refclk_fgt.in_refclk_fgt_4
		.disable_refclk_monitor_4  ()                                          //   input,  width = 1,  disable_refclk_monitor_4.disable_refclk_monitor_4
	);

	q_sys_systemclk_f_3 systemclk_f_2 (
		.out_systempll_synthlock_0 (),                                         //  output,  width = 1, out_systempll_synthlock_0.out_systempll_synthlock
		.out_systempll_clk_0       (systemclk_f_2_out_systempll_clk_0_clk),    //  output,  width = 1,       out_systempll_clk_0.clk
		.out_refclk_fgt_4          (systemclk_f_2_out_refclk_fgt_4_clk),       //  output,  width = 1,          out_refclk_fgt_4.clk
		.in_refclk_fgt_4           (systemclk_f_2_refclk_fgt_in_refclk_fgt_4), //   input,  width = 1,                refclk_fgt.in_refclk_fgt_4
		.disable_refclk_monitor_4  ()                                          //   input,  width = 1,  disable_refclk_monitor_4.disable_refclk_monitor_4
	);

	ftile_xcvr_test ftile_xcvr_test_0 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_0_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_0_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_0_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_0_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_0_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_1 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_0_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_1_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_1_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_1_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_1_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_10 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                    //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                            //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                     //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                             //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                 //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                 //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_2_out_systempll_clk_0_clk),                              //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_10_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_10_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_10_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_10_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_11 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                    //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                            //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                     //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                             //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                 //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                 //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_2_out_systempll_clk_0_clk),                              //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_11_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_11_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_11_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_11_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_2 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_0_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_2_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_2_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_2_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_2_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_3 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_0_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_0_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_3_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_3_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_3_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_3_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_4 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_1_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_4_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_4_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_4_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_4_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_5 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_1_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_5_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_5_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_5_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_5_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_6 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_1_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_6_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_6_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_6_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_6_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_7 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_1_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_1_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_7_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_7_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_7_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_7_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_8 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_2_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_8_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_8_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_8_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_8_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	ftile_xcvr_test ftile_xcvr_test_9 (
		.clk_100_clk                                     (clk_100_clk_clk),                                                   //   input,   width = 1,                           clk_100.clk
		.reset_100_reset_n                               (clk_100_clk_reset_reset),                                           //   input,   width = 1,                         reset_100.reset_n
		.clk_50_clk                                      (clk_50_clk_clk),                                                    //   input,   width = 1,                            clk_50.clk
		.reset_50_reset_n                                (clk_50_clk_reset_reset),                                            //   input,   width = 1,                          reset_50.reset_n
		.directphy_f_0_rx_cdr_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_rx_cdr_refclk_link.clk
		.directphy_f_0_tx_pll_refclk_link_clk            (systemclk_f_2_out_refclk_fgt_4_clk),                                //   input,   width = 1,  directphy_f_0_tx_pll_refclk_link.clk
		.directphy_f_0_system_pll_clk_link_clk           (systemclk_f_2_out_systempll_clk_0_clk),                             //   input,   width = 1, directphy_f_0_system_pll_clk_link.clk
		.directphy_f_0_tx_serial_data_tx_serial_data     (ftile_xcvr_test_9_directphy_f_0_tx_serial_data_tx_serial_data),     //  output,   width = 1,      directphy_f_0_tx_serial_data.tx_serial_data
		.directphy_f_0_tx_serial_data_n_tx_serial_data_n (ftile_xcvr_test_9_directphy_f_0_tx_serial_data_n_tx_serial_data_n), //  output,   width = 1,    directphy_f_0_tx_serial_data_n.tx_serial_data_n
		.directphy_f_0_rx_serial_data_rx_serial_data     (ftile_xcvr_test_9_directphy_f_0_rx_serial_data_rx_serial_data),     //   input,   width = 1,      directphy_f_0_rx_serial_data.rx_serial_data
		.directphy_f_0_rx_serial_data_n_rx_serial_data_n (ftile_xcvr_test_9_directphy_f_0_rx_serial_data_n_rx_serial_data_n), //   input,   width = 1,    directphy_f_0_rx_serial_data_n.rx_serial_data_n
		.mm_bridge_0_s0_waitrequest                      (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_waitrequest),    //  output,   width = 1,                    mm_bridge_0_s0.waitrequest
		.mm_bridge_0_s0_readdata                         (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdata),       //  output,  width = 32,                                  .readdata
		.mm_bridge_0_s0_readdatavalid                    (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdatavalid),  //  output,   width = 1,                                  .readdatavalid
		.mm_bridge_0_s0_burstcount                       (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_burstcount),     //   input,   width = 1,                                  .burstcount
		.mm_bridge_0_s0_writedata                        (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_writedata),      //   input,  width = 32,                                  .writedata
		.mm_bridge_0_s0_address                          (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_address),        //   input,  width = 21,                                  .address
		.mm_bridge_0_s0_write                            (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_write),          //   input,   width = 1,                                  .write
		.mm_bridge_0_s0_read                             (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_read),           //   input,   width = 1,                                  .read
		.mm_bridge_0_s0_byteenable                       (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_byteenable),     //   input,   width = 4,                                  .byteenable
		.mm_bridge_0_s0_debugaccess                      (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_debugaccess)     //   input,   width = 1,                                  .debugaccess
	);

	q_sys_altera_mm_interconnect_1920_rxkvuni mm_interconnect_0 (
		.master_0_master_address                                      (master_0_master_address),                                           //   input,  width = 32,                                        master_0_master.address
		.master_0_master_waitrequest                                  (master_0_master_waitrequest),                                       //  output,   width = 1,                                                       .waitrequest
		.master_0_master_byteenable                                   (master_0_master_byteenable),                                        //   input,   width = 4,                                                       .byteenable
		.master_0_master_read                                         (master_0_master_read),                                              //   input,   width = 1,                                                       .read
		.master_0_master_readdata                                     (master_0_master_readdata),                                          //  output,  width = 32,                                                       .readdata
		.master_0_master_readdatavalid                                (master_0_master_readdatavalid),                                     //  output,   width = 1,                                                       .readdatavalid
		.master_0_master_write                                        (master_0_master_write),                                             //   input,   width = 1,                                                       .write
		.master_0_master_writedata                                    (master_0_master_writedata),                                         //   input,  width = 32,                                                       .writedata
		.product_info_0_avalon_slave_0_address                        (mm_interconnect_0_product_info_0_avalon_slave_0_address),           //  output,   width = 2,                          product_info_0_avalon_slave_0.address
		.product_info_0_avalon_slave_0_read                           (mm_interconnect_0_product_info_0_avalon_slave_0_read),              //  output,   width = 1,                                                       .read
		.product_info_0_avalon_slave_0_readdata                       (mm_interconnect_0_product_info_0_avalon_slave_0_readdata),          //   input,  width = 32,                                                       .readdata
		.product_info_0_avalon_slave_0_chipselect                     (mm_interconnect_0_product_info_0_avalon_slave_0_chipselect),        //  output,   width = 1,                                                       .chipselect
		.ftile_xcvr_test_0_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_0_mm_bridge_0_s0.address
		.ftile_xcvr_test_0_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_0_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_0_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_0_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_0_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_0_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_0_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_0_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_0_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_0_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_1_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_1_mm_bridge_0_s0.address
		.ftile_xcvr_test_1_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_1_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_1_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_1_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_1_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_1_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_1_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_1_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_1_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_1_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_10_mm_bridge_0_s0_address                    (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_address),       //  output,  width = 21,                      ftile_xcvr_test_10_mm_bridge_0_s0.address
		.ftile_xcvr_test_10_mm_bridge_0_s0_write                      (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_write),         //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_10_mm_bridge_0_s0_read                       (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_read),          //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_10_mm_bridge_0_s0_readdata                   (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdata),      //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_10_mm_bridge_0_s0_writedata                  (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_writedata),     //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_10_mm_bridge_0_s0_burstcount                 (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_burstcount),    //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_10_mm_bridge_0_s0_byteenable                 (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_byteenable),    //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_10_mm_bridge_0_s0_readdatavalid              (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_readdatavalid), //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_10_mm_bridge_0_s0_waitrequest                (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_waitrequest),   //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_10_mm_bridge_0_s0_debugaccess                (mm_interconnect_0_ftile_xcvr_test_10_mm_bridge_0_s0_debugaccess),   //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_11_mm_bridge_0_s0_address                    (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_address),       //  output,  width = 21,                      ftile_xcvr_test_11_mm_bridge_0_s0.address
		.ftile_xcvr_test_11_mm_bridge_0_s0_write                      (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_write),         //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_11_mm_bridge_0_s0_read                       (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_read),          //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_11_mm_bridge_0_s0_readdata                   (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdata),      //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_11_mm_bridge_0_s0_writedata                  (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_writedata),     //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_11_mm_bridge_0_s0_burstcount                 (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_burstcount),    //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_11_mm_bridge_0_s0_byteenable                 (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_byteenable),    //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_11_mm_bridge_0_s0_readdatavalid              (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_readdatavalid), //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_11_mm_bridge_0_s0_waitrequest                (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_waitrequest),   //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_11_mm_bridge_0_s0_debugaccess                (mm_interconnect_0_ftile_xcvr_test_11_mm_bridge_0_s0_debugaccess),   //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_2_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_2_mm_bridge_0_s0.address
		.ftile_xcvr_test_2_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_2_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_2_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_2_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_2_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_2_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_2_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_2_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_2_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_2_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_3_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_3_mm_bridge_0_s0.address
		.ftile_xcvr_test_3_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_3_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_3_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_3_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_3_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_3_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_3_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_3_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_3_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_3_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_4_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_4_mm_bridge_0_s0.address
		.ftile_xcvr_test_4_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_4_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_4_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_4_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_4_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_4_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_4_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_4_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_4_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_4_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_5_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_5_mm_bridge_0_s0.address
		.ftile_xcvr_test_5_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_5_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_5_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_5_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_5_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_5_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_5_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_5_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_5_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_5_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_6_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_6_mm_bridge_0_s0.address
		.ftile_xcvr_test_6_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_6_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_6_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_6_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_6_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_6_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_6_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_6_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_6_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_6_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_7_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_7_mm_bridge_0_s0.address
		.ftile_xcvr_test_7_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_7_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_7_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_7_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_7_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_7_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_7_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_7_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_7_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_7_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_8_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_8_mm_bridge_0_s0.address
		.ftile_xcvr_test_8_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_8_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_8_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_8_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_8_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_8_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_8_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_8_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_8_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_8_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.ftile_xcvr_test_9_mm_bridge_0_s0_address                     (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_address),        //  output,  width = 21,                       ftile_xcvr_test_9_mm_bridge_0_s0.address
		.ftile_xcvr_test_9_mm_bridge_0_s0_write                       (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_write),          //  output,   width = 1,                                                       .write
		.ftile_xcvr_test_9_mm_bridge_0_s0_read                        (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_read),           //  output,   width = 1,                                                       .read
		.ftile_xcvr_test_9_mm_bridge_0_s0_readdata                    (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdata),       //   input,  width = 32,                                                       .readdata
		.ftile_xcvr_test_9_mm_bridge_0_s0_writedata                   (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_writedata),      //  output,  width = 32,                                                       .writedata
		.ftile_xcvr_test_9_mm_bridge_0_s0_burstcount                  (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_burstcount),     //  output,   width = 1,                                                       .burstcount
		.ftile_xcvr_test_9_mm_bridge_0_s0_byteenable                  (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_byteenable),     //  output,   width = 4,                                                       .byteenable
		.ftile_xcvr_test_9_mm_bridge_0_s0_readdatavalid               (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_readdatavalid),  //   input,   width = 1,                                                       .readdatavalid
		.ftile_xcvr_test_9_mm_bridge_0_s0_waitrequest                 (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_waitrequest),    //   input,   width = 1,                                                       .waitrequest
		.ftile_xcvr_test_9_mm_bridge_0_s0_debugaccess                 (mm_interconnect_0_ftile_xcvr_test_9_mm_bridge_0_s0_debugaccess),    //  output,   width = 1,                                                       .debugaccess
		.product_info_0_reset_reset_bridge_in_reset_reset             (rst_controller_reset_out_reset),                                    //   input,   width = 1,             product_info_0_reset_reset_bridge_in_reset.reset
		.master_0_master_translator_reset_reset_bridge_in_reset_reset (rst_controller_reset_out_reset),                                    //   input,   width = 1, master_0_master_translator_reset_reset_bridge_in_reset.reset
		.clk_50_clk_clk                                               (clk_50_clk_clk)                                                     //   input,   width = 1,                                             clk_50_clk.clk
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("both"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~clk_50_clk_reset_reset),        //   input,  width = 1, reset_in0.reset
		.clk            (clk_50_clk_clk),                 //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset), //  output,  width = 1, reset_out.reset
		.reset_req      (),                               // (terminated),                       
		.reset_req_in0  (1'b0),                           // (terminated),                       
		.reset_in1      (1'b0),                           // (terminated),                       
		.reset_req_in1  (1'b0),                           // (terminated),                       
		.reset_in2      (1'b0),                           // (terminated),                       
		.reset_req_in2  (1'b0),                           // (terminated),                       
		.reset_in3      (1'b0),                           // (terminated),                       
		.reset_req_in3  (1'b0),                           // (terminated),                       
		.reset_in4      (1'b0),                           // (terminated),                       
		.reset_req_in4  (1'b0),                           // (terminated),                       
		.reset_in5      (1'b0),                           // (terminated),                       
		.reset_req_in5  (1'b0),                           // (terminated),                       
		.reset_in6      (1'b0),                           // (terminated),                       
		.reset_req_in6  (1'b0),                           // (terminated),                       
		.reset_in7      (1'b0),                           // (terminated),                       
		.reset_req_in7  (1'b0),                           // (terminated),                       
		.reset_in8      (1'b0),                           // (terminated),                       
		.reset_req_in8  (1'b0),                           // (terminated),                       
		.reset_in9      (1'b0),                           // (terminated),                       
		.reset_req_in9  (1'b0),                           // (terminated),                       
		.reset_in10     (1'b0),                           // (terminated),                       
		.reset_req_in10 (1'b0),                           // (terminated),                       
		.reset_in11     (1'b0),                           // (terminated),                       
		.reset_req_in11 (1'b0),                           // (terminated),                       
		.reset_in12     (1'b0),                           // (terminated),                       
		.reset_req_in12 (1'b0),                           // (terminated),                       
		.reset_in13     (1'b0),                           // (terminated),                       
		.reset_req_in13 (1'b0),                           // (terminated),                       
		.reset_in14     (1'b0),                           // (terminated),                       
		.reset_req_in14 (1'b0),                           // (terminated),                       
		.reset_in15     (1'b0),                           // (terminated),                       
		.reset_req_in15 (1'b0)                            // (terminated),                       
	);

endmodule
