{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668722979442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668722979442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:09:39 2022 " "Processing started: Thu Nov 17 16:09:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668722979442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722979442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OutputUnit -c OutputUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722979442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668722980226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668722980226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../TwosComplement/TwosComplement.v" "" { Text "G:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../HalfAdder/HalfAdder.v" "" { Text "G:/MyCSE2441Labs/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../HAbehav/HAbehav.v" "" { Text "G:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../BCDConverter/BCDConverter.v" "" { Text "G:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Binary2BCD/Binary2BCD.v" "" { Text "G:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668722993480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722993480 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds_out OutputUnit.v(90) " "Verilog HDL Implicit Net warning at OutputUnit.v(90): created implicit net for \"hundreds_out\"" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OutputUnit " "Elaborating entity \"OutputUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668722993655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundreds_out OutputUnit.v(90) " "Verilog HDL or VHDL warning at OutputUnit.v(90): object \"hundreds_out\" assigned a value but never read" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668722993655 "|OutputUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 OutputUnit.v(90) " "Verilog HDL assignment warning at OutputUnit.v(90): truncated value with size 4 to match size of target (1)" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668722993664 "|OutputUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out OutputUnit.v(4) " "Output port \"out\" at OutputUnit.v(4) has no driver" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668722993665 "|OutputUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hundred_out OutputUnit.v(6) " "Output port \"hundred_out\" at OutputUnit.v(6) has no driver" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668722993666 "|OutputUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement TwosComplement:twoscomplement " "Elaborating entity \"TwosComplement\" for hierarchy \"TwosComplement:twoscomplement\"" {  } { { "OutputUnit.v" "twoscomplement" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav TwosComplement:twoscomplement\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"TwosComplement:twoscomplement\|HAbehav:s0\"" {  } { { "../TwosComplement/TwosComplement.v" "s0" { Text "G:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:binary2BCD\"" {  } { { "OutputUnit.v" "binary2BCD" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Binary2BCD/Binary2BCD.v" "m1" { Text "G:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"SignMagnitude:OnesPlace\"" {  } { { "OutputUnit.v" "OnesPlace" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668722993978 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668722994001 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994001 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994001 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994017 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994017 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994017 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994020 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668722994020 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994020 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994020 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994020 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994021 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994021 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994021 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668722994032 "|OutputUnit|SignMagnitude:OnesPlace"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:SignsPlace\|g " "LATCH primitive \"SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|g " "LATCH primitive \"SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|f " "LATCH primitive \"SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|e " "LATCH primitive \"SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|d " "LATCH primitive \"SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|c " "LATCH primitive \"SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|b " "LATCH primitive \"SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:HundredsPlace\|a " "LATCH primitive \"SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722994849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|a " "LATCH primitive \"SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|b " "LATCH primitive \"SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|c " "LATCH primitive \"SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|d " "LATCH primitive \"SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|e " "LATCH primitive \"SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|f " "LATCH primitive \"SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SignMagnitude:TensPlace\|g " "LATCH primitive \"SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668722995051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668722995379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|a " "Latch SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995608 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|b " "Latch SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995612 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|c " "Latch SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995612 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|d " "Latch SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995613 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|e " "Latch SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995613 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|f " "Latch SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995613 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:OnesPlace\|g " "Latch SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in\[0\] " "Ports D and ENA on the latch are fed by the same signal in\[0\]" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668722995614 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668722995614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] VCC " "Pin \"hex3\[1\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] VCC " "Pin \"hex3\[2\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundred_out\[0\] GND " "Pin \"hundred_out\[0\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hundred_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundred_out\[1\] GND " "Pin \"hundred_out\[1\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hundred_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundred_out\[2\] GND " "Pin \"hundred_out\[2\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hundred_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundred_out\[3\] GND " "Pin \"hundred_out\[3\]\" is stuck at GND" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|hundred_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign_out\[1\] VCC " "Pin \"sign_out\[1\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|sign_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign_out\[2\] VCC " "Pin \"sign_out\[2\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|sign_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign_out\[3\] VCC " "Pin \"sign_out\[3\]\" is stuck at VCC" {  } { { "OutputUnit.v" "" { Text "G:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668722995810 "|OutputUnit|sign_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668722995810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668722995979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668723003558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668723003558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668723004195 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668723004195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668723004195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668723004195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668723008320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:10:08 2022 " "Processing ended: Thu Nov 17 16:10:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668723008320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668723008320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668723008320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668723008320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668723014114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668723014114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:10:13 2022 " "Processing started: Thu Nov 17 16:10:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668723014114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668723014114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OutputUnit -c OutputUnit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668723014114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668723014259 ""}
{ "Info" "0" "" "Project  = OutputUnit" {  } {  } 0 0 "Project  = OutputUnit" 0 0 "Fitter" 0 0 1668723014260 ""}
{ "Info" "0" "" "Revision = OutputUnit" {  } {  } 0 0 "Revision = OutputUnit" 0 0 "Fitter" 0 0 1668723014260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668723014617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668723014618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OutputUnit 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"OutputUnit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668723014645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668723014739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668723014739 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668723015350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668723015367 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668723015547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668723015547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668723015554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668723015554 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668723015562 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668723015562 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668723015563 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668723015563 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668723015564 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 60 " "No exact pin location assignment(s) for 24 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668723016166 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1668723017380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OutputUnit.sdc " "Synopsys Design Constraints File file not found: 'OutputUnit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668723017381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668723017381 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datab  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datac  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datab  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723017390 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668723017390 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668723019297 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1668723019299 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668723019346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignMagnitude:OnesPlace\|WideOr1~0  " "Automatically promoted node SignMagnitude:OnesPlace\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668723019388 ""}  } { { "../SignMagnitude/SignMagnitude.v" "" { Text "G:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668723019388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668723022503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668723022503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668723022508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668723022510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668723022510 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668723022511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668723022511 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668723022511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668723022511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668723022512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668723022512 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1668723022561 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1668723022561 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668723022561 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 29 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668723022575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1668723022575 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668723022575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668723022942 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668723023008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668723026783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668723026955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668723027011 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668723039216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668723039231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668723046717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "G:/MyCSE2441Labs/Lab10/OutputUnit/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668723048668 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668723048668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668723050148 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1668723050148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668723050148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668723050153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668723050715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668723050730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668723051371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668723051371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668723052153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668723053488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/MyCSE2441Labs/Lab10/OutputUnit/output_files/OutputUnit.fit.smsg " "Generated suppressed messages file G:/MyCSE2441Labs/Lab10/OutputUnit/output_files/OutputUnit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668723061969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5649 " "Peak virtual memory: 5649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668723074714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:11:14 2022 " "Processing ended: Thu Nov 17 16:11:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668723074714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668723074714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668723074714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668723074714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668723080235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668723080235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:11:20 2022 " "Processing started: Thu Nov 17 16:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668723080235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668723080235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OutputUnit -c OutputUnit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668723080245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668723082705 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668723085209 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668723087372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668723098558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:11:38 2022 " "Processing ended: Thu Nov 17 16:11:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668723098558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668723098558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668723098558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668723098558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668723099655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668723100403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668723100416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:11:40 2022 " "Processing started: Thu Nov 17 16:11:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668723100416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723100416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OutputUnit -c OutputUnit " "Command: quartus_sta OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723100416 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668723100611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668723101060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668723101060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668723101500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OutputUnit.sdc " "Synopsys Design Constraints File file not found: 'OutputUnit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668723101793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101793 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in\[0\] in\[0\] " "create_clock -period 1.000 -name in\[0\] in\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101801 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723101801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101827 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668723101828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668723101989 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668723102044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723102065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.743 " "Worst-case setup slack is -8.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.743             -59.058 in\[0\]  " "   -8.743             -59.058 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.798 " "Worst-case hold slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -10.069 in\[0\]  " "   -1.798             -10.069 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723102257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723102313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -279.309 in\[0\]  " "   -3.000            -279.309 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668723102465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668723102532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668723105193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723109448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723109474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723109544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.090 " "Worst-case setup slack is -8.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.090             -54.229 in\[0\]  " "   -8.090             -54.229 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.753 " "Worst-case hold slack is -1.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753              -9.542 in\[0\]  " "   -1.753              -9.542 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723109730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723109776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -250.803 in\[0\]  " "   -3.000            -250.803 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109831 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668723109907 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723112390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723112419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723112421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.137 " "Worst-case setup slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137             -28.154 in\[0\]  " "   -4.137             -28.154 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.538 " "Worst-case hold slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.562 in\[0\]  " "   -0.538              -3.562 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723112574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723112637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.294 in\[0\]  " "   -3.000             -76.294 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668723116693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668723116695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:12:01 2022 " "Processing ended: Thu Nov 17 16:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668723121178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668723122477 ""}
