\hypertarget{union_p_o_r_t___o_u_t_t_g_l___type}{}\doxysection{PORT\+\_\+\+OUTTGL\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___o_u_t_t_g_l___type}\index{PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type_a2d20d8ebdfedd6b7f79defeec9bcc51f}{OUTTGL}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type_aff26c331bf2760db5f4a4d502d009064}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type_ad643ad27dece66db03fafdcac0b0190f}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___o_u_t_t_g_l___type_aff26c331bf2760db5f4a4d502d009064}\label{union_p_o_r_t___o_u_t_t_g_l___type_aff26c331bf2760db5f4a4d502d009064}} 
\index{PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+OUTTGL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_t_g_l___type_a2d20d8ebdfedd6b7f79defeec9bcc51f}\label{union_p_o_r_t___o_u_t_t_g_l___type_a2d20d8ebdfedd6b7f79defeec9bcc51f}} 
\index{PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}!OUTTGL@{OUTTGL}}
\index{OUTTGL@{OUTTGL}!PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}}
\doxysubsubsection{\texorpdfstring{OUTTGL}{OUTTGL}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTTGL\+\_\+\+Type\+::\+OUTTGL}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Output Value Toggle ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___o_u_t_t_g_l___type_ad643ad27dece66db03fafdcac0b0190f}\label{union_p_o_r_t___o_u_t_t_g_l___type_ad643ad27dece66db03fafdcac0b0190f}} 
\index{PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_OUTTGL\_Type@{PORT\_OUTTGL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+OUTTGL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
