Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 15:02:30 2024
| Host         : ZA-WASADIE running 64-bit major release  (build 9200)
| Command      : report_utilization -file adc_tech_wrapper_utilization_placed.rpt -pb adc_tech_wrapper_utilization_placed.pb
| Design       : adc_tech_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5334 |     0 |    230400 |  2.32 |
|   LUT as Logic             | 2668 |     0 |    230400 |  1.16 |
|   LUT as Memory            | 2666 |     0 |    101760 |  2.62 |
|     LUT as Distributed RAM | 2592 |     0 |           |       |
|     LUT as Shift Register  |   74 |     0 |           |       |
| CLB Registers              | 4082 |     0 |    460800 |  0.89 |
|   Register as Flip Flop    | 4082 |     0 |    460800 |  0.89 |
|   Register as Latch        |    0 |     0 |    460800 |  0.00 |
| CARRY8                     |   23 |     0 |     28800 |  0.08 |
| F7 Muxes                   |  259 |     0 |    115200 |  0.22 |
| F8 Muxes                   |  128 |     0 |     57600 |  0.22 |
| F9 Muxes                   |    0 |     0 |     28800 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 70    |          Yes |         Set |            - |
| 3787  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1150 |     0 |     28800 |  3.99 |
|   CLBL                                     |  471 |     0 |           |       |
|   CLBM                                     |  679 |     0 |           |       |
| LUT as Logic                               | 2668 |     0 |    230400 |  1.16 |
|   using O5 output only                     |   94 |       |           |       |
|   using O6 output only                     | 1982 |       |           |       |
|   using O5 and O6                          |  592 |       |           |       |
| LUT as Memory                              | 2666 |     0 |    101760 |  2.62 |
|   LUT as Distributed RAM                   | 2592 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   | 2560 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   74 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   66 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
| CLB Registers                              | 4082 |     0 |    460800 |  0.89 |
|   Register driven from within the CLB      | 1692 |       |           |       |
|   Register driven from outside the CLB     | 2390 |       |           |       |
|     LUT in front of the register is unused | 1927 |       |           |       |
|     LUT in front of the register is used   |  463 |       |           |       |
| Unique Control Sets                        |  315 |       |     57600 |  0.55 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    6 |     0 |       312 |  1.92 |
|   RAMB36/FIFO*    |    6 |     0 |       312 |  1.92 |
|     RAMB36E2 only |    6 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       360 |  1.67 |
| HPIOB_M          |    3 |     3 |       144 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |       144 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    2 |     0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 3787 |            Register |
| RAMD64E    | 2560 |                 CLB |
| LUT6       | 1340 |                 CLB |
| LUT3       |  618 |                 CLB |
| LUT4       |  465 |                 CLB |
| LUT2       |  391 |                 CLB |
| LUT5       |  364 |                 CLB |
| MUXF7      |  259 |                 CLB |
| FDCE       |  184 |            Register |
| MUXF8      |  128 |                 CLB |
| LUT1       |   82 |                 CLB |
| FDSE       |   70 |            Register |
| RAMD32     |   56 |                 CLB |
| SRLC32E    |   50 |                 CLB |
| FDPE       |   41 |            Register |
| SRL16E     |   32 |                 CLB |
| CARRY8     |   23 |                 CLB |
| RAMS32     |    8 |                 CLB |
| RAMB36E2   |    6 |            BLOCKRAM |
| OBUF       |    4 |                 I/O |
| BUFGCE     |    2 |               Clock |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| IBUFCTRL   |    1 |              Others |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| dbg_hub                      |    1 |
| adc_tech_zynq_ultra_ps_e_0_0 |    1 |
| adc_tech_xbar_0              |    1 |
| adc_tech_util_ds_buf_0_2     |    1 |
| adc_tech_proc_sys_reset_0_0  |    1 |
| adc_tech_jtag_axi_0_0        |    1 |
| adc_tech_data_splitter_0_0   |    1 |
| adc_tech_clk_wiz_0_0         |    1 |
| adc_tech_axi_gpio_0_0        |    1 |
| adc_tech_auto_pc_0           |    1 |
+------------------------------+------+


