Timing Report Max Delay Analysis

SmartTime Version v11.6
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.34)
Date: Sun Apr 10 14:36:50 2016


Design: full_system
Family: ProASIC3L
Die: M1A3P1000L
Package: 484 FBGA
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK_26MHZ_0/Core:GLA
Period (ns):                10.976
Frequency (MHz):            91.108
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        16.944
External Hold (ns):         -1.799
Min Clock-To-Out (ns):      2.667
Max Clock-To-Out (ns):      8.890

Clock Domain:               clock_div_1MHZ_100KHZ_0/clk_out:Q
Period (ns):                16.422
Frequency (MHz):            60.894
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        7.091
External Hold (ns):         0.472
Min Clock-To-Out (ns):      3.385
Max Clock-To-Out (ns):      14.954

Clock Domain:               clock_div_1MHZ_10HZ_0/clk_out:Q
Period (ns):                10.683
Frequency (MHz):            93.607
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_26MHZ_1MHZ_0/clk_out:Q
Period (ns):                7.946
Frequency (MHz):            125.849
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      4.443
Max Clock-To-Out (ns):      11.978

Clock Domain:               memory_controller_0/next_read/U1:Q
Period (ns):                9.247
Frequency (MHz):            108.143
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_write/U1:Q
Period (ns):                8.815
Frequency (MHz):            113.443
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               spi_mode_config2_0/next_b/U1:Q
Period (ns):                4.654
Frequency (MHz):            214.869
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      2.250
Max Clock-To-Out (ns):      9.718

Clock Domain:               spi_mode_config2_0/ss_b/U1:Q
Period (ns):                5.847
Frequency (MHz):            171.028
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        5.520
External Hold (ns):         1.231
Min Clock-To-Out (ns):      4.835
Max Clock-To-Out (ns):      12.735

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLK_26MHZ_0/Core:GLA

SET Register to Register

Path 1
  From:                        spi_mode_config2_0/miso_high_counter[12]:CLK
  To:                          spi_mode_config2_0/miso_high_counter[7]:D
  Delay (ns):                  10.470
  Slack (ns):
  Arrival (ns):                11.326
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.976

Path 2
  From:                        spi_mode_config2_0/miso_high_counter[12]:CLK
  To:                          spi_mode_config2_0/miso_high_counter[5]:D
  Delay (ns):                  10.465
  Slack (ns):
  Arrival (ns):                11.321
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.948

Path 3
  From:                        spi_mode_config2_0/miso_high_counter[12]:CLK
  To:                          spi_mode_config2_0/ss_b/U1:D
  Delay (ns):                  10.398
  Slack (ns):
  Arrival (ns):                11.254
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.909

Path 4
  From:                        spi_mode_config2_0/miso_high_counter[12]:CLK
  To:                          spi_mode_config2_0/miso_high_counter[12]:D
  Delay (ns):                  10.209
  Slack (ns):
  Arrival (ns):                11.065
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.720

Path 5
  From:                        spi_mode_config2_0/miso_high_counter[10]:CLK
  To:                          spi_mode_config2_0/miso_high_counter[7]:D
  Delay (ns):                  10.201
  Slack (ns):
  Arrival (ns):                11.057
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         10.707


Expanded Path 1
  From: spi_mode_config2_0/miso_high_counter[12]:CLK
  To: spi_mode_config2_0/miso_high_counter[7]:D
  data required time                             N/C
  data arrival time                          -   11.326
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.856          net: GLA
  0.856                        spi_mode_config2_0/miso_high_counter[12]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.513                        spi_mode_config2_0/miso_high_counter[12]:Q (f)
               +     0.686          net: spi_mode_config2_0/miso_high_counter[12]
  2.199                        spi_mode_config2_0/miso_high_counter_RNI8EMP[10]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  2.658                        spi_mode_config2_0/miso_high_counter_RNI8EMP[10]:Y (f)
               +     0.325          net: spi_mode_config2_0/ss_b_1_sqmuxa_7_20_6_3
  2.983                        spi_mode_config2_0/miso_high_counter_RNIIUCJ1[11]:C (f)
               +     0.607          cell: ADLIB:NOR3C
  3.590                        spi_mode_config2_0/miso_high_counter_RNIIUCJ1[11]:Y (f)
               +     0.588          net: spi_mode_config2_0/ss_b_1_sqmuxa_7_20_6_5
  4.178                        spi_mode_config2_0/miso_high_counter_RNI7Q2D3[11]:A (f)
               +     0.459          cell: ADLIB:NOR2B
  4.637                        spi_mode_config2_0/miso_high_counter_RNI7Q2D3[11]:Y (f)
               +     0.336          net: spi_mode_config2_0/ss_b_1_sqmuxa_7_20_6
  4.973                        spi_mode_config2_0/miso_high_counter_RNICHR45[17]:B (f)
               +     0.562          cell: ADLIB:NOR2B
  5.535                        spi_mode_config2_0/miso_high_counter_RNICHR45[17]:Y (f)
               +     0.328          net: spi_mode_config2_0/m17_m3_0_a2_4
  5.863                        spi_mode_config2_0/miso_high_counter_RNI14DS7[16]:C (f)
               +     0.607          cell: ADLIB:NOR3C
  6.470                        spi_mode_config2_0/miso_high_counter_RNI14DS7[16]:Y (f)
               +     0.303          net: spi_mode_config2_0/N_18_0
  6.773                        spi_mode_config2_0/miso_high_counter_RNICI898[18]:B (f)
               +     0.559          cell: ADLIB:NOR2B
  7.332                        spi_mode_config2_0/miso_high_counter_RNICI898[18]:Y (f)
               +     0.328          net: spi_mode_config2_0/m19_0
  7.660                        spi_mode_config2_0/state_b_RNI9SEF9[0]:A (f)
               +     0.562          cell: ADLIB:NOR2A
  8.222                        spi_mode_config2_0/state_b_RNI9SEF9[0]:Y (f)
               +     1.971          net: spi_mode_config2_0/m20_N_6
  10.193                       spi_mode_config2_0/miso_high_counter_RNO[7]:S (f)
               +     0.463          cell: ADLIB:MX2
  10.656                       spi_mode_config2_0/miso_high_counter_RNO[7]:Y (f)
               +     0.670          net: spi_mode_config2_0/miso_high_counter_RNO[7]
  11.326                       spi_mode_config2_0/miso_high_counter[7]:D (f)
                                    
  11.326                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.861          net: GLA
  N/C                          spi_mode_config2_0/miso_high_counter[7]:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/miso_high_counter[7]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[14]:D
  Delay (ns):                  17.314
  Slack (ns):
  Arrival (ns):                17.314
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         16.944

Path 2
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[7]:D
  Delay (ns):                  17.094
  Slack (ns):
  Arrival (ns):                17.094
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         16.744

Path 3
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[5]:D
  Delay (ns):                  17.089
  Slack (ns):
  Arrival (ns):                17.089
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         16.716

Path 4
  From:                        MISO
  To:                          spi_mode_config2_0/ss_b/U1:D
  Delay (ns):                  17.022
  Slack (ns):
  Arrival (ns):                17.022
  Required (ns):
  Setup (ns):                  0.511
  External Setup (ns):         16.677

Path 5
  From:                        MISO
  To:                          spi_mode_config2_0/miso_high_counter[12]:D
  Delay (ns):                  16.938
  Slack (ns):
  Arrival (ns):                16.938
  Required (ns):
  Setup (ns):                  0.480
  External Setup (ns):         16.562


Expanded Path 1
  From: MISO
  To: spi_mode_config2_0/miso_high_counter[14]:D
  data required time                             N/C
  data arrival time                          -   17.314
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (r)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        MISO_pad/U0/U0:Y (r)
               +     0.000          net: MISO_pad/U0/NET1
  0.857                        MISO_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        MISO_pad/U0/U1:Y (r)
               +     3.920          net: MISO_c
  4.816                        MISO_pad_RNIC06:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.231                        MISO_pad_RNIC06:Y (r)
               +     2.721          net: MISO_c_0
  7.952                        spi_mode_config2_0/miso_high_counter_RNIJU1U[2]:B (r)
               +     0.638          cell: ADLIB:NOR3C
  8.590                        spi_mode_config2_0/miso_high_counter_RNIJU1U[2]:Y (r)
               +     0.321          net: spi_mode_config2_0/ss_b_1_sqmuxa_7_12_1
  8.911                        spi_mode_config2_0/miso_high_counter_RNI5SVC1[0]:A (r)
               +     0.435          cell: ADLIB:NOR2B
  9.346                        spi_mode_config2_0/miso_high_counter_RNI5SVC1[0]:Y (r)
               +     0.370          net: spi_mode_config2_0/ss_b_1_sqmuxa_2_0_0_12
  9.716                        spi_mode_config2_0/miso_high_counter_RNIV4O83[0]:B (r)
               +     0.527          cell: ADLIB:NOR2B
  10.243                       spi_mode_config2_0/miso_high_counter_RNIV4O83[0]:Y (r)
               +     0.303          net: spi_mode_config2_0/ss_b_1_sqmuxa_2_0_0_17
  10.546                       spi_mode_config2_0/miso_high_counter_RNIO9MN3[7]:B (r)
               +     0.527          cell: ADLIB:NOR2B
  11.073                       spi_mode_config2_0/miso_high_counter_RNIO9MN3[7]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_8_0
  11.359                       spi_mode_config2_0/miso_high_counter_RNIIFK64[8]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  11.722                       spi_mode_config2_0/miso_high_counter_RNIIFK64[8]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_9_0
  12.008                       spi_mode_config2_0/miso_high_counter_RNIDMIL4[9]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  12.371                       spi_mode_config2_0/miso_high_counter_RNIDMIL4[9]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_10_0
  12.657                       spi_mode_config2_0/miso_high_counter_RNIGSD25[10]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  13.020                       spi_mode_config2_0/miso_high_counter_RNIGSD25[10]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_11_0
  13.306                       spi_mode_config2_0/miso_high_counter_RNIK39F5[11]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  13.669                       spi_mode_config2_0/miso_high_counter_RNIK39F5[11]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_12_0
  13.955                       spi_mode_config2_0/miso_high_counter_RNIPB4S5[12]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  14.318                       spi_mode_config2_0/miso_high_counter_RNIPB4S5[12]:Y (r)
               +     0.286          net: spi_mode_config2_0/N_13_0
  14.604                       spi_mode_config2_0/miso_high_counter_RNO_1[14]:A (r)
               +     0.363          cell: ADLIB:NOR2B
  14.967                       spi_mode_config2_0/miso_high_counter_RNO_1[14]:Y (r)
               +     0.303          net: spi_mode_config2_0/N_14_0
  15.270                       spi_mode_config2_0/miso_high_counter_RNO_0[14]:B (r)
               +     0.838          cell: ADLIB:XA1
  16.108                       spi_mode_config2_0/miso_high_counter_RNO_0[14]:Y (r)
               +     0.303          net: spi_mode_config2_0/miso_high_counter_n14
  16.411                       spi_mode_config2_0/miso_high_counter_RNO[14]:A (r)
               +     0.593          cell: ADLIB:MX2
  17.004                       spi_mode_config2_0/miso_high_counter_RNO[14]:Y (r)
               +     0.310          net: spi_mode_config2_0/miso_high_counter_RNO[14]
  17.314                       spi_mode_config2_0/miso_high_counter[14]:D (r)
                                    
  17.314                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.850          net: GLA
  N/C                          spi_mode_config2_0/miso_high_counter[14]:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          spi_mode_config2_0/miso_high_counter[14]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/state_q[0]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  8.040
  Slack (ns):
  Arrival (ns):                8.890
  Required (ns):
  Clock to Out (ns):           8.890

Path 2
  From:                        spi_mode_config2_0/ss_b/U1:CLK
  To:                          SS
  Delay (ns):                  7.882
  Slack (ns):
  Arrival (ns):                8.738
  Required (ns):
  Clock to Out (ns):           8.738

Path 3
  From:                        spi_master_0/state_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  7.103
  Slack (ns):
  Arrival (ns):                7.958
  Required (ns):
  Clock to Out (ns):           7.958

Path 4
  From:                        spi_master_0/sck_q[1]/U1:CLK
  To:                          SPI_SCK
  Delay (ns):                  7.005
  Slack (ns):
  Arrival (ns):                7.855
  Required (ns):
  Clock to Out (ns):           7.855

Path 5
  From:                        spi_master_0/mosi_q/U1:CLK
  To:                          MOSI
  Delay (ns):                  6.529
  Slack (ns):
  Arrival (ns):                7.385
  Required (ns):
  Clock to Out (ns):           7.385


Expanded Path 1
  From: spi_master_0/state_q[0]/U1:CLK
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   8.890
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_26MHZ_0/Core:GLA (r)
               +     0.850          net: GLA
  0.850                        spi_master_0/state_q[0]/U1:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  1.368                        spi_master_0/state_q[0]/U1:Q (r)
               +     1.531          net: spi_master_0/state_q[0]
  2.899                        spi_master_0/sck_q_RNIRD6G[1]:B (r)
               +     0.459          cell: ADLIB:OR2A
  3.358                        spi_master_0/sck_q_RNIRD6G[1]:Y (r)
               +     0.362          net: spi_master_0/N_59
  3.720                        spi_master_0/state_q_RNIU1R21[1]:C (r)
               +     0.541          cell: ADLIB:NOR3A
  4.261                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     2.318          net: SPI_SCK_c
  6.579                        SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  7.166                        SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  7.166                        SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  8.890                        SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  8.890                        SPI_SCK (f)
                                    
  8.890                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/clk_out:PRE
  Delay (ns):                  14.638
  Slack (ns):
  Arrival (ns):                14.638
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      14.047

Path 2
  From:                        CLK_48MHZ
  To:                          spi_master_0/data_q[2]/U1:CLR
  Delay (ns):                  13.891
  Slack (ns):
  Arrival (ns):                13.891
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.307

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_26MHZ_1MHZ_0/counter[8]:CLR
  Delay (ns):                  13.795
  Slack (ns):
  Arrival (ns):                13.795
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.176

Path 4
  From:                        CLK_48MHZ
  To:                          spi_master_0/data_q[6]/U1:CLR
  Delay (ns):                  13.706
  Slack (ns):
  Arrival (ns):                13.706
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.127

Path 5
  From:                        CLK_48MHZ
  To:                          spi_mode_config2_0/rx_ss_counter[3]:CLR
  Delay (ns):                  13.617
  Slack (ns):
  Arrival (ns):                13.617
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.038


Expanded Path 1
  From: CLK_48MHZ
  To: clock_div_26MHZ_1MHZ_0/clk_out:PRE
  data required time                             N/C
  data arrival time                          -   14.638
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     3.504          net: CLK_48MHZ_c
  4.411                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.826                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.094          net: CLK_48MHZ_c_0
  7.920                        reset_pulse_0/RESET_34:B (r)
               +     0.527          cell: ADLIB:OR2
  8.447                        reset_pulse_0/RESET_34:Y (r)
               +     6.191          net: reset_pulse_0_RESET_34
  14.638                       clock_div_26MHZ_1MHZ_0/clk_out:PRE (r)
                                    
  14.638                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_26MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_26MHZ_0/Core:GLA (r)
               +     0.856          net: GLA
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1P0
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:PRE


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_100KHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        i2c_interface2_0/ctr_a[0]/U1:CLK
  To:                          i2c_interface2_0/data_b[10]/U1:D
  Delay (ns):                  7.581
  Slack (ns):
  Arrival (ns):                11.955
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         16.422

Path 2
  From:                        i2c_interface2_0/ctr_a[1]/U1:CLK
  To:                          i2c_interface2_0/data_b[10]/U1:D
  Delay (ns):                  7.371
  Slack (ns):
  Arrival (ns):                11.745
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         16.002

Path 3
  From:                        i2c_interface2_0/data_cntr[2]:CLK
  To:                          i2c_interface2_0/data_b[30]/U1:D
  Delay (ns):                  7.306
  Slack (ns):
  Arrival (ns):                11.659
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         15.800

Path 4
  From:                        i2c_interface2_0/state_a[3]/U1:CLK
  To:                          i2c_interface2_0/data_b[41]/U1:D
  Delay (ns):                  7.188
  Slack (ns):
  Arrival (ns):                11.561
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         15.640

Path 5
  From:                        i2c_interface2_0/data_cntr[0]:CLK
  To:                          i2c_interface2_0/data_b[22]/U1:D
  Delay (ns):                  7.216
  Slack (ns):
  Arrival (ns):                11.569
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         15.566


Expanded Path 1
  From: i2c_interface2_0/ctr_a[0]/U1:CLK
  To: i2c_interface2_0/data_b[10]/U1:D
  data required time                             N/C
  data arrival time                          -   11.955
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.788          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  2.788                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  3.471                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.903          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  4.374                        i2c_interface2_0/ctr_a[0]/U1:CLK (f)
               +     0.583          cell: ADLIB:DFN0C0
  4.957                        i2c_interface2_0/ctr_a[0]/U1:Q (f)
               +     0.425          net: i2c_interface2_0/ctr_a[0]
  5.382                        i2c_interface2_0/ctr_a_RNITHRJ_0[1]:B (f)
               +     0.576          cell: ADLIB:OR2A
  5.958                        i2c_interface2_0/ctr_a_RNITHRJ_0[1]:Y (f)
               +     0.364          net: i2c_interface2_0/N_453
  6.322                        i2c_interface2_0/ctr_a_RNIDCPT_4[2]:A (f)
               +     0.479          cell: ADLIB:OR2
  6.801                        i2c_interface2_0/ctr_a_RNIDCPT_4[2]:Y (f)
               +     2.340          net: i2c_interface2_0/N_476
  9.141                        i2c_interface2_0/data_b_RNO_0[10]:A (f)
               +     0.479          cell: ADLIB:OR2
  9.620                        i2c_interface2_0/data_b_RNO_0[10]:Y (f)
               +     0.313          net: i2c_interface2_0/N_576
  9.933                        i2c_interface2_0/data_b_RNO[10]:A (f)
               +     0.877          cell: ADLIB:OA1C
  10.810                       i2c_interface2_0/data_b_RNO[10]:Y (r)
               +     0.313          net: i2c_interface2_0/N_87
  11.123                       i2c_interface2_0/data_b[10]/U0:B (r)
               +     0.522          cell: ADLIB:MX2
  11.645                       i2c_interface2_0/data_b[10]/U0:Y (r)
               +     0.310          net: i2c_interface2_0/data_b[10]/Y
  11.955                       i2c_interface2_0/data_b[10]/U1:D (r)
                                    
  11.955                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     2.700          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.858          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/data_b[10]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          i2c_interface2_0/data_b[10]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[1]/U1:D
  Delay (ns):                  10.830
  Slack (ns):
  Arrival (ns):                10.830
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         7.091

Path 2
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[0]/U1:D
  Delay (ns):                  10.701
  Slack (ns):
  Arrival (ns):                10.701
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         6.962

Path 3
  From:                        I2C_SDA
  To:                          i2c_interface2_0/ctr_a[2]/U1:D
  Delay (ns):                  10.344
  Slack (ns):
  Arrival (ns):                10.344
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         6.605

Path 4
  From:                        I2C_SDA
  To:                          i2c_interface2_0/data_cntr[2]:D
  Delay (ns):                  9.893
  Slack (ns):
  Arrival (ns):                9.893
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         6.175

Path 5
  From:                        I2C_SDA
  To:                          i2c_interface2_0/data_cntr[3]:D
  Delay (ns):                  9.742
  Slack (ns):
  Arrival (ns):                9.742
  Required (ns):
  Setup (ns):                  0.635
  External Setup (ns):         6.048


Expanded Path 1
  From: I2C_SDA
  To: i2c_interface2_0/ctr_a[1]/U1:D
  data required time                             N/C
  data arrival time                          -   10.830
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.000          net: I2C_SDA
  0.000                        I2C_SDA_pad/U0/U0:PAD (f)
               +     0.591          cell: ADLIB:IOPAD_BI
  0.591                        I2C_SDA_pad/U0/U0:Y (f)
               +     0.000          net: I2C_SDA_pad/U0/NET3
  0.591                        I2C_SDA_pad/U0/U1:YIN (f)
               +     0.036          cell: ADLIB:IOBI_IB_OB_EB
  0.627                        I2C_SDA_pad/U0/U1:Y (f)
               +     2.493          net: I2C_SDA_in
  3.120                        i2c_interface2_0/start_ctr_RNISC5G:B (f)
               +     0.580          cell: ADLIB:OR2A
  3.700                        i2c_interface2_0/start_ctr_RNISC5G:Y (f)
               +     0.379          net: i2c_interface2_0/N_501
  4.079                        i2c_interface2_0/state_a_RNIJHKU1[0]:B (f)
               +     0.542          cell: ADLIB:AO1B
  4.621                        i2c_interface2_0/state_a_RNIJHKU1[0]:Y (f)
               +     0.313          net: i2c_interface2_0/un1_ctr_a_0_sqmuxa_0_0_3_tz
  4.934                        i2c_interface2_0/state_a_RNIGAOB6[0]:B (f)
               +     0.567          cell: ADLIB:AO1A
  5.501                        i2c_interface2_0/state_a_RNIGAOB6[0]:Y (f)
               +     0.825          net: i2c_interface2_0/un1_ctr_a_0_sqmuxa_0_0_2
  6.326                        i2c_interface2_0/init_ctr_a_RNIMDQUE[3]:A (f)
               +     0.435          cell: ADLIB:OR3
  6.761                        i2c_interface2_0/init_ctr_a_RNIMDQUE[3]:Y (f)
               +     0.492          net: i2c_interface2_0/un1_ctr_a_0_sqmuxa
  7.253                        i2c_interface2_0/state_a_RNIL4QGN[1]:A (f)
               +     0.324          cell: ADLIB:AO1
  7.577                        i2c_interface2_0/state_a_RNIL4QGN[1]:Y (f)
               +     0.438          net: i2c_interface2_0/ctr_a_17_0_i_o2_3[2]
  8.015                        i2c_interface2_0/ctr_a_RNO[1]:B (f)
               +     0.637          cell: ADLIB:NOR3
  8.652                        i2c_interface2_0/ctr_a_RNO[1]:Y (r)
               +     0.328          net: i2c_interface2_0/N_176
  8.980                        i2c_interface2_0/ctr_a[1]/U0:A (r)
               +     0.507          cell: ADLIB:MX2
  9.487                        i2c_interface2_0/ctr_a[1]/U0:Y (r)
               +     1.343          net: i2c_interface2_0/ctr_a[1]/Y
  10.830                       i2c_interface2_0/ctr_a[1]/U1:D (r)
                                    
  10.830                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.788          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.903          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/ctr_a[1]/U1:CLK (f)
               -     0.635          Library setup time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/ctr_a[1]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        i2c_interface2_0/state_a[2]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  10.581
  Slack (ns):
  Arrival (ns):                14.954
  Required (ns):
  Clock to Out (ns):           14.954

Path 2
  From:                        i2c_interface2_0/state_a[1]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  10.084
  Slack (ns):
  Arrival (ns):                14.413
  Required (ns):
  Clock to Out (ns):           14.413

Path 3
  From:                        i2c_interface2_0/state_a[0]/U1:CLK
  To:                          I2C_SDA
  Delay (ns):                  9.949
  Slack (ns):
  Arrival (ns):                14.322
  Required (ns):
  Clock to Out (ns):           14.322

Path 4
  From:                        i2c_interface2_0/state_a[0]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.754
  Slack (ns):
  Arrival (ns):                14.127
  Required (ns):
  Clock to Out (ns):           14.127

Path 5
  From:                        i2c_interface2_0/state_a[3]/U1:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.430
  Slack (ns):
  Arrival (ns):                13.803
  Required (ns):
  Clock to Out (ns):           13.803


Expanded Path 1
  From: i2c_interface2_0/state_a[2]/U1:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   14.954
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.788          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  2.788                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  3.471                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.902          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  4.373                        i2c_interface2_0/state_a[2]/U1:CLK (f)
               +     0.583          cell: ADLIB:DFN0C0
  4.956                        i2c_interface2_0/state_a[2]/U1:Q (f)
               +     1.226          net: i2c_interface2_0/state_a[2]
  6.182                        i2c_interface2_0/state_a_RNIECVU[0]:B (f)
               +     0.576          cell: ADLIB:OR2
  6.758                        i2c_interface2_0/state_a_RNIECVU[0]:Y (f)
               +     1.653          net: i2c_interface2_0/N_458
  8.411                        i2c_interface2_0/state_a_RNIUQUT1[3]:B (f)
               +     0.580          cell: ADLIB:OR2
  8.991                        i2c_interface2_0/state_a_RNIUQUT1[3]:Y (f)
               +     0.432          net: i2c_interface2_0/N_495
  9.423                        i2c_interface2_0/scl_enable_RNI3VTV1:A (f)
               +     0.344          cell: ADLIB:NOR2B
  9.767                        i2c_interface2_0/scl_enable_RNI3VTV1:Y (f)
               +     0.313          net: i2c_interface2_0/scl_i_0_a2_0
  10.080                       i2c_interface2_0/scl_enable_RNIPKA64:A (f)
               +     0.877          cell: ADLIB:OA1C
  10.957                       i2c_interface2_0/scl_enable_RNIPKA64:Y (r)
               +     1.888          net: scl_enable_RNIPKA64
  12.845                       I2C_SCL_pad/U0/U1:D (r)
               +     0.581          cell: ADLIB:IOTRI_OB_EB
  13.426                       I2C_SCL_pad/U0/U1:DOUT (r)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  13.426                       I2C_SCL_pad/U0/U0:D (r)
               +     1.528          cell: ADLIB:IOPAD_TRI
  14.954                       I2C_SCL_pad/U0/U0:PAD (r)
               +     0.000          net: I2C_SCL
  14.954                       I2C_SCL (r)
                                    
  14.954                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[33]/U1:CLR
  Delay (ns):                  13.700
  Slack (ns):
  Arrival (ns):                13.700
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.631

Path 2
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[35]/U1:CLR
  Delay (ns):                  13.532
  Slack (ns):
  Arrival (ns):                13.532
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.459

Path 3
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[50]/U1:CLR
  Delay (ns):                  13.409
  Slack (ns):
  Arrival (ns):                13.409
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.285

Path 4
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[48]/U1:CLR
  Delay (ns):                  13.290
  Slack (ns):
  Arrival (ns):                13.290
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.190

Path 5
  From:                        CLK_48MHZ
  To:                          i2c_interface2_0/data_out[51]/U1:CLR
  Delay (ns):                  13.051
  Slack (ns):
  Arrival (ns):                13.051
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.972


Expanded Path 1
  From: CLK_48MHZ
  To: i2c_interface2_0/data_out[33]/U1:CLR
  data required time                             N/C
  data arrival time                          -   13.700
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     3.504          net: CLK_48MHZ_c
  4.411                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.826                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     4.207          net: CLK_48MHZ_c_0
  9.033                        reset_pulse_0/RESET_23:B (r)
               +     0.527          cell: ADLIB:OR2
  9.560                        reset_pulse_0/RESET_23:Y (r)
               +     4.140          net: reset_pulse_0_RESET_23
  13.700                       i2c_interface2_0/data_out[33]/U1:CLR (r)
                                    
  13.700                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.788          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.863          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          i2c_interface2_0/data_out[33]/U1:CLK (f)
               -     0.265          Library recovery time: ADLIB:DFN0C0
  N/C                          i2c_interface2_0/data_out[33]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_10HZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        geig_data_handling_0/min_counter[5]:CLK
  To:                          geig_data_handling_0/G_DATA_STACK_1[34]/U1:D
  Delay (ns):                  10.181
  Slack (ns):
  Arrival (ns):                15.399
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.683

Path 2
  From:                        geig_data_handling_0/min_counter[5]:CLK
  To:                          geig_data_handling_0/G_DATA_STACK_1[45]/U1:D
  Delay (ns):                  9.952
  Slack (ns):
  Arrival (ns):                15.170
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.453

Path 3
  From:                        geig_data_handling_0/min_counter[5]:CLK
  To:                          geig_data_handling_0/G_DATA_STACK_1[40]/U1:D
  Delay (ns):                  9.864
  Slack (ns):
  Arrival (ns):                15.082
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.367

Path 4
  From:                        geig_data_handling_0/min_counter[5]:CLK
  To:                          geig_data_handling_0/G_DATA_STACK_1[33]/U1:D
  Delay (ns):                  9.756
  Slack (ns):
  Arrival (ns):                14.974
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.263

Path 5
  From:                        geig_data_handling_0/min_counter[5]:CLK
  To:                          geig_data_handling_0/G_DATA_STACK_1[41]/U1:D
  Delay (ns):                  9.676
  Slack (ns):
  Arrival (ns):                14.894
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         10.183


Expanded Path 1
  From: geig_data_handling_0/min_counter[5]:CLK
  To: geig_data_handling_0/G_DATA_STACK_1[34]/U1:D
  data required time                             N/C
  data arrival time                          -   15.399
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.681          net: clock_div_1MHZ_10HZ_0/clk_out_i
  3.681                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  4.347                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.871          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  5.218                        geig_data_handling_0/min_counter[5]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  5.875                        geig_data_handling_0/min_counter[5]:Q (f)
               +     0.989          net: geig_data_handling_0/min_counter[5]
  6.864                        geig_data_handling_0/min_counter_RNIF37K[8]:B (f)
               +     0.576          cell: ADLIB:NOR2
  7.440                        geig_data_handling_0/min_counter_RNIF37K[8]:Y (r)
               +     0.894          net: geig_data_handling_0/m4_e_1
  8.334                        geig_data_handling_0/min_counter_RNIDALS1[6]:A (r)
               +     0.468          cell: ADLIB:NOR3C
  8.802                        geig_data_handling_0/min_counter_RNIDALS1[6]:Y (r)
               +     1.824          net: geig_data_handling_0/N_16_mux
  10.626                       geig_data_handling_0/min_counter_RNINS253_0[2]:B (r)
               +     0.460          cell: ADLIB:NOR2B
  11.086                       geig_data_handling_0/min_counter_RNINS253_0[2]:Y (r)
               +     3.548          net: geig_data_handling_0/G_DATA_STACK6
  14.634                       geig_data_handling_0/G_DATA_STACK_1[34]/U0:S (r)
               +     0.452          cell: ADLIB:MX2
  15.086                       geig_data_handling_0/G_DATA_STACK_1[34]/U0:Y (r)
               +     0.313          net: geig_data_handling_0/G_DATA_STACK_1[34]/Y
  15.399                       geig_data_handling_0/G_DATA_STACK_1[34]/U1:D (r)
                                    
  15.399                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.681          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.849          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          geig_data_handling_0/G_DATA_STACK_1[34]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/G_DATA_STACK_1[34]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          timestamp_0/TIMESTAMP[13]:CLR
  Delay (ns):                  13.058
  Slack (ns):
  Arrival (ns):                13.058
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.086

Path 2
  From:                        RESET_IN_L8
  To:                          timestamp_0/TIMESTAMP[11]:CLR
  Delay (ns):                  13.058
  Slack (ns):
  Arrival (ns):                13.058
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      8.067

Path 3
  From:                        RESET_IN_L8
  To:                          timestamp_0/TIMESTAMP[21]:CLR
  Delay (ns):                  12.976
  Slack (ns):
  Arrival (ns):                12.976
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.985

Path 4
  From:                        CLK_48MHZ
  To:                          orbit_control_0/cntr[0]:CLR
  Delay (ns):                  12.911
  Slack (ns):
  Arrival (ns):                12.911
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.953

Path 5
  From:                        RESET_IN_L8
  To:                          timestamp_0/TIMESTAMP[12]:CLR
  Delay (ns):                  12.722
  Slack (ns):
  Arrival (ns):                12.722
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.750


Expanded Path 1
  From: RESET_IN_L8
  To: timestamp_0/TIMESTAMP[13]:CLR
  data required time                             N/C
  data arrival time                          -   13.058
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.131          net: RESET_IN_L8_c
  4.027                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.442                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     5.076          net: RESET_IN_L8_c_0
  9.518                        reset_pulse_0/RESET_39:A (r)
               +     0.415          cell: ADLIB:OR2
  9.933                        reset_pulse_0/RESET_39:Y (r)
               +     3.125          net: reset_pulse_0_RESET_39
  13.058                       timestamp_0/TIMESTAMP[13]:CLR (r)
                                    
  13.058                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     3.681          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.666          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.890          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          timestamp_0/TIMESTAMP[13]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          timestamp_0/TIMESTAMP[13]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_26MHZ_1MHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[6]:D
  Delay (ns):                  5.558
  Slack (ns):
  Arrival (ns):                8.134
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.946

Path 2
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[4]:D
  Delay (ns):                  5.414
  Slack (ns):
  Arrival (ns):                7.990
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.440

Path 3
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[8]:D
  Delay (ns):                  5.438
  Slack (ns):
  Arrival (ns):                8.014
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.342

Path 4
  From:                        clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  5.720
  Slack (ns):
  Arrival (ns):                8.296
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.123

Path 5
  From:                        clock_div_1MHZ_100KHZ_0/counter[8]:CLK
  To:                          clock_div_1MHZ_100KHZ_0/counter[2]:D
  Delay (ns):                  5.567
  Slack (ns):
  Arrival (ns):                7.916
  Required (ns):
  Setup (ns):                  0.635
  Minimum Period (ns):         7.082


Expanded Path 1
  From: clock_div_1MHZ_10HZ_0/counter[1]:CLK
  To: clock_div_1MHZ_10HZ_0/counter[6]:D
  data required time                             N/C
  data arrival time                          -   8.134
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     2.576          net: clk_out
  2.576                        clock_div_1MHZ_10HZ_0/counter[1]:CLK (r)
               +     0.470          cell: ADLIB:DFN1C0
  3.046                        clock_div_1MHZ_10HZ_0/counter[1]:Q (r)
               +     0.313          net: clock_div_1MHZ_10HZ_0/counter[1]
  3.359                        clock_div_1MHZ_10HZ_0/un5_counter_I_10:B (r)
               +     0.556          cell: ADLIB:AND3
  3.915                        clock_div_1MHZ_10HZ_0/un5_counter_I_10:Y (r)
               +     1.562          net: clock_div_1MHZ_10HZ_0/DWACT_FINC_E[0]
  5.477                        clock_div_1MHZ_10HZ_0/un5_counter_I_16:A (r)
               +     0.468          cell: ADLIB:AND3
  5.945                        clock_div_1MHZ_10HZ_0/un5_counter_I_16:Y (r)
               +     0.889          net: clock_div_1MHZ_10HZ_0/N_12
  6.834                        clock_div_1MHZ_10HZ_0/un5_counter_I_17:A (r)
               +     0.353          cell: ADLIB:XOR2
  7.187                        clock_div_1MHZ_10HZ_0/un5_counter_I_17:Y (f)
               +     0.286          net: clock_div_1MHZ_10HZ_0/I_17
  7.473                        clock_div_1MHZ_10HZ_0/counter_RNO[6]:C (f)
               +     0.361          cell: ADLIB:AOI1B
  7.834                        clock_div_1MHZ_10HZ_0/counter_RNO[6]:Y (f)
               +     0.300          net: clock_div_1MHZ_10HZ_0/counter_3[6]
  8.134                        clock_div_1MHZ_10HZ_0/counter[6]:D (f)
                                    
  8.134                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     0.823          net: clk_out
  N/C                          clock_div_1MHZ_10HZ_0/counter[6]:CLK (r)
               -     0.635          Library setup time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_10HZ_0/counter[6]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To:                          I2C_SCL
  Delay (ns):                  9.948
  Slack (ns):
  Arrival (ns):                11.978
  Required (ns):
  Clock to Out (ns):           11.978


Expanded Path 1
  From: clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To: I2C_SCL
  data required time                             N/C
  data arrival time                          -   11.978
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     2.030          net: clk_out
  2.030                        clock_div_1MHZ_100KHZ_0/clk_out:CLK (r)
               +     0.583          cell: ADLIB:DFN1P0
  2.613                        clock_div_1MHZ_100KHZ_0/clk_out:Q (f)
               +     2.788          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  5.401                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (f)
               +     0.683          cell: ADLIB:CLKINT
  6.084                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (f)
               +     0.870          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  6.954                        i2c_interface2_0/scl_enable_RNIPKA64:B (f)
               +     0.581          cell: ADLIB:OA1C
  7.535                        i2c_interface2_0/scl_enable_RNIPKA64:Y (f)
               +     1.813          net: scl_enable_RNIPKA64
  9.348                        I2C_SCL_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  9.935                        I2C_SCL_pad/U0/U1:DOUT (f)
               +     0.000          net: I2C_SCL_pad/U0/NET1
  9.935                        I2C_SCL_pad/U0/U0:D (f)
               +     2.043          cell: ADLIB:IOPAD_TRI
  11.978                       I2C_SCL_pad/U0/U0:PAD (f)
               +     0.000          net: I2C_SCL
  11.978                       I2C_SCL (f)
                                    
  11.978                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
                                    
  N/C                          I2C_SCL (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[0]:PRE
  Delay (ns):                  14.732
  Slack (ns):
  Arrival (ns):                14.732
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      14.445

Path 2
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_100KHZ_0/counter[9]:CLR
  Delay (ns):                  14.354
  Slack (ns):
  Arrival (ns):                14.354
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      13.163

Path 3
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[3]:CLR
  Delay (ns):                  13.189
  Slack (ns):
  Arrival (ns):                13.189
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.902

Path 4
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_10HZ_0/counter[2]:CLR
  Delay (ns):                  13.189
  Slack (ns):
  Arrival (ns):                13.189
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.902

Path 5
  From:                        CLK_48MHZ
  To:                          clock_div_1MHZ_100KHZ_0/counter[3]:CLR
  Delay (ns):                  14.063
  Slack (ns):
  Arrival (ns):                14.063
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.730


Expanded Path 1
  From: CLK_48MHZ
  To: clock_div_1MHZ_10HZ_0/counter[0]:PRE
  data required time                             N/C
  data arrival time                          -   14.732
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     3.504          net: CLK_48MHZ_c
  4.411                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.826                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.094          net: CLK_48MHZ_c_0
  7.920                        reset_pulse_0/RESET_34:B (r)
               +     0.527          cell: ADLIB:OR2
  8.447                        reset_pulse_0/RESET_34:Y (r)
               +     6.285          net: reset_pulse_0_RESET_34
  14.732                       clock_div_1MHZ_10HZ_0/counter[0]:PRE (r)
                                    
  14.732                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_26MHZ_1MHZ_0/clk_out:Q (r)
               +     0.552          net: clk_out
  N/C                          clock_div_1MHZ_10HZ_0/counter[0]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1P0
  N/C                          clock_div_1MHZ_10HZ_0/counter[0]:PRE


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_read/U1:Q

SET Register to Register

Path 1
  From:                        read_address_traversal_0/address[4]:CLK
  To:                          read_address_traversal_0/address[9]/U1:D
  Delay (ns):                  6.926
  Slack (ns):
  Arrival (ns):                9.191
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.247

Path 2
  From:                        read_address_traversal_0/address[4]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  7.867
  Slack (ns):
  Arrival (ns):                10.132
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.230

Path 3
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.546
  Slack (ns):
  Arrival (ns):                9.001
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.057

Path 4
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[10]/U1:D
  Delay (ns):                  9.487
  Slack (ns):
  Arrival (ns):                9.942
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.040

Path 5
  From:                        read_address_traversal_0/address[1]:CLK
  To:                          read_address_traversal_0/address[9]/U1:D
  Delay (ns):                  8.507
  Slack (ns):
  Arrival (ns):                8.962
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         9.018


Expanded Path 1
  From: read_address_traversal_0/address[4]:CLK
  To: read_address_traversal_0/address[9]/U1:D
  data required time                             N/C
  data arrival time                          -   9.191
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_read/U1:Q (r)
               +     2.265          net: next_read
  2.265                        read_address_traversal_0/address[4]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  2.783                        read_address_traversal_0/address[4]:Q (r)
               +     0.382          net: read_address_traversal_0_R_ADDRESS_OUT[4]
  3.165                        read_address_traversal_0/address_n6_0_o2_0:B (r)
               +     0.556          cell: ADLIB:OR3B
  3.721                        read_address_traversal_0/address_n6_0_o2_0:Y (f)
               +     0.806          net: read_address_traversal_0/N_24
  4.527                        read_address_traversal_0/address_n6_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  5.107                        read_address_traversal_0/address_n6_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_25
  5.420                        read_address_traversal_0/address_n7_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  6.000                        read_address_traversal_0/address_n7_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_26
  6.313                        read_address_traversal_0/address_n8_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  6.893                        read_address_traversal_0/address_n8_0_o2:Y (f)
               +     0.313          net: read_address_traversal_0/N_27
  7.206                        read_address_traversal_0/address_n9_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.786                        read_address_traversal_0/address_n9_0_o2:Y (f)
               +     0.642          net: read_address_traversal_0/N_28
  8.428                        read_address_traversal_0/address[9]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  8.891                        read_address_traversal_0/address[9]/U0:Y (f)
               +     0.300          net: read_address_traversal_0/address[9]/Y
  9.191                        read_address_traversal_0/address[9]/U1:D (f)
                                    
  9.191                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     0.455          net: next_read
  N/C                          read_address_traversal_0/address[9]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[9]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[9]/U1:CLR
  Delay (ns):                  12.363
  Slack (ns):
  Arrival (ns):                12.363
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      12.173

Path 2
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[6]/U1:CLR
  Delay (ns):                  11.973
  Slack (ns):
  Arrival (ns):                11.973
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.190

Path 3
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[0]:CLR
  Delay (ns):                  10.979
  Slack (ns):
  Arrival (ns):                10.979
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.789

Path 4
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[7]/U1:CLR
  Delay (ns):                  11.819
  Slack (ns):
  Arrival (ns):                11.819
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.743

Path 5
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[9]/U1:CLR
  Delay (ns):                  10.654
  Slack (ns):
  Arrival (ns):                10.654
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.464


Expanded Path 1
  From: RESET_IN_L8
  To: read_address_traversal_0/address[9]/U1:CLR
  data required time                             N/C
  data arrival time                          -   12.363
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.131          net: RESET_IN_L8_c
  4.027                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.442                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     4.221          net: RESET_IN_L8_c_0
  8.663                        reset_pulse_0/RESET_21:A (r)
               +     0.415          cell: ADLIB:OR2
  9.078                        reset_pulse_0/RESET_21:Y (r)
               +     3.285          net: reset_pulse_0_RESET_21
  12.363                       read_address_traversal_0/address[9]/U1:CLR (r)
                                    
  12.363                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     0.455          net: next_read
  N/C                          read_address_traversal_0/address[9]/U1:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[9]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_write/U1:Q

SET Register to Register

Path 1
  From:                        write_address_traversal_0/address[2]:CLK
  To:                          write_address_traversal_0/address[11]/U1:D
  Delay (ns):                  8.079
  Slack (ns):
  Arrival (ns):                9.642
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.815

Path 2
  From:                        write_address_traversal_0/address[0]:CLK
  To:                          write_address_traversal_0/address[11]/U1:D
  Delay (ns):                  7.605
  Slack (ns):
  Arrival (ns):                9.168
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.341

Path 3
  From:                        write_address_traversal_0/address[5]:CLK
  To:                          write_address_traversal_0/address[11]/U1:D
  Delay (ns):                  7.535
  Slack (ns):
  Arrival (ns):                9.093
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.266

Path 4
  From:                        write_address_traversal_0/address[10]/U1:CLK
  To:                          write_address_traversal_0/address[15]/U1:D
  Delay (ns):                  8.181
  Slack (ns):
  Arrival (ns):                9.417
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.210

Path 5
  From:                        write_address_traversal_0/address[6]/U1:CLK
  To:                          write_address_traversal_0/address[11]/U1:D
  Delay (ns):                  7.503
  Slack (ns):
  Arrival (ns):                8.956
  Required (ns):
  Setup (ns):                  0.511
  Minimum Period (ns):         8.129


Expanded Path 1
  From: write_address_traversal_0/address[2]:CLK
  To: write_address_traversal_0/address[11]/U1:D
  data required time                             N/C
  data arrival time                          -   9.642
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_write/U1:Q (r)
               +     1.563          net: next_write
  1.563                        write_address_traversal_0/address[2]:CLK (r)
               +     0.518          cell: ADLIB:DFN1C0
  2.081                        write_address_traversal_0/address[2]:Q (r)
               +     1.552          net: write_address_traversal_0_W_ADDRESS_OUT[2]
  3.633                        write_address_traversal_0/address_m2_0_a2_2:B (r)
               +     0.556          cell: ADLIB:NOR3C
  4.189                        write_address_traversal_0/address_m2_0_a2_2:Y (r)
               +     0.315          net: write_address_traversal_0/address_m2_0_a2_2
  4.504                        write_address_traversal_0/address_m2_0_a2:A (r)
               +     0.593          cell: ADLIB:NOR3B
  5.097                        write_address_traversal_0/address_m2_0_a2:Y (r)
               +     0.302          net: write_address_traversal_0/address_N_5_mux_0_0
  5.399                        write_address_traversal_0/address_n8_0_o2:A (r)
               +     0.435          cell: ADLIB:OR2B
  5.834                        write_address_traversal_0/address_n8_0_o2:Y (f)
               +     0.303          net: write_address_traversal_0/N_27
  6.137                        write_address_traversal_0/address_n9_0_o2:B (f)
               +     0.576          cell: ADLIB:OR2A
  6.713                        write_address_traversal_0/address_n9_0_o2:Y (f)
               +     0.313          net: write_address_traversal_0/N_28
  7.026                        write_address_traversal_0/address_n10_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  7.606                        write_address_traversal_0/address_n10_0_o2:Y (f)
               +     0.379          net: write_address_traversal_0/N_29
  7.985                        write_address_traversal_0/address_n11_0_o2:B (f)
               +     0.580          cell: ADLIB:OR2A
  8.565                        write_address_traversal_0/address_n11_0_o2:Y (f)
               +     0.299          net: write_address_traversal_0/N_30
  8.864                        write_address_traversal_0/address[11]/U0:S (f)
               +     0.463          cell: ADLIB:MX2
  9.327                        write_address_traversal_0/address[11]/U0:Y (f)
               +     0.315          net: write_address_traversal_0/address[11]/Y
  9.642                        write_address_traversal_0/address[11]/U1:D (f)
                                    
  9.642                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     1.338          net: next_write
  N/C                          write_address_traversal_0/address[11]/U1:CLK (r)
               -     0.511          Library setup time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[11]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        RESET_IN_L8
  To:                          write_address_traversal_0/chip_select:CLR
  Delay (ns):                  12.033
  Slack (ns):
  Arrival (ns):                12.033
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.333

Path 2
  From:                        RESET_IN_L8
  To:                          write_address_traversal_0/address[3]:CLR
  Delay (ns):                  11.467
  Slack (ns):
  Arrival (ns):                11.467
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.274

Path 3
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[4]:CLR
  Delay (ns):                  11.399
  Slack (ns):
  Arrival (ns):                11.399
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      11.207

Path 4
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[12]:CLR
  Delay (ns):                  11.983
  Slack (ns):
  Arrival (ns):                11.983
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.851

Path 5
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[17]:CLR
  Delay (ns):                  11.728
  Slack (ns):
  Arrival (ns):                11.728
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.817


Expanded Path 1
  From: RESET_IN_L8
  To: write_address_traversal_0/chip_select:CLR
  data required time                             N/C
  data arrival time                          -   12.033
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.857                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     3.131          net: RESET_IN_L8_c
  4.027                        RESET_IN_L8_pad_RNIGSK6:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.442                        RESET_IN_L8_pad_RNIGSK6:Y (r)
               +     5.076          net: RESET_IN_L8_c_0
  9.518                        reset_pulse_0/RESET_39:A (r)
               +     0.415          cell: ADLIB:OR2
  9.933                        reset_pulse_0/RESET_39:Y (r)
               +     2.100          net: reset_pulse_0_RESET_39
  12.033                       write_address_traversal_0/chip_select:CLR (r)
                                    
  12.033                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     0.965          net: next_write
  N/C                          write_address_traversal_0/chip_select:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/chip_select:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/next_b/U1:Q

SET Register to Register

Path 1
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[0]/U1:D
  Delay (ns):                  5.015
  Slack (ns):
  Arrival (ns):                5.541
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.654

Path 2
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[6]/U1:D
  Delay (ns):                  4.663
  Slack (ns):
  Arrival (ns):                5.189
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.567

Path 3
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[4]/U1:D
  Delay (ns):                  5.098
  Slack (ns):
  Arrival (ns):                5.624
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.547

Path 4
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[1]/U1:D
  Delay (ns):                  4.796
  Slack (ns):
  Arrival (ns):                5.322
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.435

Path 5
  From:                        read_buffer_0/position[1]:CLK
  To:                          read_buffer_0/byte_out[3]/U1:D
  Delay (ns):                  3.922
  Slack (ns):
  Arrival (ns):                4.448
  Required (ns):
  Setup (ns):                  0.480
  Minimum Period (ns):         4.402


Expanded Path 1
  From: read_buffer_0/position[1]:CLK
  To: read_buffer_0/byte_out[0]/U1:D
  data required time                             N/C
  data arrival time                          -   5.541
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  0.526                        read_buffer_0/position[1]:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  1.183                        read_buffer_0/position[1]:Q (f)
               +     1.300          net: read_buffer_0/position[1]
  2.483                        read_buffer_0/byte_out_RNO_1[0]:S (f)
               +     0.428          cell: ADLIB:MX2
  2.911                        read_buffer_0/byte_out_RNO_1[0]:Y (r)
               +     0.963          net: read_buffer_0/N_63
  3.874                        read_buffer_0/byte_out_RNO[0]:B (r)
               +     0.522          cell: ADLIB:MX2
  4.396                        read_buffer_0/byte_out_RNO[0]:Y (r)
               +     0.310          net: read_buffer_0/byte_out_6[0]
  4.706                        read_buffer_0/byte_out[0]/U0:B (r)
               +     0.522          cell: ADLIB:MX2
  5.228                        read_buffer_0/byte_out[0]/U0:Y (r)
               +     0.313          net: read_buffer_0/byte_out[0]/Y
  5.541                        read_buffer_0/byte_out[0]/U1:D (r)
                                    
  5.541                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     1.367          net: next_b
  N/C                          read_buffer_0/byte_out[0]/U1:CLK (r)
               -     0.480          Library setup time: ADLIB:DFN1C0
  N/C                          read_buffer_0/byte_out[0]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        read_buffer_0/byte_out[4]/U1:CLK
  To:                          DS4
  Delay (ns):                  8.161
  Slack (ns):
  Arrival (ns):                9.718
  Required (ns):
  Clock to Out (ns):           9.718

Path 2
  From:                        read_buffer_0/byte_out[6]/U1:CLK
  To:                          DS6
  Delay (ns):                  7.930
  Slack (ns):
  Arrival (ns):                9.032
  Required (ns):
  Clock to Out (ns):           9.032

Path 3
  From:                        read_buffer_0/byte_out[2]/U1:CLK
  To:                          DS2
  Delay (ns):                  7.167
  Slack (ns):
  Arrival (ns):                8.370
  Required (ns):
  Clock to Out (ns):           8.370

Path 4
  From:                        read_buffer_0/byte_out[1]/U1:CLK
  To:                          DS1
  Delay (ns):                  6.822
  Slack (ns):
  Arrival (ns):                8.189
  Required (ns):
  Clock to Out (ns):           8.189

Path 5
  From:                        read_buffer_0/byte_out[0]/U1:CLK
  To:                          DS0
  Delay (ns):                  6.035
  Slack (ns):
  Arrival (ns):                7.402
  Required (ns):
  Clock to Out (ns):           7.402


Expanded Path 1
  From: read_buffer_0/byte_out[4]/U1:CLK
  To: DS4
  data required time                             N/C
  data arrival time                          -   9.718
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/next_b/U1:Q (r)
               +     1.557          net: next_b
  1.557                        read_buffer_0/byte_out[4]/U1:CLK (r)
               +     0.657          cell: ADLIB:DFN1C0
  2.214                        read_buffer_0/byte_out[4]/U1:Q (f)
               +     5.193          net: DS4_c
  7.407                        DS4_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  7.994                        DS4_pad/U0/U1:DOUT (f)
               +     0.000          net: DS4_pad/U0/NET1
  7.994                        DS4_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  9.718                        DS4_pad/U0/U0:PAD (f)
               +     0.000          net: DS4
  9.718                        DS4 (f)
                                    
  9.718                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
                                    
  N/C                          DS4 (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[0]:CLR
  Delay (ns):                  11.048
  Slack (ns):
  Arrival (ns):                11.048
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.787

Path 2
  From:                        CLK_48MHZ
  To:                          read_buffer_0/position[1]:CLR
  Delay (ns):                  10.830
  Slack (ns):
  Arrival (ns):                10.830
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      10.569

Path 3
  From:                        RESET_IN_L8
  To:                          read_buffer_0/position[0]:CLR
  Delay (ns):                  9.714
  Slack (ns):
  Arrival (ns):                9.714
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.453

Path 4
  From:                        RESET_IN_L8
  To:                          read_buffer_0/position[1]:CLR
  Delay (ns):                  9.496
  Slack (ns):
  Arrival (ns):                9.496
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.235

Path 5
  From:                        RESET_IN_L8
  To:                          read_buffer_0/byte_out[1]/U1:CLR
  Delay (ns):                  10.172
  Slack (ns):
  Arrival (ns):                10.172
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      9.070


Expanded Path 1
  From: CLK_48MHZ
  To: read_buffer_0/position[0]:CLR
  data required time                             N/C
  data arrival time                          -   11.048
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     3.504          net: CLK_48MHZ_c
  4.411                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.826                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.317          net: CLK_48MHZ_c_0
  8.143                        reset_pulse_0/RESET_37:B (r)
               +     0.527          cell: ADLIB:OR2
  8.670                        reset_pulse_0/RESET_37:Y (r)
               +     2.378          net: reset_pulse_0_RESET_37
  11.048                       read_buffer_0/position[0]:CLR (r)
                                    
  11.048                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/next_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/next_b/U1:Q (r)
               +     0.526          net: next_b
  N/C                          read_buffer_0/position[0]:CLK (r)
               -     0.265          Library recovery time: ADLIB:DFN1C0
  N/C                          read_buffer_0/position[0]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain spi_mode_config2_0/ss_b/U1:Q

SET Register to Register

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/mosi_d:D
  Delay (ns):                  4.479
  Slack (ns):
  Arrival (ns):                10.077
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.847

Path 2
  From:                        spi_master_0/chip_rdy_0:G
  To:                          spi_master_0/state_d[1]:D
  Delay (ns):                  3.765
  Slack (ns):
  Arrival (ns):                9.363
  Required (ns):
  Setup (ns):                  0.671
  Minimum Period (ns):         5.133


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: spi_master_0/mosi_d:D
  data required time                             N/C
  data arrival time                          -   10.077
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     3.397          net: spi_mode_config2_0/ss_b_i
  3.397                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  4.037                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.850          net: SS_c
  4.887                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  5.216                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  5.598                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  6.091                        spi_master_0/chip_rdy_0:Q (r)
               +     0.337          net: spi_master_0_chip_rdy_0
  6.428                        spi_master_0/sck_q_RNIGKR3[1]:A (r)
               +     0.592          cell: ADLIB:NOR3A
  7.020                        spi_master_0/sck_q_RNIGKR3[1]:Y (r)
               +     0.310          net: spi_master_0/N_131
  7.330                        spi_master_0/state_q_RNIB6A31[1]:B (r)
               +     0.803          cell: ADLIB:OA1C
  8.133                        spi_master_0/state_q_RNIB6A31[1]:Y (r)
               +     0.313          net: spi_master_0/N_140
  8.446                        spi_master_0/state_d_8_m_i_o3[1]:B (r)
               +     0.459          cell: ADLIB:OR2A
  8.905                        spi_master_0/state_d_8_m_i_o3[1]:Y (r)
               +     0.300          net: spi_master_0/N_71
  9.205                        spi_master_0/mosi_d_11_iv_i:C (r)
               +     0.572          cell: ADLIB:AND3C
  9.777                        spi_master_0/mosi_d_11_iv_i:Y (f)
               +     0.300          net: spi_master_0/N_28
  10.077                       spi_master_0/mosi_d:D (f)
                                    
  10.077                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     3.397          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.864          net: SS_c
  N/C                          spi_master_0/mosi_d:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/mosi_d:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        MISO
  To:                          spi_master_0/data_d[0]:D
  Delay (ns):                  9.738
  Slack (ns):
  Arrival (ns):                9.738
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         5.520

Path 2
  From:                        MISO
  To:                          spi_master_0/chip_rdy_0:D
  Delay (ns):                  6.754
  Slack (ns):
  Arrival (ns):                6.754
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         1.827

Path 3
  From:                        MISO
  To:                          spi_master_0/chip_rdy:D
  Delay (ns):                  3.977
  Slack (ns):
  Arrival (ns):                3.977
  Required (ns):
  Setup (ns):                  0.671
  External Setup (ns):         -0.950


Expanded Path 1
  From: MISO
  To: spi_master_0/data_d[0]:D
  data required time                             N/C
  data arrival time                          -   9.738
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        MISO (r)
               +     0.000          net: MISO
  0.000                        MISO_pad/U0/U0:PAD (r)
               +     0.857          cell: ADLIB:IOPAD_IN
  0.857                        MISO_pad/U0/U0:Y (r)
               +     0.000          net: MISO_pad/U0/NET1
  0.857                        MISO_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.896                        MISO_pad/U0/U1:Y (r)
               +     3.920          net: MISO_c
  4.816                        MISO_pad_RNIC06:A (r)
               +     0.415          cell: ADLIB:BUFF
  5.231                        MISO_pad_RNIC06:Y (r)
               +     1.477          net: MISO_c_0
  6.708                        spi_master_0/data_d_RNO_2[0]:A (r)
               +     0.593          cell: ADLIB:MX2C
  7.301                        spi_master_0/data_d_RNO_2[0]:Y (f)
               +     0.331          net: spi_master_0/N_57
  7.632                        spi_master_0/data_d_RNO_0[0]:B (f)
               +     0.572          cell: ADLIB:NOR3B
  8.204                        spi_master_0/data_d_RNO_0[0]:Y (f)
               +     0.789          net: spi_master_0/N_120
  8.993                        spi_master_0/data_d_RNO[0]:A (f)
               +     0.435          cell: ADLIB:NOR3
  9.428                        spi_master_0/data_d_RNO[0]:Y (r)
               +     0.310          net: spi_master_0/N_44
  9.738                        spi_master_0/data_d[0]:D (r)
                                    
  9.738                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     3.397          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.852          net: SS_c
  N/C                          spi_master_0/data_d[0]:G (r)
               -     0.671          Library setup time: ADLIB:DLN0C0
  N/C                          spi_master_0/data_d[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        spi_master_0/chip_rdy_0:G
  To:                          SPI_SCK
  Delay (ns):                  7.137
  Slack (ns):
  Arrival (ns):                12.735
  Required (ns):
  Clock to Out (ns):           12.735


Expanded Path 1
  From: spi_master_0/chip_rdy_0:G
  To: SPI_SCK
  data required time                             N/C
  data arrival time                          -   12.735
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  0.000                        spi_mode_config2_0/ss_b/U1:Q (r)
               +     3.397          net: spi_mode_config2_0/ss_b_i
  3.397                        spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  4.037                        spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.850          net: SS_c
  4.887                        spi_master_0/ctr_q_RNIBTOP2[1]:A (r)
               +     0.329          cell: ADLIB:AO1C
  5.216                        spi_master_0/ctr_q_RNIBTOP2[1]:Y (f)
               +     0.382          net: spi_master_0/ctr_q_RNIBTOP2[1]
  5.598                        spi_master_0/chip_rdy_0:G (f)
               +     0.493          cell: ADLIB:DLN1
  6.091                        spi_master_0/chip_rdy_0:Q (r)
               +     1.694          net: spi_master_0_chip_rdy_0
  7.785                        spi_master_0/state_q_RNIU1R21[1]:B (r)
               +     0.321          cell: ADLIB:NOR3A
  8.106                        spi_master_0/state_q_RNIU1R21[1]:Y (f)
               +     2.318          net: SPI_SCK_c
  10.424                       SPI_SCK_pad/U0/U1:D (f)
               +     0.587          cell: ADLIB:IOTRI_OB_EB
  11.011                       SPI_SCK_pad/U0/U1:DOUT (f)
               +     0.000          net: SPI_SCK_pad/U0/NET1
  11.011                       SPI_SCK_pad/U0/U0:D (f)
               +     1.724          cell: ADLIB:IOPAD_TRI
  12.735                       SPI_SCK_pad/U0/U0:PAD (f)
               +     0.000          net: SPI_SCK
  12.735                       SPI_SCK (f)
                                    
  12.735                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
                                    
  N/C                          SPI_SCK (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        CLK_48MHZ
  To:                          spi_master_0/state_d[1]:CLR
  Delay (ns):                  12.231
  Slack (ns):
  Arrival (ns):                12.231
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.595

Path 2
  From:                        CLK_48MHZ
  To:                          spi_master_0/mosi_d:CLR
  Delay (ns):                  12.231
  Slack (ns):
  Arrival (ns):                12.231
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.595

Path 3
  From:                        CLK_48MHZ
  To:                          spi_master_0/sck_d[0]:PRE
  Delay (ns):                  12.212
  Slack (ns):
  Arrival (ns):                12.212
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.588

Path 4
  From:                        CLK_48MHZ
  To:                          spi_master_0/sck_d[1]:CLR
  Delay (ns):                  12.194
  Slack (ns):
  Arrival (ns):                12.194
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.574

Path 5
  From:                        CLK_48MHZ
  To:                          spi_master_0/data_d[3]:CLR
  Delay (ns):                  12.088
  Slack (ns):
  Arrival (ns):                12.088
  Required (ns):
  Recovery (ns):               0.265
  External Recovery (ns):      7.464


Expanded Path 1
  From: CLK_48MHZ
  To: spi_master_0/state_d[1]:CLR
  data required time                             N/C
  data arrival time                          -   12.231
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.868          cell: ADLIB:IOPAD_IN
  0.868                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.868                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.039          cell: ADLIB:IOIN_IB
  0.907                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     3.504          net: CLK_48MHZ_c
  4.411                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.415          cell: ADLIB:BUFF
  4.826                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     3.305          net: CLK_48MHZ_c_0
  8.131                        reset_pulse_0/RESET_31:B (r)
               +     0.527          cell: ADLIB:OR2
  8.658                        reset_pulse_0/RESET_31:Y (r)
               +     3.573          net: reset_pulse_0_RESET_31
  12.231                       spi_master_0/state_d[1]:CLR (r)
                                    
  12.231                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          spi_mode_config2_0/ss_b/U1:Q
               +     0.000          Clock source
  N/C                          spi_mode_config2_0/ss_b/U1:Q (r)
               +     3.397          net: spi_mode_config2_0/ss_b_i
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:A (r)
               +     0.640          cell: ADLIB:CLKINT
  N/C                          spi_mode_config2_0/ss_b_RNIRM7C:Y (r)
               +     0.864          net: SS_c
  N/C                          spi_master_0/state_d[1]:G (r)
               -     0.265          Library recovery time: ADLIB:DLN0C0
  N/C                          spi_master_0/state_d[1]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

