

================================================================
== Vitis HLS Report for 'process_word'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.253 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218                 |process_word_Pipeline_VITIS_LOOP_113_1                 |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
        |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238  |process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261                 |process_word_Pipeline_VITIS_LOOP_142_4                 |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      157|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      423|     2663|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      427|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      458|     3247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218                 |process_word_Pipeline_VITIS_LOOP_113_1                 |        0|   0|  117|  1035|    0|
    |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261                 |process_word_Pipeline_VITIS_LOOP_142_4                 |        0|   0|  260|  1197|    0|
    |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238  |process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |        0|   0|   46|   431|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                             |                                                       |        0|   0|  423|  2663|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_293_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln114_fu_328_p2       |         +|   0|  0|  13|           6|           5|
    |first_wrd_fu_340_p2       |      icmp|   0|  0|  11|           8|           1|
    |last_wrd_fu_317_p2        |      icmp|   0|  0|  11|           8|           8|
    |select_ln186_1_fu_354_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_2_fu_362_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_3_fu_370_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_4_fu_378_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_5_fu_386_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_6_fu_394_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_7_fu_402_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_8_fu_410_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_fu_346_p3    |    select|   0|  0|   2|           1|           1|
    |shl_ln106_fu_303_p2       |       shl|   0|  0|  92|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 157|          36|          58|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  37|          7|    1|          7|
    |lb_address0                 |  14|          3|    3|          9|
    |lb_ce0                      |  14|          3|    1|          3|
    |line_buffer_m_0_address0    |  14|          3|    8|         24|
    |line_buffer_m_0_address1    |  14|          3|    8|         24|
    |line_buffer_m_0_ce0         |  14|          3|    1|          3|
    |line_buffer_m_0_ce1         |  14|          3|    1|          3|
    |line_buffer_m_0_we0         |   9|          2|    1|          2|
    |line_buffer_m_0_we1         |   9|          2|    1|          2|
    |line_buffer_m_1_address0    |  14|          3|    8|         24|
    |line_buffer_m_1_address1    |  14|          3|    8|         24|
    |line_buffer_m_1_ce0         |  14|          3|    1|          3|
    |line_buffer_m_1_ce1         |  14|          3|    1|          3|
    |line_buffer_m_1_we0         |   9|          2|    1|          2|
    |line_buffer_m_1_we1         |   9|          2|    1|          2|
    |line_buffer_m_2_address0    |  14|          3|    8|         24|
    |line_buffer_m_2_address1    |  14|          3|    8|         24|
    |line_buffer_m_2_ce0         |  14|          3|    1|          3|
    |line_buffer_m_2_ce1         |  14|          3|    1|          3|
    |line_buffer_m_2_we0         |   9|          2|    1|          2|
    |line_buffer_m_2_we1         |   9|          2|    1|          2|
    |old_word_buffer_m_address0  |  14|          3|    8|         24|
    |old_word_buffer_m_address1  |  14|          3|    8|         24|
    |old_word_buffer_m_ce0       |  14|          3|    1|          3|
    |old_word_buffer_m_ce1       |  14|          3|    1|          3|
    |rb_address0                 |  14|          3|    3|          9|
    |rb_ce0                      |  14|          3|    1|          3|
    |word_buffer_m_address0      |  14|          3|    8|         24|
    |word_buffer_m_address1      |  14|          3|    8|         24|
    |word_buffer_m_ce0           |  14|          3|    1|          3|
    |word_buffer_m_ce1           |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 427|         91|  105|        313|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln114_reg_450                                                              |  6|   0|    6|          0|
    |ap_CS_fsm                                                                      |  6|   0|    6|          0|
    |first_wrd_reg_460                                                              |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg                 |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg                 |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg  |  1|   0|    1|          0|
    |last_wrd_reg_445                                                               |  1|   0|    1|          0|
    |select_ln186_1_reg_470                                                         |  1|   0|    1|          0|
    |select_ln186_2_reg_475                                                         |  1|   0|    1|          0|
    |select_ln186_3_reg_480                                                         |  1|   0|    1|          0|
    |select_ln186_4_reg_485                                                         |  1|   0|    1|          0|
    |select_ln186_5_reg_490                                                         |  1|   0|    1|          0|
    |select_ln186_6_reg_495                                                         |  1|   0|    1|          0|
    |select_ln186_7_reg_500                                                         |  1|   0|    1|          0|
    |select_ln186_8_reg_505                                                         |  1|   0|    1|          0|
    |select_ln186_reg_465                                                           |  1|   0|    1|          0|
    |slices_per_line_reg_440                                                        |  5|   0|    5|          0|
    |tmp_reg_433                                                                    |  1|   0|    4|          3|
    |trunc_ln114_reg_455                                                            |  3|   0|    3|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 35|   0|   38|          3|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|word_buffer_m_address0      |  out|    8|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_ce0           |  out|    1|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_q0            |   in|    2|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_address1      |  out|    8|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_ce1           |  out|    1|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_q1            |   in|    2|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_offset        |   in|    1|     ap_none|  word_buffer_m_offset|        scalar|
|old_word_buffer_m_address0  |  out|    8|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_ce0       |  out|    1|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_q0        |   in|    2|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_address1  |  out|    8|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_ce1       |  out|    1|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_q1        |   in|    2|   ap_memory|     old_word_buffer_m|         array|
|lb_address0                 |  out|    3|   ap_memory|                    lb|         array|
|lb_ce0                      |  out|    1|   ap_memory|                    lb|         array|
|lb_q0                       |   in|    1|   ap_memory|                    lb|         array|
|rb_address0                 |  out|    3|   ap_memory|                    rb|         array|
|rb_ce0                      |  out|    1|   ap_memory|                    rb|         array|
|rb_q0                       |   in|    1|   ap_memory|                    rb|         array|
|line_buffer_m_0_address0    |  out|    8|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_ce0         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_we0         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_d0          |  out|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_q0          |   in|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_address1    |  out|    8|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_ce1         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_we1         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_d1          |  out|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_q1          |   in|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_1_address0    |  out|    8|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_ce0         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_we0         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_d0          |  out|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_q0          |   in|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_address1    |  out|    8|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_ce1         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_we1         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_d1          |  out|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_q1          |   in|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_2_address0    |  out|    8|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_ce0         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_we0         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_d0          |  out|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_q0          |   in|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_address1    |  out|    8|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_ce1         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_we1         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_d1          |  out|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_q1          |   in|    2|   ap_memory|       line_buffer_m_2|         array|
|p_read                      |   in|    1|     ap_none|                p_read|        scalar|
|p_read1                     |   in|    1|     ap_none|               p_read1|        scalar|
|p_read2                     |   in|    1|     ap_none|               p_read2|        scalar|
|p_read3                     |   in|    1|     ap_none|               p_read3|        scalar|
|p_read4                     |   in|    1|     ap_none|               p_read4|        scalar|
|p_read5                     |   in|    1|     ap_none|               p_read5|        scalar|
|p_read6                     |   in|    1|     ap_none|               p_read6|        scalar|
|p_read7                     |   in|    1|     ap_none|               p_read7|        scalar|
|p_read8                     |   in|    1|     ap_none|               p_read8|        scalar|
|p_read9                     |   in|    1|     ap_none|               p_read9|        scalar|
|p_read10                    |   in|    1|     ap_none|              p_read10|        scalar|
|p_read11                    |   in|    1|     ap_none|              p_read11|        scalar|
|p_read12                    |   in|    1|     ap_none|              p_read12|        scalar|
|p_read13                    |   in|    1|     ap_none|              p_read13|        scalar|
|p_read14                    |   in|    1|     ap_none|              p_read14|        scalar|
|p_read15                    |   in|    1|     ap_none|              p_read15|        scalar|
|p_read16                    |   in|    1|     ap_none|              p_read16|        scalar|
|p_read17                    |   in|    1|     ap_none|              p_read17|        scalar|
|conv_out_buffer_m_address0  |  out|    7|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_ce0       |  out|    1|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_we0       |  out|    1|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_d0        |  out|    5|   ap_memory|     conv_out_buffer_m|         array|
|log_width                   |   in|    3|     ap_none|             log_width|        scalar|
|words_per_image             |   in|    5|     ap_none|       words_per_image|        scalar|
|wrd                         |   in|    8|     ap_none|                   wrd|        scalar|
+----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wrd_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wrd" [Accel.cpp:125]   --->   Operation 7 'read' 'wrd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%words_per_image_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_image" [Accel.cpp:125]   --->   Operation 8 'read' 'words_per_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%log_width_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %log_width" [Accel.cpp:125]   --->   Operation 9 'read' 'log_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset" [Accel.cpp:125]   --->   Operation 10 'read' 'word_buffer_m_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %word_buffer_m_offset_read, i3 0" [Accel.cpp:125]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %log_width_read" [Accel.cpp:106]   --->   Operation 12 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln106 = add i4 %zext_ln106, i4 13" [Accel.cpp:106]   --->   Operation 13 'add' 'add_ln106' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i4 %add_ln106" [Accel.cpp:106]   --->   Operation 14 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.55ns)   --->   "%shl_ln106 = shl i32 1, i32 %sext_ln106" [Accel.cpp:106]   --->   Operation 15 'shl' 'shl_ln106' <Predicate = true> <Delay = 0.55> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%slices_per_line = trunc i32 %shl_ln106"   --->   Operation 16 'trunc' 'slices_per_line' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i5 %words_per_image_read"   --->   Operation 17 'zext' 'zext_ln1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.58ns)   --->   "%last_wrd = icmp_eq  i8 %zext_ln1019, i8 %wrd_read"   --->   Operation 18 'icmp' 'last_wrd' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs = zext i5 %slices_per_line"   --->   Operation 19 'zext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln114 = add i6 %rhs, i6 56" [Accel.cpp:114]   --->   Operation 20 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i6 %add_ln114" [Accel.cpp:114]   --->   Operation 21 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.41ns)   --->   "%call_ln114 = call void @process_word_Pipeline_VITIS_LOOP_113_1, i3 %trunc_ln114, i1 %word_buffer_m_offset_read, i2 %old_word_buffer_m, i1 %lb, i1 %rb, i4 %tmp, i2 %line_buffer_m_2, i6 %add_ln114, i1 %last_wrd, i2 %word_buffer_m" [Accel.cpp:114]   --->   Operation 22 'call' 'call_ln114' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.58ns)   --->   "%first_wrd = icmp_eq  i8 %wrd_read, i8 0"   --->   Operation 23 'icmp' 'first_wrd' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln114 = call void @process_word_Pipeline_VITIS_LOOP_113_1, i3 %trunc_ln114, i1 %word_buffer_m_offset_read, i2 %old_word_buffer_m, i1 %lb, i1 %rb, i4 %tmp, i2 %line_buffer_m_2, i6 %add_ln114, i1 %last_wrd, i2 %word_buffer_m" [Accel.cpp:114]   --->   Operation 24 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17" [Accel.cpp:125]   --->   Operation 25 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read16" [Accel.cpp:125]   --->   Operation 26 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15" [Accel.cpp:125]   --->   Operation 27 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14" [Accel.cpp:125]   --->   Operation 28 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13" [Accel.cpp:125]   --->   Operation 29 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12" [Accel.cpp:125]   --->   Operation 30 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11" [Accel.cpp:125]   --->   Operation 31 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10" [Accel.cpp:125]   --->   Operation 32 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9" [Accel.cpp:125]   --->   Operation 33 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8" [Accel.cpp:125]   --->   Operation 34 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read7" [Accel.cpp:125]   --->   Operation 35 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6" [Accel.cpp:125]   --->   Operation 36 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read5" [Accel.cpp:125]   --->   Operation 37 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4" [Accel.cpp:125]   --->   Operation 38 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read3" [Accel.cpp:125]   --->   Operation 39 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2" [Accel.cpp:125]   --->   Operation 40 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1" [Accel.cpp:125]   --->   Operation 41 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_read19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read" [Accel.cpp:125]   --->   Operation 42 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln186 = select i1 %word_buffer_m_offset_read, i1 %p_read_1, i1 %p_read_2"   --->   Operation 43 'select' 'select_ln186' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln186_1 = select i1 %word_buffer_m_offset_read, i1 %p_read_3, i1 %p_read_4"   --->   Operation 44 'select' 'select_ln186_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln186_2 = select i1 %word_buffer_m_offset_read, i1 %p_read_5, i1 %p_read_6"   --->   Operation 45 'select' 'select_ln186_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln186_3 = select i1 %word_buffer_m_offset_read, i1 %p_read_7, i1 %p_read_8"   --->   Operation 46 'select' 'select_ln186_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln186_4 = select i1 %word_buffer_m_offset_read, i1 %p_read_9, i1 %p_read_10"   --->   Operation 47 'select' 'select_ln186_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln186_5 = select i1 %word_buffer_m_offset_read, i1 %p_read_11, i1 %p_read_12"   --->   Operation 48 'select' 'select_ln186_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.27ns)   --->   "%select_ln186_6 = select i1 %word_buffer_m_offset_read, i1 %p_read_13, i1 %p_read_14"   --->   Operation 49 'select' 'select_ln186_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln186_7 = select i1 %word_buffer_m_offset_read, i1 %p_read_15, i1 %p_read_16"   --->   Operation 50 'select' 'select_ln186_7' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln186_8 = select i1 %word_buffer_m_offset_read, i1 %p_read_17, i1 %p_read19"   --->   Operation 51 'select' 'select_ln186_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (2.71ns)   --->   "%call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, i4 %tmp, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i2 %line_buffer_m_2, i1 %select_ln186, i1 %select_ln186_1, i1 %select_ln186_2, i1 %select_ln186_3, i1 %select_ln186_4, i1 %select_ln186_5, i1 %select_ln186_6, i1 %select_ln186_7, i1 %select_ln186_8, i1 %word_buffer_m_offset_read, i5 %conv_out_buffer_m" [Accel.cpp:125]   --->   Operation 52 'call' 'call_ln125' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2, i4 %tmp, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i2 %line_buffer_m_2, i1 %select_ln186, i1 %select_ln186_1, i1 %select_ln186_2, i1 %select_ln186_3, i1 %select_ln186_4, i1 %select_ln186_5, i1 %select_ln186_6, i1 %select_ln186_7, i1 %select_ln186_8, i1 %word_buffer_m_offset_read, i5 %conv_out_buffer_m" [Accel.cpp:125]   --->   Operation 53 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 54 [2/2] (3.41ns)   --->   "%call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_142_4, i4 %tmp, i2 %word_buffer_m, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i5 %slices_per_line, i1 %lb, i1 %rb, i1 %first_wrd, i2 %old_word_buffer_m" [Accel.cpp:125]   --->   Operation 54 'call' 'call_ln125' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln125 = call void @process_word_Pipeline_VITIS_LOOP_142_4, i4 %tmp, i2 %word_buffer_m, i2 %line_buffer_m_0, i2 %line_buffer_m_1, i5 %slices_per_line, i1 %lb, i1 %rb, i1 %first_wrd, i2 %old_word_buffer_m" [Accel.cpp:125]   --->   Operation 55 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln176 = ret" [Accel.cpp:176]   --->   Operation 56 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ word_buffer_m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ old_word_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ log_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ words_per_image]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wrd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wrd_read                  (read          ) [ 0000000]
words_per_image_read      (read          ) [ 0000000]
log_width_read            (read          ) [ 0000000]
word_buffer_m_offset_read (read          ) [ 0011100]
tmp                       (bitconcatenate) [ 0011111]
zext_ln106                (zext          ) [ 0000000]
add_ln106                 (add           ) [ 0000000]
sext_ln106                (sext          ) [ 0000000]
shl_ln106                 (shl           ) [ 0000000]
slices_per_line           (trunc         ) [ 0011111]
zext_ln1019               (zext          ) [ 0000000]
last_wrd                  (icmp          ) [ 0010000]
rhs                       (zext          ) [ 0000000]
add_ln114                 (add           ) [ 0010000]
trunc_ln114               (trunc         ) [ 0010000]
first_wrd                 (icmp          ) [ 0011111]
call_ln114                (call          ) [ 0000000]
p_read_1                  (read          ) [ 0000000]
p_read_2                  (read          ) [ 0000000]
p_read_3                  (read          ) [ 0000000]
p_read_4                  (read          ) [ 0000000]
p_read_5                  (read          ) [ 0000000]
p_read_6                  (read          ) [ 0000000]
p_read_7                  (read          ) [ 0000000]
p_read_8                  (read          ) [ 0000000]
p_read_9                  (read          ) [ 0000000]
p_read_10                 (read          ) [ 0000000]
p_read_11                 (read          ) [ 0000000]
p_read_12                 (read          ) [ 0000000]
p_read_13                 (read          ) [ 0000000]
p_read_14                 (read          ) [ 0000000]
p_read_15                 (read          ) [ 0000000]
p_read_16                 (read          ) [ 0000000]
p_read_17                 (read          ) [ 0000000]
p_read19                  (read          ) [ 0000000]
select_ln186              (select        ) [ 0000100]
select_ln186_1            (select        ) [ 0000100]
select_ln186_2            (select        ) [ 0000100]
select_ln186_3            (select        ) [ 0000100]
select_ln186_4            (select        ) [ 0000100]
select_ln186_5            (select        ) [ 0000100]
select_ln186_6            (select        ) [ 0000100]
select_ln186_7            (select        ) [ 0000100]
select_ln186_8            (select        ) [ 0000100]
call_ln125                (call          ) [ 0000000]
call_ln125                (call          ) [ 0000000]
ret_ln176                 (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word_buffer_m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="word_buffer_m_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="old_word_buffer_m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_word_buffer_m"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_m_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_m_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_m_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_out_buffer_m">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_m"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="log_width">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_width"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="words_per_image">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_per_image"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="wrd">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_word_Pipeline_VITIS_LOOP_113_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_word_Pipeline_VITIS_LOOP_142_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="wrd_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wrd_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="words_per_image_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="words_per_image_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="log_width_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_width_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="word_buffer_m_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_buffer_m_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_3_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_4_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_5_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_6_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_7_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_8_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_9_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_10_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_11_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_12_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_13_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_14_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_15_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_16_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_17_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read19_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="2" slack="0"/>
<pin id="223" dir="0" index="4" bw="1" slack="0"/>
<pin id="224" dir="0" index="5" bw="1" slack="0"/>
<pin id="225" dir="0" index="6" bw="4" slack="0"/>
<pin id="226" dir="0" index="7" bw="2" slack="0"/>
<pin id="227" dir="0" index="8" bw="6" slack="0"/>
<pin id="228" dir="0" index="9" bw="1" slack="0"/>
<pin id="229" dir="0" index="10" bw="2" slack="0"/>
<pin id="230" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="2"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="0" index="3" bw="2" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="0" index="7" bw="1" slack="0"/>
<pin id="247" dir="0" index="8" bw="1" slack="0"/>
<pin id="248" dir="0" index="9" bw="1" slack="0"/>
<pin id="249" dir="0" index="10" bw="1" slack="0"/>
<pin id="250" dir="0" index="11" bw="1" slack="0"/>
<pin id="251" dir="0" index="12" bw="1" slack="0"/>
<pin id="252" dir="0" index="13" bw="1" slack="0"/>
<pin id="253" dir="0" index="14" bw="1" slack="2"/>
<pin id="254" dir="0" index="15" bw="5" slack="0"/>
<pin id="255" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="4"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="0" index="3" bw="2" slack="0"/>
<pin id="266" dir="0" index="4" bw="2" slack="0"/>
<pin id="267" dir="0" index="5" bw="5" slack="4"/>
<pin id="268" dir="0" index="6" bw="1" slack="0"/>
<pin id="269" dir="0" index="7" bw="1" slack="0"/>
<pin id="270" dir="0" index="8" bw="1" slack="4"/>
<pin id="271" dir="0" index="9" bw="2" slack="0"/>
<pin id="272" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln106_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln106_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln106_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln106_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="slices_per_line_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="slices_per_line/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1019_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1019/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="last_wrd_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_wrd/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="rhs_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln114_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln114_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="first_wrd_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_wrd/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln186_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="2"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln186_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln186_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_2/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln186_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_3/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln186_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_4/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln186_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_5/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln186_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_6/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln186_7_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="2"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_7/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln186_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_8/3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="word_buffer_m_offset_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_m_offset_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="440" class="1005" name="slices_per_line_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="4"/>
<pin id="442" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="slices_per_line "/>
</bind>
</comp>

<comp id="445" class="1005" name="last_wrd_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_wrd "/>
</bind>
</comp>

<comp id="450" class="1005" name="add_ln114_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="1"/>
<pin id="452" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln114_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln114 "/>
</bind>
</comp>

<comp id="460" class="1005" name="first_wrd_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="4"/>
<pin id="462" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_wrd "/>
</bind>
</comp>

<comp id="465" class="1005" name="select_ln186_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186 "/>
</bind>
</comp>

<comp id="470" class="1005" name="select_ln186_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="select_ln186_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="select_ln186_3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="select_ln186_4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln186_5_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_5 "/>
</bind>
</comp>

<comp id="495" class="1005" name="select_ln186_6_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_6 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln186_7_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_7 "/>
</bind>
</comp>

<comp id="505" class="1005" name="select_ln186_8_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="104" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="218" pin=7"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="218" pin=10"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="238" pin=15"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="278"><net_src comp="8" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="261" pin=9"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="104" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="218" pin=6"/></net>

<net id="292"><net_src comp="98" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="92" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="86" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="218" pin=9"/></net>

<net id="327"><net_src comp="309" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="218" pin=8"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="344"><net_src comp="86" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="110" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="116" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="238" pin=5"/></net>

<net id="359"><net_src comp="122" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="128" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="238" pin=6"/></net>

<net id="367"><net_src comp="134" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="140" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="238" pin=7"/></net>

<net id="375"><net_src comp="146" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="152" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="238" pin=8"/></net>

<net id="383"><net_src comp="158" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="164" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="238" pin=9"/></net>

<net id="391"><net_src comp="170" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="176" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="238" pin=10"/></net>

<net id="399"><net_src comp="182" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="188" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="238" pin=11"/></net>

<net id="407"><net_src comp="194" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="200" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="238" pin=12"/></net>

<net id="415"><net_src comp="206" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="212" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="238" pin=13"/></net>

<net id="421"><net_src comp="104" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="431"><net_src comp="418" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="238" pin=14"/></net>

<net id="436"><net_src comp="280" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="443"><net_src comp="309" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="261" pin=5"/></net>

<net id="448"><net_src comp="317" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="218" pin=9"/></net>

<net id="453"><net_src comp="328" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="458"><net_src comp="335" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="463"><net_src comp="340" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="261" pin=8"/></net>

<net id="468"><net_src comp="346" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="473"><net_src comp="354" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="478"><net_src comp="362" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="238" pin=7"/></net>

<net id="483"><net_src comp="370" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="238" pin=8"/></net>

<net id="488"><net_src comp="378" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="238" pin=9"/></net>

<net id="493"><net_src comp="386" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="238" pin=10"/></net>

<net id="498"><net_src comp="394" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="238" pin=11"/></net>

<net id="503"><net_src comp="402" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="238" pin=12"/></net>

<net id="508"><net_src comp="410" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="238" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_m_0 | {5 6 }
	Port: line_buffer_m_1 | {5 6 }
	Port: line_buffer_m_2 | {1 2 }
	Port: conv_out_buffer_m | {3 4 }
 - Input state : 
	Port: process_word : word_buffer_m | {1 2 5 6 }
	Port: process_word : word_buffer_m_offset | {1 }
	Port: process_word : old_word_buffer_m | {1 2 5 6 }
	Port: process_word : lb | {1 2 5 6 }
	Port: process_word : rb | {1 2 5 6 }
	Port: process_word : line_buffer_m_0 | {3 4 }
	Port: process_word : line_buffer_m_1 | {3 4 }
	Port: process_word : line_buffer_m_2 | {3 4 }
	Port: process_word : p_read | {3 }
	Port: process_word : p_read1 | {3 }
	Port: process_word : p_read2 | {3 }
	Port: process_word : p_read3 | {3 }
	Port: process_word : p_read4 | {3 }
	Port: process_word : p_read5 | {3 }
	Port: process_word : p_read6 | {3 }
	Port: process_word : p_read7 | {3 }
	Port: process_word : p_read8 | {3 }
	Port: process_word : p_read9 | {3 }
	Port: process_word : p_read10 | {3 }
	Port: process_word : p_read11 | {3 }
	Port: process_word : p_read12 | {3 }
	Port: process_word : p_read13 | {3 }
	Port: process_word : p_read14 | {3 }
	Port: process_word : p_read15 | {3 }
	Port: process_word : p_read16 | {3 }
	Port: process_word : p_read17 | {3 }
	Port: process_word : log_width | {1 }
	Port: process_word : words_per_image | {1 }
	Port: process_word : wrd | {1 }
  - Chain level:
	State 1
		add_ln106 : 1
		sext_ln106 : 2
		shl_ln106 : 3
		slices_per_line : 4
		last_wrd : 1
		rhs : 5
		add_ln114 : 6
		trunc_ln114 : 7
		call_ln114 : 8
	State 2
	State 3
		call_ln125 : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                         |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        | 7.25933 |   352   |   943   |
|   call   | grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 | 2.51914 |   123   |   358   |
|          |         grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261        | 7.62579 |   452   |   1033  |
|----------|------------------------------------------------------------------|---------|---------|---------|
|    add   |                         add_ln106_fu_293                         |    0    |    0    |    10   |
|          |                         add_ln114_fu_328                         |    0    |    0    |    12   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                          last_wrd_fu_317                         |    0    |    0    |    11   |
|          |                         first_wrd_fu_340                         |    0    |    0    |    11   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |                        select_ln186_fu_346                       |    0    |    0    |    2    |
|          |                       select_ln186_1_fu_354                      |    0    |    0    |    2    |
|          |                       select_ln186_2_fu_362                      |    0    |    0    |    2    |
|          |                       select_ln186_3_fu_370                      |    0    |    0    |    2    |
|  select  |                       select_ln186_4_fu_378                      |    0    |    0    |    2    |
|          |                       select_ln186_5_fu_386                      |    0    |    0    |    2    |
|          |                       select_ln186_6_fu_394                      |    0    |    0    |    2    |
|          |                       select_ln186_7_fu_402                      |    0    |    0    |    2    |
|          |                       select_ln186_8_fu_410                      |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|    shl   |                         shl_ln106_fu_303                         |    0    |    0    |    9    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |                        wrd_read_read_fu_86                       |    0    |    0    |    0    |
|          |                  words_per_image_read_read_fu_92                 |    0    |    0    |    0    |
|          |                     log_width_read_read_fu_98                    |    0    |    0    |    0    |
|          |               word_buffer_m_offset_read_read_fu_104              |    0    |    0    |    0    |
|          |                       p_read_1_read_fu_110                       |    0    |    0    |    0    |
|          |                       p_read_2_read_fu_116                       |    0    |    0    |    0    |
|          |                       p_read_3_read_fu_122                       |    0    |    0    |    0    |
|          |                       p_read_4_read_fu_128                       |    0    |    0    |    0    |
|          |                       p_read_5_read_fu_134                       |    0    |    0    |    0    |
|          |                       p_read_6_read_fu_140                       |    0    |    0    |    0    |
|   read   |                       p_read_7_read_fu_146                       |    0    |    0    |    0    |
|          |                       p_read_8_read_fu_152                       |    0    |    0    |    0    |
|          |                       p_read_9_read_fu_158                       |    0    |    0    |    0    |
|          |                       p_read_10_read_fu_164                      |    0    |    0    |    0    |
|          |                       p_read_11_read_fu_170                      |    0    |    0    |    0    |
|          |                       p_read_12_read_fu_176                      |    0    |    0    |    0    |
|          |                       p_read_13_read_fu_182                      |    0    |    0    |    0    |
|          |                       p_read_14_read_fu_188                      |    0    |    0    |    0    |
|          |                       p_read_15_read_fu_194                      |    0    |    0    |    0    |
|          |                       p_read_16_read_fu_200                      |    0    |    0    |    0    |
|          |                       p_read_17_read_fu_206                      |    0    |    0    |    0    |
|          |                       p_read19_read_fu_212                       |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                            tmp_fu_280                            |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |                         zext_ln106_fu_289                        |    0    |    0    |    0    |
|   zext   |                        zext_ln1019_fu_313                        |    0    |    0    |    0    |
|          |                            rhs_fu_324                            |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   sext   |                         sext_ln106_fu_299                        |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                      slices_per_line_fu_309                      |    0    |    0    |    0    |
|          |                        trunc_ln114_fu_335                        |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                  | 17.4043 |   927   |   2405  |
|----------|------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln114_reg_450        |    6   |
|        first_wrd_reg_460        |    1   |
|         last_wrd_reg_445        |    1   |
|      select_ln186_1_reg_470     |    1   |
|      select_ln186_2_reg_475     |    1   |
|      select_ln186_3_reg_480     |    1   |
|      select_ln186_4_reg_485     |    1   |
|      select_ln186_5_reg_490     |    1   |
|      select_ln186_6_reg_495     |    1   |
|      select_ln186_7_reg_500     |    1   |
|      select_ln186_8_reg_505     |    1   |
|       select_ln186_reg_465      |    1   |
|     slices_per_line_reg_440     |    5   |
|           tmp_reg_433           |    4   |
|       trunc_ln114_reg_455       |    3   |
|word_buffer_m_offset_read_reg_418|    1   |
+---------------------------------+--------+
|              Total              |   30   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        |  p1  |   2  |   3  |    6   ||    9    |
|         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        |  p2  |   2  |   1  |    2   ||    9    |
|         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        |  p6  |   2  |   4  |    8   ||    9    |
|         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        |  p8  |   2  |   6  |   12   ||    9    |
|         grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218        |  p9  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p5  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p6  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p7  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p8  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p9  |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p10 |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p11 |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p12 |   2  |   1  |    2   ||    9    |
| grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 |  p13 |   2  |   1  |    2   ||    9    |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   48   ||  5.418  ||   126   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   17   |   927  |  2405  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   126  |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |   957  |  2531  |
+-----------+--------+--------+--------+
