# Vâ€“I Control ASIC on SKY130  
**PID + FSM + PWM using OpenLane (Educational & Practical)**

---

## ðŸ”— Official Links

| Language | GitHub Pages ðŸŒ | GitHub ðŸ’» |
|----------|----------------|-----------|
| ðŸ‡ºðŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/vi-control-asic-sky130/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/vi-control-asic-sky130/tree/main) |

---

This repository provides a **clear, minimal, and tapeout-ready example**
of a **digital control ASIC** based on **Voltageâ€“Current (Vâ€“I) feedback**,
implemented with **PID control, FSM supervision, and PWM generation**
using **OpenLane** and **SkyWater SKY130**.

The project is designed as both:

- ðŸ“˜ **Educational material** (control theory â†’ RTL â†’ GDS)
- ðŸ§© **Practical ASIC prototype** (MCU offloading / deterministic control)

This repository documents a **completed and verified ASIC design**,
not a partial experiment or tool demonstration.

---

## ðŸ“š Documentation Roadmap

Read the documents in the following order:

1. **Documentation Home (docs/README / index)**  
   ðŸ‘‰ [Documentation Index](docs/index.md)
  
2. **Overview**  
   ðŸ‘‰ [Overview](docs/00_overview.md)  
   System concept, motivation, and design philosophy.

3. **Control Model**  
   ðŸ‘‰ [Control Model](docs/01_control_model.md)  
   Discrete-time PID control using Vâ€“I feedback.

4. **Fixed-Point Design**  
   ðŸ‘‰ [Fixed-Point Design](docs/02_fixed_point.md)  
   Signal normalization, Q-format selection, saturation.

5. **RTL PID Core**  
   ðŸ‘‰ [RTL PID Core](docs/03_rtl_pid.md)  
   Mapping equations directly into Verilog RTL.

6. **FSM Supervisor & PWM Generator**  
   ðŸ‘‰ [FSM Supervisor & PWM Generator](docs/04_fsm_pwm.md)  
   Safety supervision and pulse generation.

7. **OpenLane Flow**  
   ðŸ‘‰ [OpenLane Flow](docs/05_openlane_flow.md)  
   RTL â†’ GDS implementation using OpenLane.

8. **Gate-level Simulation (Functional)**  
   ðŸ‘‰ [Gate-level Simulation](docs/06_gate_sim_functional.md)  
   Post-layout functional verification  
   (logical equivalence, no timing).

9. **Appendix A: Figure List**  
   ðŸ‘‰ [Appendix A â€“ Figure List](docs/appendix_figures.md)

---

## ðŸ”‘ Key Concepts

### Inputs
- Voltage: `V[n]` (digital samples from external ADC)
- Current: `I[n]` (digital samples from external ADC)

### Outputs
- Control signal: `u[n]` â†’ PWM duty or timing
- Protection & status flags (OV / OC / FAULT)

### Architecture
- PID controller (fixed-point, deterministic latency)
- FSM-based supervision (INIT / RUN / FAULT)
- PWM generator
- Register interface (SPI / GPIO)

All analog Vâ€“I conversion is intentionally kept **off-chip**.
This repository focuses on **pure digital ASIC design**.

---

## ðŸŽ¯ Project Goals

Provide a **step-by-step ASIC design example**:

```
Control Theory
 â†’ Fixed-Point Design
   â†’ RTL
     â†’ FSM & PWM
       â†’ OpenLane
         â†’ GDS
```

Demonstrate why **ASIC-based control** is superior to MCU-based control:

- Deterministic timing (no interrupts)
- Stable control period
- Reproducible behavior
- Explicit and provable safety logic

---

## ðŸ“ Repository Structure

```text
vi-control-asic-sky130/
â”œâ”€ README.md
â”œâ”€ docs/
â”‚  â”œâ”€ index.md
â”‚  â”œâ”€ 00_overview.md
â”‚  â”œâ”€ 01_control_model.md
â”‚  â”œâ”€ 02_fixed_point.md
â”‚  â”œâ”€ 03_rtl_pid.md
â”‚  â”œâ”€ 04_fsm_pwm.md
â”‚  â”œâ”€ 05_openlane_flow.md
|  â”œâ”€ 06_gate_sim_functional.md
|  â”œâ”€ appendix_figures.md
â”‚
â”œâ”€ rtl/
â”œâ”€ sim/
â”œâ”€ openlane/
â””â”€ scripts/
```

---

## âœ… Verification Status

The verification phase of this project is **complete**.

### Completed Checks

- âœ… RTL functional simulation
- âœ… PID step-response verification (P / PI)
- âœ… FSM state transition verification
- âœ… PWM duty and timing verification
- âœ… Gate-level **functional** simulation (post-layout)
- âœ… Static Timing Analysis (STA) closure
- âœ… DRC / LVS clean (OpenLane)

### Not Performed

- â­ Gate-level **timing-aware** simulation  
  (intentionally omitted; STA used instead)

> This verification strategy reflects **realistic industry practice**
> for digital control ASICs using standard-cell flows.

---

## ðŸ–¼ GDS Layout (OpenLane + SKY130)

<img
  src="https://samizo-aitl.github.io/vi-control-asic-sky130/docs/layout/vi_control_top_gds_overview.png"
  alt="GDS layout overview"
  style="width:80%;"
/>

- Tool: OpenLane
- PDK: SKY130A
- Status: DRC / LVS clean, GDS generated

---

## ðŸš€ Intended Audience

This project is suitable for:

- Students learning digital control and VLSI
- Engineers migrating from MCU-based control to ASICs
- Educators building semiconductor teaching materials
- Developers evaluating OpenLane + SKY130 workflows

---

## ðŸ‘¤ Author

| ðŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Education** | M.S. in Electrical and Electronic Engineering, Shinshu University |
| **Career** | Former Engineer at Seiko Epson Corporation (since 1997) |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>PrecisionCore printhead productization, BOM management, ISO training |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X (Twitter)** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

# ðŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/vi-control-asic-sky130//#-license)

| Item | License | Description |
|------|---------|-------------|
| **Source Code** | MIT | Free to use, modify, redistribute |
| **Text Materials** | CC BY 4.0 / CC BY-SA 4.0 | Attribution & share-alike rules |
| **Figures & Diagrams** | CC BY-NC 4.0 | Non-commercial use |
| **External References** | Original license applies | Cite properly |

---

# ðŸ’¬ Feedback

> Feedback, ideas, and discussions are welcome.

[![ðŸ’¬ GitHub Discussions](https://img.shields.io/badge/ðŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/vi-control-asic-sky130//discussions)

