
    wire reset;
    wire clock;
    assign reset = ap_rst_n;
    assign clock = ap_clk;
    wire [1:0] proc_0_data_FIFO_blk;
    wire [1:0] proc_0_data_PIPO_blk;
    wire [1:0] proc_0_start_FIFO_blk;
    wire [1:0] proc_0_TLF_FIFO_blk;
    wire [1:0] proc_0_input_sync_blk;
    wire [1:0] proc_0_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_0;
    reg [1:0] proc_dep_vld_vec_0_reg;
    wire [1:0] in_chan_dep_vld_vec_0;
    wire [527:0] in_chan_dep_data_vec_0;
    wire [1:0] token_in_vec_0;
    wire [1:0] out_chan_dep_vld_vec_0;
    wire [263:0] out_chan_dep_data_0;
    wire [1:0] token_out_vec_0;
    wire dl_detect_out_0;
    wire dep_chan_vld_1_0;
    wire [263:0] dep_chan_data_1_0;
    wire token_1_0;
    wire dep_chan_vld_15_0;
    wire [263:0] dep_chan_data_15_0;
    wire token_15_0;
    wire [2:0] proc_1_data_FIFO_blk;
    wire [2:0] proc_1_data_PIPO_blk;
    wire [2:0] proc_1_start_FIFO_blk;
    wire [2:0] proc_1_TLF_FIFO_blk;
    wire [2:0] proc_1_input_sync_blk;
    wire [2:0] proc_1_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_1;
    reg [2:0] proc_dep_vld_vec_1_reg;
    wire [2:0] in_chan_dep_vld_vec_1;
    wire [791:0] in_chan_dep_data_vec_1;
    wire [2:0] token_in_vec_1;
    wire [2:0] out_chan_dep_vld_vec_1;
    wire [263:0] out_chan_dep_data_1;
    wire [2:0] token_out_vec_1;
    wire dl_detect_out_1;
    wire dep_chan_vld_0_1;
    wire [263:0] dep_chan_data_0_1;
    wire token_0_1;
    wire dep_chan_vld_2_1;
    wire [263:0] dep_chan_data_2_1;
    wire token_2_1;
    wire dep_chan_vld_15_1;
    wire [263:0] dep_chan_data_15_1;
    wire token_15_1;
    wire [2:0] proc_2_data_FIFO_blk;
    wire [2:0] proc_2_data_PIPO_blk;
    wire [2:0] proc_2_start_FIFO_blk;
    wire [2:0] proc_2_TLF_FIFO_blk;
    wire [2:0] proc_2_input_sync_blk;
    wire [2:0] proc_2_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_2;
    reg [2:0] proc_dep_vld_vec_2_reg;
    wire [2:0] in_chan_dep_vld_vec_2;
    wire [791:0] in_chan_dep_data_vec_2;
    wire [2:0] token_in_vec_2;
    wire [2:0] out_chan_dep_vld_vec_2;
    wire [263:0] out_chan_dep_data_2;
    wire [2:0] token_out_vec_2;
    wire dl_detect_out_2;
    wire dep_chan_vld_1_2;
    wire [263:0] dep_chan_data_1_2;
    wire token_1_2;
    wire dep_chan_vld_3_2;
    wire [263:0] dep_chan_data_3_2;
    wire token_3_2;
    wire dep_chan_vld_18_2;
    wire [263:0] dep_chan_data_18_2;
    wire token_18_2;
    wire [2:0] proc_3_data_FIFO_blk;
    wire [2:0] proc_3_data_PIPO_blk;
    wire [2:0] proc_3_start_FIFO_blk;
    wire [2:0] proc_3_TLF_FIFO_blk;
    wire [2:0] proc_3_input_sync_blk;
    wire [2:0] proc_3_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_3;
    reg [2:0] proc_dep_vld_vec_3_reg;
    wire [2:0] in_chan_dep_vld_vec_3;
    wire [791:0] in_chan_dep_data_vec_3;
    wire [2:0] token_in_vec_3;
    wire [2:0] out_chan_dep_vld_vec_3;
    wire [263:0] out_chan_dep_data_3;
    wire [2:0] token_out_vec_3;
    wire dl_detect_out_3;
    wire dep_chan_vld_2_3;
    wire [263:0] dep_chan_data_2_3;
    wire token_2_3;
    wire dep_chan_vld_4_3;
    wire [263:0] dep_chan_data_4_3;
    wire token_4_3;
    wire dep_chan_vld_20_3;
    wire [263:0] dep_chan_data_20_3;
    wire token_20_3;
    wire [2:0] proc_4_data_FIFO_blk;
    wire [2:0] proc_4_data_PIPO_blk;
    wire [2:0] proc_4_start_FIFO_blk;
    wire [2:0] proc_4_TLF_FIFO_blk;
    wire [2:0] proc_4_input_sync_blk;
    wire [2:0] proc_4_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_4;
    reg [2:0] proc_dep_vld_vec_4_reg;
    wire [2:0] in_chan_dep_vld_vec_4;
    wire [791:0] in_chan_dep_data_vec_4;
    wire [2:0] token_in_vec_4;
    wire [2:0] out_chan_dep_vld_vec_4;
    wire [263:0] out_chan_dep_data_4;
    wire [2:0] token_out_vec_4;
    wire dl_detect_out_4;
    wire dep_chan_vld_3_4;
    wire [263:0] dep_chan_data_3_4;
    wire token_3_4;
    wire dep_chan_vld_5_4;
    wire [263:0] dep_chan_data_5_4;
    wire token_5_4;
    wire dep_chan_vld_22_4;
    wire [263:0] dep_chan_data_22_4;
    wire token_22_4;
    wire [2:0] proc_5_data_FIFO_blk;
    wire [2:0] proc_5_data_PIPO_blk;
    wire [2:0] proc_5_start_FIFO_blk;
    wire [2:0] proc_5_TLF_FIFO_blk;
    wire [2:0] proc_5_input_sync_blk;
    wire [2:0] proc_5_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_5;
    reg [2:0] proc_dep_vld_vec_5_reg;
    wire [2:0] in_chan_dep_vld_vec_5;
    wire [791:0] in_chan_dep_data_vec_5;
    wire [2:0] token_in_vec_5;
    wire [2:0] out_chan_dep_vld_vec_5;
    wire [263:0] out_chan_dep_data_5;
    wire [2:0] token_out_vec_5;
    wire dl_detect_out_5;
    wire dep_chan_vld_4_5;
    wire [263:0] dep_chan_data_4_5;
    wire token_4_5;
    wire dep_chan_vld_6_5;
    wire [263:0] dep_chan_data_6_5;
    wire token_6_5;
    wire dep_chan_vld_24_5;
    wire [263:0] dep_chan_data_24_5;
    wire token_24_5;
    wire [2:0] proc_6_data_FIFO_blk;
    wire [2:0] proc_6_data_PIPO_blk;
    wire [2:0] proc_6_start_FIFO_blk;
    wire [2:0] proc_6_TLF_FIFO_blk;
    wire [2:0] proc_6_input_sync_blk;
    wire [2:0] proc_6_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_6;
    reg [2:0] proc_dep_vld_vec_6_reg;
    wire [2:0] in_chan_dep_vld_vec_6;
    wire [791:0] in_chan_dep_data_vec_6;
    wire [2:0] token_in_vec_6;
    wire [2:0] out_chan_dep_vld_vec_6;
    wire [263:0] out_chan_dep_data_6;
    wire [2:0] token_out_vec_6;
    wire dl_detect_out_6;
    wire dep_chan_vld_5_6;
    wire [263:0] dep_chan_data_5_6;
    wire token_5_6;
    wire dep_chan_vld_7_6;
    wire [263:0] dep_chan_data_7_6;
    wire token_7_6;
    wire dep_chan_vld_26_6;
    wire [263:0] dep_chan_data_26_6;
    wire token_26_6;
    wire [2:0] proc_7_data_FIFO_blk;
    wire [2:0] proc_7_data_PIPO_blk;
    wire [2:0] proc_7_start_FIFO_blk;
    wire [2:0] proc_7_TLF_FIFO_blk;
    wire [2:0] proc_7_input_sync_blk;
    wire [2:0] proc_7_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_7;
    reg [2:0] proc_dep_vld_vec_7_reg;
    wire [2:0] in_chan_dep_vld_vec_7;
    wire [791:0] in_chan_dep_data_vec_7;
    wire [2:0] token_in_vec_7;
    wire [2:0] out_chan_dep_vld_vec_7;
    wire [263:0] out_chan_dep_data_7;
    wire [2:0] token_out_vec_7;
    wire dl_detect_out_7;
    wire dep_chan_vld_6_7;
    wire [263:0] dep_chan_data_6_7;
    wire token_6_7;
    wire dep_chan_vld_8_7;
    wire [263:0] dep_chan_data_8_7;
    wire token_8_7;
    wire dep_chan_vld_28_7;
    wire [263:0] dep_chan_data_28_7;
    wire token_28_7;
    wire [2:0] proc_8_data_FIFO_blk;
    wire [2:0] proc_8_data_PIPO_blk;
    wire [2:0] proc_8_start_FIFO_blk;
    wire [2:0] proc_8_TLF_FIFO_blk;
    wire [2:0] proc_8_input_sync_blk;
    wire [2:0] proc_8_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_8;
    reg [2:0] proc_dep_vld_vec_8_reg;
    wire [2:0] in_chan_dep_vld_vec_8;
    wire [791:0] in_chan_dep_data_vec_8;
    wire [2:0] token_in_vec_8;
    wire [2:0] out_chan_dep_vld_vec_8;
    wire [263:0] out_chan_dep_data_8;
    wire [2:0] token_out_vec_8;
    wire dl_detect_out_8;
    wire dep_chan_vld_7_8;
    wire [263:0] dep_chan_data_7_8;
    wire token_7_8;
    wire dep_chan_vld_9_8;
    wire [263:0] dep_chan_data_9_8;
    wire token_9_8;
    wire dep_chan_vld_30_8;
    wire [263:0] dep_chan_data_30_8;
    wire token_30_8;
    wire [2:0] proc_9_data_FIFO_blk;
    wire [2:0] proc_9_data_PIPO_blk;
    wire [2:0] proc_9_start_FIFO_blk;
    wire [2:0] proc_9_TLF_FIFO_blk;
    wire [2:0] proc_9_input_sync_blk;
    wire [2:0] proc_9_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_9;
    reg [2:0] proc_dep_vld_vec_9_reg;
    wire [2:0] in_chan_dep_vld_vec_9;
    wire [791:0] in_chan_dep_data_vec_9;
    wire [2:0] token_in_vec_9;
    wire [2:0] out_chan_dep_vld_vec_9;
    wire [263:0] out_chan_dep_data_9;
    wire [2:0] token_out_vec_9;
    wire dl_detect_out_9;
    wire dep_chan_vld_8_9;
    wire [263:0] dep_chan_data_8_9;
    wire token_8_9;
    wire dep_chan_vld_10_9;
    wire [263:0] dep_chan_data_10_9;
    wire token_10_9;
    wire dep_chan_vld_32_9;
    wire [263:0] dep_chan_data_32_9;
    wire token_32_9;
    wire [2:0] proc_10_data_FIFO_blk;
    wire [2:0] proc_10_data_PIPO_blk;
    wire [2:0] proc_10_start_FIFO_blk;
    wire [2:0] proc_10_TLF_FIFO_blk;
    wire [2:0] proc_10_input_sync_blk;
    wire [2:0] proc_10_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_10;
    reg [2:0] proc_dep_vld_vec_10_reg;
    wire [2:0] in_chan_dep_vld_vec_10;
    wire [791:0] in_chan_dep_data_vec_10;
    wire [2:0] token_in_vec_10;
    wire [2:0] out_chan_dep_vld_vec_10;
    wire [263:0] out_chan_dep_data_10;
    wire [2:0] token_out_vec_10;
    wire dl_detect_out_10;
    wire dep_chan_vld_9_10;
    wire [263:0] dep_chan_data_9_10;
    wire token_9_10;
    wire dep_chan_vld_11_10;
    wire [263:0] dep_chan_data_11_10;
    wire token_11_10;
    wire dep_chan_vld_34_10;
    wire [263:0] dep_chan_data_34_10;
    wire token_34_10;
    wire [2:0] proc_11_data_FIFO_blk;
    wire [2:0] proc_11_data_PIPO_blk;
    wire [2:0] proc_11_start_FIFO_blk;
    wire [2:0] proc_11_TLF_FIFO_blk;
    wire [2:0] proc_11_input_sync_blk;
    wire [2:0] proc_11_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_11;
    reg [2:0] proc_dep_vld_vec_11_reg;
    wire [2:0] in_chan_dep_vld_vec_11;
    wire [791:0] in_chan_dep_data_vec_11;
    wire [2:0] token_in_vec_11;
    wire [2:0] out_chan_dep_vld_vec_11;
    wire [263:0] out_chan_dep_data_11;
    wire [2:0] token_out_vec_11;
    wire dl_detect_out_11;
    wire dep_chan_vld_10_11;
    wire [263:0] dep_chan_data_10_11;
    wire token_10_11;
    wire dep_chan_vld_12_11;
    wire [263:0] dep_chan_data_12_11;
    wire token_12_11;
    wire dep_chan_vld_36_11;
    wire [263:0] dep_chan_data_36_11;
    wire token_36_11;
    wire [2:0] proc_12_data_FIFO_blk;
    wire [2:0] proc_12_data_PIPO_blk;
    wire [2:0] proc_12_start_FIFO_blk;
    wire [2:0] proc_12_TLF_FIFO_blk;
    wire [2:0] proc_12_input_sync_blk;
    wire [2:0] proc_12_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_12;
    reg [2:0] proc_dep_vld_vec_12_reg;
    wire [2:0] in_chan_dep_vld_vec_12;
    wire [791:0] in_chan_dep_data_vec_12;
    wire [2:0] token_in_vec_12;
    wire [2:0] out_chan_dep_vld_vec_12;
    wire [263:0] out_chan_dep_data_12;
    wire [2:0] token_out_vec_12;
    wire dl_detect_out_12;
    wire dep_chan_vld_11_12;
    wire [263:0] dep_chan_data_11_12;
    wire token_11_12;
    wire dep_chan_vld_13_12;
    wire [263:0] dep_chan_data_13_12;
    wire token_13_12;
    wire dep_chan_vld_38_12;
    wire [263:0] dep_chan_data_38_12;
    wire token_38_12;
    wire [2:0] proc_13_data_FIFO_blk;
    wire [2:0] proc_13_data_PIPO_blk;
    wire [2:0] proc_13_start_FIFO_blk;
    wire [2:0] proc_13_TLF_FIFO_blk;
    wire [2:0] proc_13_input_sync_blk;
    wire [2:0] proc_13_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_13;
    reg [2:0] proc_dep_vld_vec_13_reg;
    wire [2:0] in_chan_dep_vld_vec_13;
    wire [791:0] in_chan_dep_data_vec_13;
    wire [2:0] token_in_vec_13;
    wire [2:0] out_chan_dep_vld_vec_13;
    wire [263:0] out_chan_dep_data_13;
    wire [2:0] token_out_vec_13;
    wire dl_detect_out_13;
    wire dep_chan_vld_12_13;
    wire [263:0] dep_chan_data_12_13;
    wire token_12_13;
    wire dep_chan_vld_14_13;
    wire [263:0] dep_chan_data_14_13;
    wire token_14_13;
    wire dep_chan_vld_40_13;
    wire [263:0] dep_chan_data_40_13;
    wire token_40_13;
    wire [1:0] proc_14_data_FIFO_blk;
    wire [1:0] proc_14_data_PIPO_blk;
    wire [1:0] proc_14_start_FIFO_blk;
    wire [1:0] proc_14_TLF_FIFO_blk;
    wire [1:0] proc_14_input_sync_blk;
    wire [1:0] proc_14_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_14;
    reg [1:0] proc_dep_vld_vec_14_reg;
    wire [1:0] in_chan_dep_vld_vec_14;
    wire [527:0] in_chan_dep_data_vec_14;
    wire [1:0] token_in_vec_14;
    wire [1:0] out_chan_dep_vld_vec_14;
    wire [263:0] out_chan_dep_data_14;
    wire [1:0] token_out_vec_14;
    wire dl_detect_out_14;
    wire dep_chan_vld_13_14;
    wire [263:0] dep_chan_data_13_14;
    wire token_13_14;
    wire dep_chan_vld_42_14;
    wire [263:0] dep_chan_data_42_14;
    wire token_42_14;
    wire [2:0] proc_15_data_FIFO_blk;
    wire [2:0] proc_15_data_PIPO_blk;
    wire [2:0] proc_15_start_FIFO_blk;
    wire [2:0] proc_15_TLF_FIFO_blk;
    wire [2:0] proc_15_input_sync_blk;
    wire [2:0] proc_15_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_15;
    reg [2:0] proc_dep_vld_vec_15_reg;
    wire [2:0] in_chan_dep_vld_vec_15;
    wire [791:0] in_chan_dep_data_vec_15;
    wire [2:0] token_in_vec_15;
    wire [2:0] out_chan_dep_vld_vec_15;
    wire [263:0] out_chan_dep_data_15;
    wire [2:0] token_out_vec_15;
    wire dl_detect_out_15;
    wire dep_chan_vld_0_15;
    wire [263:0] dep_chan_data_0_15;
    wire token_0_15;
    wire dep_chan_vld_1_15;
    wire [263:0] dep_chan_data_1_15;
    wire token_1_15;
    wire dep_chan_vld_16_15;
    wire [263:0] dep_chan_data_16_15;
    wire token_16_15;
    wire [2:0] proc_16_data_FIFO_blk;
    wire [2:0] proc_16_data_PIPO_blk;
    wire [2:0] proc_16_start_FIFO_blk;
    wire [2:0] proc_16_TLF_FIFO_blk;
    wire [2:0] proc_16_input_sync_blk;
    wire [2:0] proc_16_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_16;
    reg [2:0] proc_dep_vld_vec_16_reg;
    wire [2:0] in_chan_dep_vld_vec_16;
    wire [791:0] in_chan_dep_data_vec_16;
    wire [2:0] token_in_vec_16;
    wire [2:0] out_chan_dep_vld_vec_16;
    wire [263:0] out_chan_dep_data_16;
    wire [2:0] token_out_vec_16;
    wire dl_detect_out_16;
    wire dep_chan_vld_15_16;
    wire [263:0] dep_chan_data_15_16;
    wire token_15_16;
    wire dep_chan_vld_17_16;
    wire [263:0] dep_chan_data_17_16;
    wire token_17_16;
    wire dep_chan_vld_18_16;
    wire [263:0] dep_chan_data_18_16;
    wire token_18_16;
    wire [1:0] proc_17_data_FIFO_blk;
    wire [1:0] proc_17_data_PIPO_blk;
    wire [1:0] proc_17_start_FIFO_blk;
    wire [1:0] proc_17_TLF_FIFO_blk;
    wire [1:0] proc_17_input_sync_blk;
    wire [1:0] proc_17_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_17;
    reg [1:0] proc_dep_vld_vec_17_reg;
    wire [1:0] in_chan_dep_vld_vec_17;
    wire [527:0] in_chan_dep_data_vec_17;
    wire [1:0] token_in_vec_17;
    wire [1:0] out_chan_dep_vld_vec_17;
    wire [263:0] out_chan_dep_data_17;
    wire [1:0] token_out_vec_17;
    wire dl_detect_out_17;
    wire dep_chan_vld_16_17;
    wire [263:0] dep_chan_data_16_17;
    wire token_16_17;
    wire dep_chan_vld_19_17;
    wire [263:0] dep_chan_data_19_17;
    wire token_19_17;
    wire [4:0] proc_18_data_FIFO_blk;
    wire [4:0] proc_18_data_PIPO_blk;
    wire [4:0] proc_18_start_FIFO_blk;
    wire [4:0] proc_18_TLF_FIFO_blk;
    wire [4:0] proc_18_input_sync_blk;
    wire [4:0] proc_18_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_18;
    reg [4:0] proc_dep_vld_vec_18_reg;
    wire [4:0] in_chan_dep_vld_vec_18;
    wire [1319:0] in_chan_dep_data_vec_18;
    wire [4:0] token_in_vec_18;
    wire [4:0] out_chan_dep_vld_vec_18;
    wire [263:0] out_chan_dep_data_18;
    wire [4:0] token_out_vec_18;
    wire dl_detect_out_18;
    wire dep_chan_vld_2_18;
    wire [263:0] dep_chan_data_2_18;
    wire token_2_18;
    wire dep_chan_vld_16_18;
    wire [263:0] dep_chan_data_16_18;
    wire token_16_18;
    wire dep_chan_vld_19_18;
    wire [263:0] dep_chan_data_19_18;
    wire token_19_18;
    wire dep_chan_vld_20_18;
    wire [263:0] dep_chan_data_20_18;
    wire token_20_18;
    wire dep_chan_vld_71_18;
    wire [263:0] dep_chan_data_71_18;
    wire token_71_18;
    wire [4:0] proc_19_data_FIFO_blk;
    wire [4:0] proc_19_data_PIPO_blk;
    wire [4:0] proc_19_start_FIFO_blk;
    wire [4:0] proc_19_TLF_FIFO_blk;
    wire [4:0] proc_19_input_sync_blk;
    wire [4:0] proc_19_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_19;
    reg [4:0] proc_dep_vld_vec_19_reg;
    wire [4:0] in_chan_dep_vld_vec_19;
    wire [1319:0] in_chan_dep_data_vec_19;
    wire [4:0] token_in_vec_19;
    wire [4:0] out_chan_dep_vld_vec_19;
    wire [263:0] out_chan_dep_data_19;
    wire [4:0] token_out_vec_19;
    wire dl_detect_out_19;
    wire dep_chan_vld_17_19;
    wire [263:0] dep_chan_data_17_19;
    wire token_17_19;
    wire dep_chan_vld_18_19;
    wire [263:0] dep_chan_data_18_19;
    wire token_18_19;
    wire dep_chan_vld_21_19;
    wire [263:0] dep_chan_data_21_19;
    wire token_21_19;
    wire dep_chan_vld_44_19;
    wire [263:0] dep_chan_data_44_19;
    wire token_44_19;
    wire dep_chan_vld_84_19;
    wire [263:0] dep_chan_data_84_19;
    wire token_84_19;
    wire [4:0] proc_20_data_FIFO_blk;
    wire [4:0] proc_20_data_PIPO_blk;
    wire [4:0] proc_20_start_FIFO_blk;
    wire [4:0] proc_20_TLF_FIFO_blk;
    wire [4:0] proc_20_input_sync_blk;
    wire [4:0] proc_20_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_20;
    reg [4:0] proc_dep_vld_vec_20_reg;
    wire [4:0] in_chan_dep_vld_vec_20;
    wire [1319:0] in_chan_dep_data_vec_20;
    wire [4:0] token_in_vec_20;
    wire [4:0] out_chan_dep_vld_vec_20;
    wire [263:0] out_chan_dep_data_20;
    wire [4:0] token_out_vec_20;
    wire dl_detect_out_20;
    wire dep_chan_vld_3_20;
    wire [263:0] dep_chan_data_3_20;
    wire token_3_20;
    wire dep_chan_vld_18_20;
    wire [263:0] dep_chan_data_18_20;
    wire token_18_20;
    wire dep_chan_vld_21_20;
    wire [263:0] dep_chan_data_21_20;
    wire token_21_20;
    wire dep_chan_vld_22_20;
    wire [263:0] dep_chan_data_22_20;
    wire token_22_20;
    wire dep_chan_vld_70_20;
    wire [263:0] dep_chan_data_70_20;
    wire token_70_20;
    wire [4:0] proc_21_data_FIFO_blk;
    wire [4:0] proc_21_data_PIPO_blk;
    wire [4:0] proc_21_start_FIFO_blk;
    wire [4:0] proc_21_TLF_FIFO_blk;
    wire [4:0] proc_21_input_sync_blk;
    wire [4:0] proc_21_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_21;
    reg [4:0] proc_dep_vld_vec_21_reg;
    wire [4:0] in_chan_dep_vld_vec_21;
    wire [1319:0] in_chan_dep_data_vec_21;
    wire [4:0] token_in_vec_21;
    wire [4:0] out_chan_dep_vld_vec_21;
    wire [263:0] out_chan_dep_data_21;
    wire [4:0] token_out_vec_21;
    wire dl_detect_out_21;
    wire dep_chan_vld_19_21;
    wire [263:0] dep_chan_data_19_21;
    wire token_19_21;
    wire dep_chan_vld_20_21;
    wire [263:0] dep_chan_data_20_21;
    wire token_20_21;
    wire dep_chan_vld_23_21;
    wire [263:0] dep_chan_data_23_21;
    wire token_23_21;
    wire dep_chan_vld_45_21;
    wire [263:0] dep_chan_data_45_21;
    wire token_45_21;
    wire dep_chan_vld_83_21;
    wire [263:0] dep_chan_data_83_21;
    wire token_83_21;
    wire [4:0] proc_22_data_FIFO_blk;
    wire [4:0] proc_22_data_PIPO_blk;
    wire [4:0] proc_22_start_FIFO_blk;
    wire [4:0] proc_22_TLF_FIFO_blk;
    wire [4:0] proc_22_input_sync_blk;
    wire [4:0] proc_22_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_22;
    reg [4:0] proc_dep_vld_vec_22_reg;
    wire [4:0] in_chan_dep_vld_vec_22;
    wire [1319:0] in_chan_dep_data_vec_22;
    wire [4:0] token_in_vec_22;
    wire [4:0] out_chan_dep_vld_vec_22;
    wire [263:0] out_chan_dep_data_22;
    wire [4:0] token_out_vec_22;
    wire dl_detect_out_22;
    wire dep_chan_vld_4_22;
    wire [263:0] dep_chan_data_4_22;
    wire token_4_22;
    wire dep_chan_vld_20_22;
    wire [263:0] dep_chan_data_20_22;
    wire token_20_22;
    wire dep_chan_vld_23_22;
    wire [263:0] dep_chan_data_23_22;
    wire token_23_22;
    wire dep_chan_vld_24_22;
    wire [263:0] dep_chan_data_24_22;
    wire token_24_22;
    wire dep_chan_vld_69_22;
    wire [263:0] dep_chan_data_69_22;
    wire token_69_22;
    wire [4:0] proc_23_data_FIFO_blk;
    wire [4:0] proc_23_data_PIPO_blk;
    wire [4:0] proc_23_start_FIFO_blk;
    wire [4:0] proc_23_TLF_FIFO_blk;
    wire [4:0] proc_23_input_sync_blk;
    wire [4:0] proc_23_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_23;
    reg [4:0] proc_dep_vld_vec_23_reg;
    wire [4:0] in_chan_dep_vld_vec_23;
    wire [1319:0] in_chan_dep_data_vec_23;
    wire [4:0] token_in_vec_23;
    wire [4:0] out_chan_dep_vld_vec_23;
    wire [263:0] out_chan_dep_data_23;
    wire [4:0] token_out_vec_23;
    wire dl_detect_out_23;
    wire dep_chan_vld_21_23;
    wire [263:0] dep_chan_data_21_23;
    wire token_21_23;
    wire dep_chan_vld_22_23;
    wire [263:0] dep_chan_data_22_23;
    wire token_22_23;
    wire dep_chan_vld_25_23;
    wire [263:0] dep_chan_data_25_23;
    wire token_25_23;
    wire dep_chan_vld_46_23;
    wire [263:0] dep_chan_data_46_23;
    wire token_46_23;
    wire dep_chan_vld_82_23;
    wire [263:0] dep_chan_data_82_23;
    wire token_82_23;
    wire [4:0] proc_24_data_FIFO_blk;
    wire [4:0] proc_24_data_PIPO_blk;
    wire [4:0] proc_24_start_FIFO_blk;
    wire [4:0] proc_24_TLF_FIFO_blk;
    wire [4:0] proc_24_input_sync_blk;
    wire [4:0] proc_24_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_24;
    reg [4:0] proc_dep_vld_vec_24_reg;
    wire [4:0] in_chan_dep_vld_vec_24;
    wire [1319:0] in_chan_dep_data_vec_24;
    wire [4:0] token_in_vec_24;
    wire [4:0] out_chan_dep_vld_vec_24;
    wire [263:0] out_chan_dep_data_24;
    wire [4:0] token_out_vec_24;
    wire dl_detect_out_24;
    wire dep_chan_vld_5_24;
    wire [263:0] dep_chan_data_5_24;
    wire token_5_24;
    wire dep_chan_vld_22_24;
    wire [263:0] dep_chan_data_22_24;
    wire token_22_24;
    wire dep_chan_vld_25_24;
    wire [263:0] dep_chan_data_25_24;
    wire token_25_24;
    wire dep_chan_vld_26_24;
    wire [263:0] dep_chan_data_26_24;
    wire token_26_24;
    wire dep_chan_vld_68_24;
    wire [263:0] dep_chan_data_68_24;
    wire token_68_24;
    wire [4:0] proc_25_data_FIFO_blk;
    wire [4:0] proc_25_data_PIPO_blk;
    wire [4:0] proc_25_start_FIFO_blk;
    wire [4:0] proc_25_TLF_FIFO_blk;
    wire [4:0] proc_25_input_sync_blk;
    wire [4:0] proc_25_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_25;
    reg [4:0] proc_dep_vld_vec_25_reg;
    wire [4:0] in_chan_dep_vld_vec_25;
    wire [1319:0] in_chan_dep_data_vec_25;
    wire [4:0] token_in_vec_25;
    wire [4:0] out_chan_dep_vld_vec_25;
    wire [263:0] out_chan_dep_data_25;
    wire [4:0] token_out_vec_25;
    wire dl_detect_out_25;
    wire dep_chan_vld_23_25;
    wire [263:0] dep_chan_data_23_25;
    wire token_23_25;
    wire dep_chan_vld_24_25;
    wire [263:0] dep_chan_data_24_25;
    wire token_24_25;
    wire dep_chan_vld_27_25;
    wire [263:0] dep_chan_data_27_25;
    wire token_27_25;
    wire dep_chan_vld_47_25;
    wire [263:0] dep_chan_data_47_25;
    wire token_47_25;
    wire dep_chan_vld_81_25;
    wire [263:0] dep_chan_data_81_25;
    wire token_81_25;
    wire [4:0] proc_26_data_FIFO_blk;
    wire [4:0] proc_26_data_PIPO_blk;
    wire [4:0] proc_26_start_FIFO_blk;
    wire [4:0] proc_26_TLF_FIFO_blk;
    wire [4:0] proc_26_input_sync_blk;
    wire [4:0] proc_26_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_26;
    reg [4:0] proc_dep_vld_vec_26_reg;
    wire [4:0] in_chan_dep_vld_vec_26;
    wire [1319:0] in_chan_dep_data_vec_26;
    wire [4:0] token_in_vec_26;
    wire [4:0] out_chan_dep_vld_vec_26;
    wire [263:0] out_chan_dep_data_26;
    wire [4:0] token_out_vec_26;
    wire dl_detect_out_26;
    wire dep_chan_vld_6_26;
    wire [263:0] dep_chan_data_6_26;
    wire token_6_26;
    wire dep_chan_vld_24_26;
    wire [263:0] dep_chan_data_24_26;
    wire token_24_26;
    wire dep_chan_vld_27_26;
    wire [263:0] dep_chan_data_27_26;
    wire token_27_26;
    wire dep_chan_vld_28_26;
    wire [263:0] dep_chan_data_28_26;
    wire token_28_26;
    wire dep_chan_vld_67_26;
    wire [263:0] dep_chan_data_67_26;
    wire token_67_26;
    wire [4:0] proc_27_data_FIFO_blk;
    wire [4:0] proc_27_data_PIPO_blk;
    wire [4:0] proc_27_start_FIFO_blk;
    wire [4:0] proc_27_TLF_FIFO_blk;
    wire [4:0] proc_27_input_sync_blk;
    wire [4:0] proc_27_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_27;
    reg [4:0] proc_dep_vld_vec_27_reg;
    wire [4:0] in_chan_dep_vld_vec_27;
    wire [1319:0] in_chan_dep_data_vec_27;
    wire [4:0] token_in_vec_27;
    wire [4:0] out_chan_dep_vld_vec_27;
    wire [263:0] out_chan_dep_data_27;
    wire [4:0] token_out_vec_27;
    wire dl_detect_out_27;
    wire dep_chan_vld_25_27;
    wire [263:0] dep_chan_data_25_27;
    wire token_25_27;
    wire dep_chan_vld_26_27;
    wire [263:0] dep_chan_data_26_27;
    wire token_26_27;
    wire dep_chan_vld_29_27;
    wire [263:0] dep_chan_data_29_27;
    wire token_29_27;
    wire dep_chan_vld_48_27;
    wire [263:0] dep_chan_data_48_27;
    wire token_48_27;
    wire dep_chan_vld_80_27;
    wire [263:0] dep_chan_data_80_27;
    wire token_80_27;
    wire [4:0] proc_28_data_FIFO_blk;
    wire [4:0] proc_28_data_PIPO_blk;
    wire [4:0] proc_28_start_FIFO_blk;
    wire [4:0] proc_28_TLF_FIFO_blk;
    wire [4:0] proc_28_input_sync_blk;
    wire [4:0] proc_28_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_28;
    reg [4:0] proc_dep_vld_vec_28_reg;
    wire [4:0] in_chan_dep_vld_vec_28;
    wire [1319:0] in_chan_dep_data_vec_28;
    wire [4:0] token_in_vec_28;
    wire [4:0] out_chan_dep_vld_vec_28;
    wire [263:0] out_chan_dep_data_28;
    wire [4:0] token_out_vec_28;
    wire dl_detect_out_28;
    wire dep_chan_vld_7_28;
    wire [263:0] dep_chan_data_7_28;
    wire token_7_28;
    wire dep_chan_vld_26_28;
    wire [263:0] dep_chan_data_26_28;
    wire token_26_28;
    wire dep_chan_vld_29_28;
    wire [263:0] dep_chan_data_29_28;
    wire token_29_28;
    wire dep_chan_vld_30_28;
    wire [263:0] dep_chan_data_30_28;
    wire token_30_28;
    wire dep_chan_vld_66_28;
    wire [263:0] dep_chan_data_66_28;
    wire token_66_28;
    wire [4:0] proc_29_data_FIFO_blk;
    wire [4:0] proc_29_data_PIPO_blk;
    wire [4:0] proc_29_start_FIFO_blk;
    wire [4:0] proc_29_TLF_FIFO_blk;
    wire [4:0] proc_29_input_sync_blk;
    wire [4:0] proc_29_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_29;
    reg [4:0] proc_dep_vld_vec_29_reg;
    wire [4:0] in_chan_dep_vld_vec_29;
    wire [1319:0] in_chan_dep_data_vec_29;
    wire [4:0] token_in_vec_29;
    wire [4:0] out_chan_dep_vld_vec_29;
    wire [263:0] out_chan_dep_data_29;
    wire [4:0] token_out_vec_29;
    wire dl_detect_out_29;
    wire dep_chan_vld_27_29;
    wire [263:0] dep_chan_data_27_29;
    wire token_27_29;
    wire dep_chan_vld_28_29;
    wire [263:0] dep_chan_data_28_29;
    wire token_28_29;
    wire dep_chan_vld_31_29;
    wire [263:0] dep_chan_data_31_29;
    wire token_31_29;
    wire dep_chan_vld_49_29;
    wire [263:0] dep_chan_data_49_29;
    wire token_49_29;
    wire dep_chan_vld_79_29;
    wire [263:0] dep_chan_data_79_29;
    wire token_79_29;
    wire [4:0] proc_30_data_FIFO_blk;
    wire [4:0] proc_30_data_PIPO_blk;
    wire [4:0] proc_30_start_FIFO_blk;
    wire [4:0] proc_30_TLF_FIFO_blk;
    wire [4:0] proc_30_input_sync_blk;
    wire [4:0] proc_30_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_30;
    reg [4:0] proc_dep_vld_vec_30_reg;
    wire [4:0] in_chan_dep_vld_vec_30;
    wire [1319:0] in_chan_dep_data_vec_30;
    wire [4:0] token_in_vec_30;
    wire [4:0] out_chan_dep_vld_vec_30;
    wire [263:0] out_chan_dep_data_30;
    wire [4:0] token_out_vec_30;
    wire dl_detect_out_30;
    wire dep_chan_vld_8_30;
    wire [263:0] dep_chan_data_8_30;
    wire token_8_30;
    wire dep_chan_vld_28_30;
    wire [263:0] dep_chan_data_28_30;
    wire token_28_30;
    wire dep_chan_vld_31_30;
    wire [263:0] dep_chan_data_31_30;
    wire token_31_30;
    wire dep_chan_vld_32_30;
    wire [263:0] dep_chan_data_32_30;
    wire token_32_30;
    wire dep_chan_vld_65_30;
    wire [263:0] dep_chan_data_65_30;
    wire token_65_30;
    wire [4:0] proc_31_data_FIFO_blk;
    wire [4:0] proc_31_data_PIPO_blk;
    wire [4:0] proc_31_start_FIFO_blk;
    wire [4:0] proc_31_TLF_FIFO_blk;
    wire [4:0] proc_31_input_sync_blk;
    wire [4:0] proc_31_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_31;
    reg [4:0] proc_dep_vld_vec_31_reg;
    wire [4:0] in_chan_dep_vld_vec_31;
    wire [1319:0] in_chan_dep_data_vec_31;
    wire [4:0] token_in_vec_31;
    wire [4:0] out_chan_dep_vld_vec_31;
    wire [263:0] out_chan_dep_data_31;
    wire [4:0] token_out_vec_31;
    wire dl_detect_out_31;
    wire dep_chan_vld_29_31;
    wire [263:0] dep_chan_data_29_31;
    wire token_29_31;
    wire dep_chan_vld_30_31;
    wire [263:0] dep_chan_data_30_31;
    wire token_30_31;
    wire dep_chan_vld_33_31;
    wire [263:0] dep_chan_data_33_31;
    wire token_33_31;
    wire dep_chan_vld_50_31;
    wire [263:0] dep_chan_data_50_31;
    wire token_50_31;
    wire dep_chan_vld_78_31;
    wire [263:0] dep_chan_data_78_31;
    wire token_78_31;
    wire [4:0] proc_32_data_FIFO_blk;
    wire [4:0] proc_32_data_PIPO_blk;
    wire [4:0] proc_32_start_FIFO_blk;
    wire [4:0] proc_32_TLF_FIFO_blk;
    wire [4:0] proc_32_input_sync_blk;
    wire [4:0] proc_32_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_32;
    reg [4:0] proc_dep_vld_vec_32_reg;
    wire [4:0] in_chan_dep_vld_vec_32;
    wire [1319:0] in_chan_dep_data_vec_32;
    wire [4:0] token_in_vec_32;
    wire [4:0] out_chan_dep_vld_vec_32;
    wire [263:0] out_chan_dep_data_32;
    wire [4:0] token_out_vec_32;
    wire dl_detect_out_32;
    wire dep_chan_vld_9_32;
    wire [263:0] dep_chan_data_9_32;
    wire token_9_32;
    wire dep_chan_vld_30_32;
    wire [263:0] dep_chan_data_30_32;
    wire token_30_32;
    wire dep_chan_vld_33_32;
    wire [263:0] dep_chan_data_33_32;
    wire token_33_32;
    wire dep_chan_vld_34_32;
    wire [263:0] dep_chan_data_34_32;
    wire token_34_32;
    wire dep_chan_vld_64_32;
    wire [263:0] dep_chan_data_64_32;
    wire token_64_32;
    wire [4:0] proc_33_data_FIFO_blk;
    wire [4:0] proc_33_data_PIPO_blk;
    wire [4:0] proc_33_start_FIFO_blk;
    wire [4:0] proc_33_TLF_FIFO_blk;
    wire [4:0] proc_33_input_sync_blk;
    wire [4:0] proc_33_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_33;
    reg [4:0] proc_dep_vld_vec_33_reg;
    wire [4:0] in_chan_dep_vld_vec_33;
    wire [1319:0] in_chan_dep_data_vec_33;
    wire [4:0] token_in_vec_33;
    wire [4:0] out_chan_dep_vld_vec_33;
    wire [263:0] out_chan_dep_data_33;
    wire [4:0] token_out_vec_33;
    wire dl_detect_out_33;
    wire dep_chan_vld_31_33;
    wire [263:0] dep_chan_data_31_33;
    wire token_31_33;
    wire dep_chan_vld_32_33;
    wire [263:0] dep_chan_data_32_33;
    wire token_32_33;
    wire dep_chan_vld_35_33;
    wire [263:0] dep_chan_data_35_33;
    wire token_35_33;
    wire dep_chan_vld_51_33;
    wire [263:0] dep_chan_data_51_33;
    wire token_51_33;
    wire dep_chan_vld_77_33;
    wire [263:0] dep_chan_data_77_33;
    wire token_77_33;
    wire [4:0] proc_34_data_FIFO_blk;
    wire [4:0] proc_34_data_PIPO_blk;
    wire [4:0] proc_34_start_FIFO_blk;
    wire [4:0] proc_34_TLF_FIFO_blk;
    wire [4:0] proc_34_input_sync_blk;
    wire [4:0] proc_34_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_34;
    reg [4:0] proc_dep_vld_vec_34_reg;
    wire [4:0] in_chan_dep_vld_vec_34;
    wire [1319:0] in_chan_dep_data_vec_34;
    wire [4:0] token_in_vec_34;
    wire [4:0] out_chan_dep_vld_vec_34;
    wire [263:0] out_chan_dep_data_34;
    wire [4:0] token_out_vec_34;
    wire dl_detect_out_34;
    wire dep_chan_vld_10_34;
    wire [263:0] dep_chan_data_10_34;
    wire token_10_34;
    wire dep_chan_vld_32_34;
    wire [263:0] dep_chan_data_32_34;
    wire token_32_34;
    wire dep_chan_vld_35_34;
    wire [263:0] dep_chan_data_35_34;
    wire token_35_34;
    wire dep_chan_vld_36_34;
    wire [263:0] dep_chan_data_36_34;
    wire token_36_34;
    wire dep_chan_vld_63_34;
    wire [263:0] dep_chan_data_63_34;
    wire token_63_34;
    wire [4:0] proc_35_data_FIFO_blk;
    wire [4:0] proc_35_data_PIPO_blk;
    wire [4:0] proc_35_start_FIFO_blk;
    wire [4:0] proc_35_TLF_FIFO_blk;
    wire [4:0] proc_35_input_sync_blk;
    wire [4:0] proc_35_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_35;
    reg [4:0] proc_dep_vld_vec_35_reg;
    wire [4:0] in_chan_dep_vld_vec_35;
    wire [1319:0] in_chan_dep_data_vec_35;
    wire [4:0] token_in_vec_35;
    wire [4:0] out_chan_dep_vld_vec_35;
    wire [263:0] out_chan_dep_data_35;
    wire [4:0] token_out_vec_35;
    wire dl_detect_out_35;
    wire dep_chan_vld_33_35;
    wire [263:0] dep_chan_data_33_35;
    wire token_33_35;
    wire dep_chan_vld_34_35;
    wire [263:0] dep_chan_data_34_35;
    wire token_34_35;
    wire dep_chan_vld_37_35;
    wire [263:0] dep_chan_data_37_35;
    wire token_37_35;
    wire dep_chan_vld_52_35;
    wire [263:0] dep_chan_data_52_35;
    wire token_52_35;
    wire dep_chan_vld_76_35;
    wire [263:0] dep_chan_data_76_35;
    wire token_76_35;
    wire [4:0] proc_36_data_FIFO_blk;
    wire [4:0] proc_36_data_PIPO_blk;
    wire [4:0] proc_36_start_FIFO_blk;
    wire [4:0] proc_36_TLF_FIFO_blk;
    wire [4:0] proc_36_input_sync_blk;
    wire [4:0] proc_36_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_36;
    reg [4:0] proc_dep_vld_vec_36_reg;
    wire [4:0] in_chan_dep_vld_vec_36;
    wire [1319:0] in_chan_dep_data_vec_36;
    wire [4:0] token_in_vec_36;
    wire [4:0] out_chan_dep_vld_vec_36;
    wire [263:0] out_chan_dep_data_36;
    wire [4:0] token_out_vec_36;
    wire dl_detect_out_36;
    wire dep_chan_vld_11_36;
    wire [263:0] dep_chan_data_11_36;
    wire token_11_36;
    wire dep_chan_vld_34_36;
    wire [263:0] dep_chan_data_34_36;
    wire token_34_36;
    wire dep_chan_vld_37_36;
    wire [263:0] dep_chan_data_37_36;
    wire token_37_36;
    wire dep_chan_vld_38_36;
    wire [263:0] dep_chan_data_38_36;
    wire token_38_36;
    wire dep_chan_vld_62_36;
    wire [263:0] dep_chan_data_62_36;
    wire token_62_36;
    wire [4:0] proc_37_data_FIFO_blk;
    wire [4:0] proc_37_data_PIPO_blk;
    wire [4:0] proc_37_start_FIFO_blk;
    wire [4:0] proc_37_TLF_FIFO_blk;
    wire [4:0] proc_37_input_sync_blk;
    wire [4:0] proc_37_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_37;
    reg [4:0] proc_dep_vld_vec_37_reg;
    wire [4:0] in_chan_dep_vld_vec_37;
    wire [1319:0] in_chan_dep_data_vec_37;
    wire [4:0] token_in_vec_37;
    wire [4:0] out_chan_dep_vld_vec_37;
    wire [263:0] out_chan_dep_data_37;
    wire [4:0] token_out_vec_37;
    wire dl_detect_out_37;
    wire dep_chan_vld_35_37;
    wire [263:0] dep_chan_data_35_37;
    wire token_35_37;
    wire dep_chan_vld_36_37;
    wire [263:0] dep_chan_data_36_37;
    wire token_36_37;
    wire dep_chan_vld_39_37;
    wire [263:0] dep_chan_data_39_37;
    wire token_39_37;
    wire dep_chan_vld_53_37;
    wire [263:0] dep_chan_data_53_37;
    wire token_53_37;
    wire dep_chan_vld_75_37;
    wire [263:0] dep_chan_data_75_37;
    wire token_75_37;
    wire [4:0] proc_38_data_FIFO_blk;
    wire [4:0] proc_38_data_PIPO_blk;
    wire [4:0] proc_38_start_FIFO_blk;
    wire [4:0] proc_38_TLF_FIFO_blk;
    wire [4:0] proc_38_input_sync_blk;
    wire [4:0] proc_38_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_38;
    reg [4:0] proc_dep_vld_vec_38_reg;
    wire [4:0] in_chan_dep_vld_vec_38;
    wire [1319:0] in_chan_dep_data_vec_38;
    wire [4:0] token_in_vec_38;
    wire [4:0] out_chan_dep_vld_vec_38;
    wire [263:0] out_chan_dep_data_38;
    wire [4:0] token_out_vec_38;
    wire dl_detect_out_38;
    wire dep_chan_vld_12_38;
    wire [263:0] dep_chan_data_12_38;
    wire token_12_38;
    wire dep_chan_vld_36_38;
    wire [263:0] dep_chan_data_36_38;
    wire token_36_38;
    wire dep_chan_vld_39_38;
    wire [263:0] dep_chan_data_39_38;
    wire token_39_38;
    wire dep_chan_vld_40_38;
    wire [263:0] dep_chan_data_40_38;
    wire token_40_38;
    wire dep_chan_vld_61_38;
    wire [263:0] dep_chan_data_61_38;
    wire token_61_38;
    wire [4:0] proc_39_data_FIFO_blk;
    wire [4:0] proc_39_data_PIPO_blk;
    wire [4:0] proc_39_start_FIFO_blk;
    wire [4:0] proc_39_TLF_FIFO_blk;
    wire [4:0] proc_39_input_sync_blk;
    wire [4:0] proc_39_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_39;
    reg [4:0] proc_dep_vld_vec_39_reg;
    wire [4:0] in_chan_dep_vld_vec_39;
    wire [1319:0] in_chan_dep_data_vec_39;
    wire [4:0] token_in_vec_39;
    wire [4:0] out_chan_dep_vld_vec_39;
    wire [263:0] out_chan_dep_data_39;
    wire [4:0] token_out_vec_39;
    wire dl_detect_out_39;
    wire dep_chan_vld_37_39;
    wire [263:0] dep_chan_data_37_39;
    wire token_37_39;
    wire dep_chan_vld_38_39;
    wire [263:0] dep_chan_data_38_39;
    wire token_38_39;
    wire dep_chan_vld_41_39;
    wire [263:0] dep_chan_data_41_39;
    wire token_41_39;
    wire dep_chan_vld_54_39;
    wire [263:0] dep_chan_data_54_39;
    wire token_54_39;
    wire dep_chan_vld_74_39;
    wire [263:0] dep_chan_data_74_39;
    wire token_74_39;
    wire [4:0] proc_40_data_FIFO_blk;
    wire [4:0] proc_40_data_PIPO_blk;
    wire [4:0] proc_40_start_FIFO_blk;
    wire [4:0] proc_40_TLF_FIFO_blk;
    wire [4:0] proc_40_input_sync_blk;
    wire [4:0] proc_40_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_40;
    reg [4:0] proc_dep_vld_vec_40_reg;
    wire [4:0] in_chan_dep_vld_vec_40;
    wire [1319:0] in_chan_dep_data_vec_40;
    wire [4:0] token_in_vec_40;
    wire [4:0] out_chan_dep_vld_vec_40;
    wire [263:0] out_chan_dep_data_40;
    wire [4:0] token_out_vec_40;
    wire dl_detect_out_40;
    wire dep_chan_vld_13_40;
    wire [263:0] dep_chan_data_13_40;
    wire token_13_40;
    wire dep_chan_vld_38_40;
    wire [263:0] dep_chan_data_38_40;
    wire token_38_40;
    wire dep_chan_vld_41_40;
    wire [263:0] dep_chan_data_41_40;
    wire token_41_40;
    wire dep_chan_vld_42_40;
    wire [263:0] dep_chan_data_42_40;
    wire token_42_40;
    wire dep_chan_vld_60_40;
    wire [263:0] dep_chan_data_60_40;
    wire token_60_40;
    wire [4:0] proc_41_data_FIFO_blk;
    wire [4:0] proc_41_data_PIPO_blk;
    wire [4:0] proc_41_start_FIFO_blk;
    wire [4:0] proc_41_TLF_FIFO_blk;
    wire [4:0] proc_41_input_sync_blk;
    wire [4:0] proc_41_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_41;
    reg [4:0] proc_dep_vld_vec_41_reg;
    wire [4:0] in_chan_dep_vld_vec_41;
    wire [1319:0] in_chan_dep_data_vec_41;
    wire [4:0] token_in_vec_41;
    wire [4:0] out_chan_dep_vld_vec_41;
    wire [263:0] out_chan_dep_data_41;
    wire [4:0] token_out_vec_41;
    wire dl_detect_out_41;
    wire dep_chan_vld_39_41;
    wire [263:0] dep_chan_data_39_41;
    wire token_39_41;
    wire dep_chan_vld_40_41;
    wire [263:0] dep_chan_data_40_41;
    wire token_40_41;
    wire dep_chan_vld_43_41;
    wire [263:0] dep_chan_data_43_41;
    wire token_43_41;
    wire dep_chan_vld_55_41;
    wire [263:0] dep_chan_data_55_41;
    wire token_55_41;
    wire dep_chan_vld_73_41;
    wire [263:0] dep_chan_data_73_41;
    wire token_73_41;
    wire [4:0] proc_42_data_FIFO_blk;
    wire [4:0] proc_42_data_PIPO_blk;
    wire [4:0] proc_42_start_FIFO_blk;
    wire [4:0] proc_42_TLF_FIFO_blk;
    wire [4:0] proc_42_input_sync_blk;
    wire [4:0] proc_42_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_42;
    reg [4:0] proc_dep_vld_vec_42_reg;
    wire [4:0] in_chan_dep_vld_vec_42;
    wire [1319:0] in_chan_dep_data_vec_42;
    wire [4:0] token_in_vec_42;
    wire [4:0] out_chan_dep_vld_vec_42;
    wire [263:0] out_chan_dep_data_42;
    wire [4:0] token_out_vec_42;
    wire dl_detect_out_42;
    wire dep_chan_vld_14_42;
    wire [263:0] dep_chan_data_14_42;
    wire token_14_42;
    wire dep_chan_vld_40_42;
    wire [263:0] dep_chan_data_40_42;
    wire token_40_42;
    wire dep_chan_vld_43_42;
    wire [263:0] dep_chan_data_43_42;
    wire token_43_42;
    wire dep_chan_vld_57_42;
    wire [263:0] dep_chan_data_57_42;
    wire token_57_42;
    wire dep_chan_vld_59_42;
    wire [263:0] dep_chan_data_59_42;
    wire token_59_42;
    wire [4:0] proc_43_data_FIFO_blk;
    wire [4:0] proc_43_data_PIPO_blk;
    wire [4:0] proc_43_start_FIFO_blk;
    wire [4:0] proc_43_TLF_FIFO_blk;
    wire [4:0] proc_43_input_sync_blk;
    wire [4:0] proc_43_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_43;
    reg [4:0] proc_dep_vld_vec_43_reg;
    wire [4:0] in_chan_dep_vld_vec_43;
    wire [1319:0] in_chan_dep_data_vec_43;
    wire [4:0] token_in_vec_43;
    wire [4:0] out_chan_dep_vld_vec_43;
    wire [263:0] out_chan_dep_data_43;
    wire [4:0] token_out_vec_43;
    wire dl_detect_out_43;
    wire dep_chan_vld_41_43;
    wire [263:0] dep_chan_data_41_43;
    wire token_41_43;
    wire dep_chan_vld_42_43;
    wire [263:0] dep_chan_data_42_43;
    wire token_42_43;
    wire dep_chan_vld_56_43;
    wire [263:0] dep_chan_data_56_43;
    wire token_56_43;
    wire dep_chan_vld_58_43;
    wire [263:0] dep_chan_data_58_43;
    wire token_58_43;
    wire dep_chan_vld_72_43;
    wire [263:0] dep_chan_data_72_43;
    wire token_72_43;
    wire [15:0] proc_44_data_FIFO_blk;
    wire [15:0] proc_44_data_PIPO_blk;
    wire [15:0] proc_44_start_FIFO_blk;
    wire [15:0] proc_44_TLF_FIFO_blk;
    wire [15:0] proc_44_input_sync_blk;
    wire [15:0] proc_44_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_44;
    reg [15:0] proc_dep_vld_vec_44_reg;
    wire [15:0] in_chan_dep_vld_vec_44;
    wire [4223:0] in_chan_dep_data_vec_44;
    wire [15:0] token_in_vec_44;
    wire [15:0] out_chan_dep_vld_vec_44;
    wire [263:0] out_chan_dep_data_44;
    wire [15:0] token_out_vec_44;
    wire dl_detect_out_44;
    wire dep_chan_vld_19_44;
    wire [263:0] dep_chan_data_19_44;
    wire token_19_44;
    wire dep_chan_vld_45_44;
    wire [263:0] dep_chan_data_45_44;
    wire token_45_44;
    wire dep_chan_vld_46_44;
    wire [263:0] dep_chan_data_46_44;
    wire token_46_44;
    wire dep_chan_vld_47_44;
    wire [263:0] dep_chan_data_47_44;
    wire token_47_44;
    wire dep_chan_vld_48_44;
    wire [263:0] dep_chan_data_48_44;
    wire token_48_44;
    wire dep_chan_vld_49_44;
    wire [263:0] dep_chan_data_49_44;
    wire token_49_44;
    wire dep_chan_vld_50_44;
    wire [263:0] dep_chan_data_50_44;
    wire token_50_44;
    wire dep_chan_vld_51_44;
    wire [263:0] dep_chan_data_51_44;
    wire token_51_44;
    wire dep_chan_vld_52_44;
    wire [263:0] dep_chan_data_52_44;
    wire token_52_44;
    wire dep_chan_vld_53_44;
    wire [263:0] dep_chan_data_53_44;
    wire token_53_44;
    wire dep_chan_vld_54_44;
    wire [263:0] dep_chan_data_54_44;
    wire token_54_44;
    wire dep_chan_vld_55_44;
    wire [263:0] dep_chan_data_55_44;
    wire token_55_44;
    wire dep_chan_vld_56_44;
    wire [263:0] dep_chan_data_56_44;
    wire token_56_44;
    wire dep_chan_vld_57_44;
    wire [263:0] dep_chan_data_57_44;
    wire token_57_44;
    wire dep_chan_vld_58_44;
    wire [263:0] dep_chan_data_58_44;
    wire token_58_44;
    wire dep_chan_vld_87_44;
    wire [263:0] dep_chan_data_87_44;
    wire token_87_44;
    wire [15:0] proc_45_data_FIFO_blk;
    wire [15:0] proc_45_data_PIPO_blk;
    wire [15:0] proc_45_start_FIFO_blk;
    wire [15:0] proc_45_TLF_FIFO_blk;
    wire [15:0] proc_45_input_sync_blk;
    wire [15:0] proc_45_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_45;
    reg [15:0] proc_dep_vld_vec_45_reg;
    wire [15:0] in_chan_dep_vld_vec_45;
    wire [4223:0] in_chan_dep_data_vec_45;
    wire [15:0] token_in_vec_45;
    wire [15:0] out_chan_dep_vld_vec_45;
    wire [263:0] out_chan_dep_data_45;
    wire [15:0] token_out_vec_45;
    wire dl_detect_out_45;
    wire dep_chan_vld_21_45;
    wire [263:0] dep_chan_data_21_45;
    wire token_21_45;
    wire dep_chan_vld_44_45;
    wire [263:0] dep_chan_data_44_45;
    wire token_44_45;
    wire dep_chan_vld_46_45;
    wire [263:0] dep_chan_data_46_45;
    wire token_46_45;
    wire dep_chan_vld_47_45;
    wire [263:0] dep_chan_data_47_45;
    wire token_47_45;
    wire dep_chan_vld_48_45;
    wire [263:0] dep_chan_data_48_45;
    wire token_48_45;
    wire dep_chan_vld_49_45;
    wire [263:0] dep_chan_data_49_45;
    wire token_49_45;
    wire dep_chan_vld_50_45;
    wire [263:0] dep_chan_data_50_45;
    wire token_50_45;
    wire dep_chan_vld_51_45;
    wire [263:0] dep_chan_data_51_45;
    wire token_51_45;
    wire dep_chan_vld_52_45;
    wire [263:0] dep_chan_data_52_45;
    wire token_52_45;
    wire dep_chan_vld_53_45;
    wire [263:0] dep_chan_data_53_45;
    wire token_53_45;
    wire dep_chan_vld_54_45;
    wire [263:0] dep_chan_data_54_45;
    wire token_54_45;
    wire dep_chan_vld_55_45;
    wire [263:0] dep_chan_data_55_45;
    wire token_55_45;
    wire dep_chan_vld_56_45;
    wire [263:0] dep_chan_data_56_45;
    wire token_56_45;
    wire dep_chan_vld_57_45;
    wire [263:0] dep_chan_data_57_45;
    wire token_57_45;
    wire dep_chan_vld_58_45;
    wire [263:0] dep_chan_data_58_45;
    wire token_58_45;
    wire dep_chan_vld_87_45;
    wire [263:0] dep_chan_data_87_45;
    wire token_87_45;
    wire [15:0] proc_46_data_FIFO_blk;
    wire [15:0] proc_46_data_PIPO_blk;
    wire [15:0] proc_46_start_FIFO_blk;
    wire [15:0] proc_46_TLF_FIFO_blk;
    wire [15:0] proc_46_input_sync_blk;
    wire [15:0] proc_46_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_46;
    reg [15:0] proc_dep_vld_vec_46_reg;
    wire [15:0] in_chan_dep_vld_vec_46;
    wire [4223:0] in_chan_dep_data_vec_46;
    wire [15:0] token_in_vec_46;
    wire [15:0] out_chan_dep_vld_vec_46;
    wire [263:0] out_chan_dep_data_46;
    wire [15:0] token_out_vec_46;
    wire dl_detect_out_46;
    wire dep_chan_vld_23_46;
    wire [263:0] dep_chan_data_23_46;
    wire token_23_46;
    wire dep_chan_vld_44_46;
    wire [263:0] dep_chan_data_44_46;
    wire token_44_46;
    wire dep_chan_vld_45_46;
    wire [263:0] dep_chan_data_45_46;
    wire token_45_46;
    wire dep_chan_vld_47_46;
    wire [263:0] dep_chan_data_47_46;
    wire token_47_46;
    wire dep_chan_vld_48_46;
    wire [263:0] dep_chan_data_48_46;
    wire token_48_46;
    wire dep_chan_vld_49_46;
    wire [263:0] dep_chan_data_49_46;
    wire token_49_46;
    wire dep_chan_vld_50_46;
    wire [263:0] dep_chan_data_50_46;
    wire token_50_46;
    wire dep_chan_vld_51_46;
    wire [263:0] dep_chan_data_51_46;
    wire token_51_46;
    wire dep_chan_vld_52_46;
    wire [263:0] dep_chan_data_52_46;
    wire token_52_46;
    wire dep_chan_vld_53_46;
    wire [263:0] dep_chan_data_53_46;
    wire token_53_46;
    wire dep_chan_vld_54_46;
    wire [263:0] dep_chan_data_54_46;
    wire token_54_46;
    wire dep_chan_vld_55_46;
    wire [263:0] dep_chan_data_55_46;
    wire token_55_46;
    wire dep_chan_vld_56_46;
    wire [263:0] dep_chan_data_56_46;
    wire token_56_46;
    wire dep_chan_vld_57_46;
    wire [263:0] dep_chan_data_57_46;
    wire token_57_46;
    wire dep_chan_vld_58_46;
    wire [263:0] dep_chan_data_58_46;
    wire token_58_46;
    wire dep_chan_vld_87_46;
    wire [263:0] dep_chan_data_87_46;
    wire token_87_46;
    wire [15:0] proc_47_data_FIFO_blk;
    wire [15:0] proc_47_data_PIPO_blk;
    wire [15:0] proc_47_start_FIFO_blk;
    wire [15:0] proc_47_TLF_FIFO_blk;
    wire [15:0] proc_47_input_sync_blk;
    wire [15:0] proc_47_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_47;
    reg [15:0] proc_dep_vld_vec_47_reg;
    wire [15:0] in_chan_dep_vld_vec_47;
    wire [4223:0] in_chan_dep_data_vec_47;
    wire [15:0] token_in_vec_47;
    wire [15:0] out_chan_dep_vld_vec_47;
    wire [263:0] out_chan_dep_data_47;
    wire [15:0] token_out_vec_47;
    wire dl_detect_out_47;
    wire dep_chan_vld_25_47;
    wire [263:0] dep_chan_data_25_47;
    wire token_25_47;
    wire dep_chan_vld_44_47;
    wire [263:0] dep_chan_data_44_47;
    wire token_44_47;
    wire dep_chan_vld_45_47;
    wire [263:0] dep_chan_data_45_47;
    wire token_45_47;
    wire dep_chan_vld_46_47;
    wire [263:0] dep_chan_data_46_47;
    wire token_46_47;
    wire dep_chan_vld_48_47;
    wire [263:0] dep_chan_data_48_47;
    wire token_48_47;
    wire dep_chan_vld_49_47;
    wire [263:0] dep_chan_data_49_47;
    wire token_49_47;
    wire dep_chan_vld_50_47;
    wire [263:0] dep_chan_data_50_47;
    wire token_50_47;
    wire dep_chan_vld_51_47;
    wire [263:0] dep_chan_data_51_47;
    wire token_51_47;
    wire dep_chan_vld_52_47;
    wire [263:0] dep_chan_data_52_47;
    wire token_52_47;
    wire dep_chan_vld_53_47;
    wire [263:0] dep_chan_data_53_47;
    wire token_53_47;
    wire dep_chan_vld_54_47;
    wire [263:0] dep_chan_data_54_47;
    wire token_54_47;
    wire dep_chan_vld_55_47;
    wire [263:0] dep_chan_data_55_47;
    wire token_55_47;
    wire dep_chan_vld_56_47;
    wire [263:0] dep_chan_data_56_47;
    wire token_56_47;
    wire dep_chan_vld_57_47;
    wire [263:0] dep_chan_data_57_47;
    wire token_57_47;
    wire dep_chan_vld_58_47;
    wire [263:0] dep_chan_data_58_47;
    wire token_58_47;
    wire dep_chan_vld_87_47;
    wire [263:0] dep_chan_data_87_47;
    wire token_87_47;
    wire [15:0] proc_48_data_FIFO_blk;
    wire [15:0] proc_48_data_PIPO_blk;
    wire [15:0] proc_48_start_FIFO_blk;
    wire [15:0] proc_48_TLF_FIFO_blk;
    wire [15:0] proc_48_input_sync_blk;
    wire [15:0] proc_48_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_48;
    reg [15:0] proc_dep_vld_vec_48_reg;
    wire [15:0] in_chan_dep_vld_vec_48;
    wire [4223:0] in_chan_dep_data_vec_48;
    wire [15:0] token_in_vec_48;
    wire [15:0] out_chan_dep_vld_vec_48;
    wire [263:0] out_chan_dep_data_48;
    wire [15:0] token_out_vec_48;
    wire dl_detect_out_48;
    wire dep_chan_vld_27_48;
    wire [263:0] dep_chan_data_27_48;
    wire token_27_48;
    wire dep_chan_vld_44_48;
    wire [263:0] dep_chan_data_44_48;
    wire token_44_48;
    wire dep_chan_vld_45_48;
    wire [263:0] dep_chan_data_45_48;
    wire token_45_48;
    wire dep_chan_vld_46_48;
    wire [263:0] dep_chan_data_46_48;
    wire token_46_48;
    wire dep_chan_vld_47_48;
    wire [263:0] dep_chan_data_47_48;
    wire token_47_48;
    wire dep_chan_vld_49_48;
    wire [263:0] dep_chan_data_49_48;
    wire token_49_48;
    wire dep_chan_vld_50_48;
    wire [263:0] dep_chan_data_50_48;
    wire token_50_48;
    wire dep_chan_vld_51_48;
    wire [263:0] dep_chan_data_51_48;
    wire token_51_48;
    wire dep_chan_vld_52_48;
    wire [263:0] dep_chan_data_52_48;
    wire token_52_48;
    wire dep_chan_vld_53_48;
    wire [263:0] dep_chan_data_53_48;
    wire token_53_48;
    wire dep_chan_vld_54_48;
    wire [263:0] dep_chan_data_54_48;
    wire token_54_48;
    wire dep_chan_vld_55_48;
    wire [263:0] dep_chan_data_55_48;
    wire token_55_48;
    wire dep_chan_vld_56_48;
    wire [263:0] dep_chan_data_56_48;
    wire token_56_48;
    wire dep_chan_vld_57_48;
    wire [263:0] dep_chan_data_57_48;
    wire token_57_48;
    wire dep_chan_vld_58_48;
    wire [263:0] dep_chan_data_58_48;
    wire token_58_48;
    wire dep_chan_vld_87_48;
    wire [263:0] dep_chan_data_87_48;
    wire token_87_48;
    wire [15:0] proc_49_data_FIFO_blk;
    wire [15:0] proc_49_data_PIPO_blk;
    wire [15:0] proc_49_start_FIFO_blk;
    wire [15:0] proc_49_TLF_FIFO_blk;
    wire [15:0] proc_49_input_sync_blk;
    wire [15:0] proc_49_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_49;
    reg [15:0] proc_dep_vld_vec_49_reg;
    wire [15:0] in_chan_dep_vld_vec_49;
    wire [4223:0] in_chan_dep_data_vec_49;
    wire [15:0] token_in_vec_49;
    wire [15:0] out_chan_dep_vld_vec_49;
    wire [263:0] out_chan_dep_data_49;
    wire [15:0] token_out_vec_49;
    wire dl_detect_out_49;
    wire dep_chan_vld_29_49;
    wire [263:0] dep_chan_data_29_49;
    wire token_29_49;
    wire dep_chan_vld_44_49;
    wire [263:0] dep_chan_data_44_49;
    wire token_44_49;
    wire dep_chan_vld_45_49;
    wire [263:0] dep_chan_data_45_49;
    wire token_45_49;
    wire dep_chan_vld_46_49;
    wire [263:0] dep_chan_data_46_49;
    wire token_46_49;
    wire dep_chan_vld_47_49;
    wire [263:0] dep_chan_data_47_49;
    wire token_47_49;
    wire dep_chan_vld_48_49;
    wire [263:0] dep_chan_data_48_49;
    wire token_48_49;
    wire dep_chan_vld_50_49;
    wire [263:0] dep_chan_data_50_49;
    wire token_50_49;
    wire dep_chan_vld_51_49;
    wire [263:0] dep_chan_data_51_49;
    wire token_51_49;
    wire dep_chan_vld_52_49;
    wire [263:0] dep_chan_data_52_49;
    wire token_52_49;
    wire dep_chan_vld_53_49;
    wire [263:0] dep_chan_data_53_49;
    wire token_53_49;
    wire dep_chan_vld_54_49;
    wire [263:0] dep_chan_data_54_49;
    wire token_54_49;
    wire dep_chan_vld_55_49;
    wire [263:0] dep_chan_data_55_49;
    wire token_55_49;
    wire dep_chan_vld_56_49;
    wire [263:0] dep_chan_data_56_49;
    wire token_56_49;
    wire dep_chan_vld_57_49;
    wire [263:0] dep_chan_data_57_49;
    wire token_57_49;
    wire dep_chan_vld_58_49;
    wire [263:0] dep_chan_data_58_49;
    wire token_58_49;
    wire dep_chan_vld_87_49;
    wire [263:0] dep_chan_data_87_49;
    wire token_87_49;
    wire [15:0] proc_50_data_FIFO_blk;
    wire [15:0] proc_50_data_PIPO_blk;
    wire [15:0] proc_50_start_FIFO_blk;
    wire [15:0] proc_50_TLF_FIFO_blk;
    wire [15:0] proc_50_input_sync_blk;
    wire [15:0] proc_50_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_50;
    reg [15:0] proc_dep_vld_vec_50_reg;
    wire [15:0] in_chan_dep_vld_vec_50;
    wire [4223:0] in_chan_dep_data_vec_50;
    wire [15:0] token_in_vec_50;
    wire [15:0] out_chan_dep_vld_vec_50;
    wire [263:0] out_chan_dep_data_50;
    wire [15:0] token_out_vec_50;
    wire dl_detect_out_50;
    wire dep_chan_vld_31_50;
    wire [263:0] dep_chan_data_31_50;
    wire token_31_50;
    wire dep_chan_vld_44_50;
    wire [263:0] dep_chan_data_44_50;
    wire token_44_50;
    wire dep_chan_vld_45_50;
    wire [263:0] dep_chan_data_45_50;
    wire token_45_50;
    wire dep_chan_vld_46_50;
    wire [263:0] dep_chan_data_46_50;
    wire token_46_50;
    wire dep_chan_vld_47_50;
    wire [263:0] dep_chan_data_47_50;
    wire token_47_50;
    wire dep_chan_vld_48_50;
    wire [263:0] dep_chan_data_48_50;
    wire token_48_50;
    wire dep_chan_vld_49_50;
    wire [263:0] dep_chan_data_49_50;
    wire token_49_50;
    wire dep_chan_vld_51_50;
    wire [263:0] dep_chan_data_51_50;
    wire token_51_50;
    wire dep_chan_vld_52_50;
    wire [263:0] dep_chan_data_52_50;
    wire token_52_50;
    wire dep_chan_vld_53_50;
    wire [263:0] dep_chan_data_53_50;
    wire token_53_50;
    wire dep_chan_vld_54_50;
    wire [263:0] dep_chan_data_54_50;
    wire token_54_50;
    wire dep_chan_vld_55_50;
    wire [263:0] dep_chan_data_55_50;
    wire token_55_50;
    wire dep_chan_vld_56_50;
    wire [263:0] dep_chan_data_56_50;
    wire token_56_50;
    wire dep_chan_vld_57_50;
    wire [263:0] dep_chan_data_57_50;
    wire token_57_50;
    wire dep_chan_vld_58_50;
    wire [263:0] dep_chan_data_58_50;
    wire token_58_50;
    wire dep_chan_vld_87_50;
    wire [263:0] dep_chan_data_87_50;
    wire token_87_50;
    wire [15:0] proc_51_data_FIFO_blk;
    wire [15:0] proc_51_data_PIPO_blk;
    wire [15:0] proc_51_start_FIFO_blk;
    wire [15:0] proc_51_TLF_FIFO_blk;
    wire [15:0] proc_51_input_sync_blk;
    wire [15:0] proc_51_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_51;
    reg [15:0] proc_dep_vld_vec_51_reg;
    wire [15:0] in_chan_dep_vld_vec_51;
    wire [4223:0] in_chan_dep_data_vec_51;
    wire [15:0] token_in_vec_51;
    wire [15:0] out_chan_dep_vld_vec_51;
    wire [263:0] out_chan_dep_data_51;
    wire [15:0] token_out_vec_51;
    wire dl_detect_out_51;
    wire dep_chan_vld_33_51;
    wire [263:0] dep_chan_data_33_51;
    wire token_33_51;
    wire dep_chan_vld_44_51;
    wire [263:0] dep_chan_data_44_51;
    wire token_44_51;
    wire dep_chan_vld_45_51;
    wire [263:0] dep_chan_data_45_51;
    wire token_45_51;
    wire dep_chan_vld_46_51;
    wire [263:0] dep_chan_data_46_51;
    wire token_46_51;
    wire dep_chan_vld_47_51;
    wire [263:0] dep_chan_data_47_51;
    wire token_47_51;
    wire dep_chan_vld_48_51;
    wire [263:0] dep_chan_data_48_51;
    wire token_48_51;
    wire dep_chan_vld_49_51;
    wire [263:0] dep_chan_data_49_51;
    wire token_49_51;
    wire dep_chan_vld_50_51;
    wire [263:0] dep_chan_data_50_51;
    wire token_50_51;
    wire dep_chan_vld_52_51;
    wire [263:0] dep_chan_data_52_51;
    wire token_52_51;
    wire dep_chan_vld_53_51;
    wire [263:0] dep_chan_data_53_51;
    wire token_53_51;
    wire dep_chan_vld_54_51;
    wire [263:0] dep_chan_data_54_51;
    wire token_54_51;
    wire dep_chan_vld_55_51;
    wire [263:0] dep_chan_data_55_51;
    wire token_55_51;
    wire dep_chan_vld_56_51;
    wire [263:0] dep_chan_data_56_51;
    wire token_56_51;
    wire dep_chan_vld_57_51;
    wire [263:0] dep_chan_data_57_51;
    wire token_57_51;
    wire dep_chan_vld_58_51;
    wire [263:0] dep_chan_data_58_51;
    wire token_58_51;
    wire dep_chan_vld_87_51;
    wire [263:0] dep_chan_data_87_51;
    wire token_87_51;
    wire [15:0] proc_52_data_FIFO_blk;
    wire [15:0] proc_52_data_PIPO_blk;
    wire [15:0] proc_52_start_FIFO_blk;
    wire [15:0] proc_52_TLF_FIFO_blk;
    wire [15:0] proc_52_input_sync_blk;
    wire [15:0] proc_52_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_52;
    reg [15:0] proc_dep_vld_vec_52_reg;
    wire [15:0] in_chan_dep_vld_vec_52;
    wire [4223:0] in_chan_dep_data_vec_52;
    wire [15:0] token_in_vec_52;
    wire [15:0] out_chan_dep_vld_vec_52;
    wire [263:0] out_chan_dep_data_52;
    wire [15:0] token_out_vec_52;
    wire dl_detect_out_52;
    wire dep_chan_vld_35_52;
    wire [263:0] dep_chan_data_35_52;
    wire token_35_52;
    wire dep_chan_vld_44_52;
    wire [263:0] dep_chan_data_44_52;
    wire token_44_52;
    wire dep_chan_vld_45_52;
    wire [263:0] dep_chan_data_45_52;
    wire token_45_52;
    wire dep_chan_vld_46_52;
    wire [263:0] dep_chan_data_46_52;
    wire token_46_52;
    wire dep_chan_vld_47_52;
    wire [263:0] dep_chan_data_47_52;
    wire token_47_52;
    wire dep_chan_vld_48_52;
    wire [263:0] dep_chan_data_48_52;
    wire token_48_52;
    wire dep_chan_vld_49_52;
    wire [263:0] dep_chan_data_49_52;
    wire token_49_52;
    wire dep_chan_vld_50_52;
    wire [263:0] dep_chan_data_50_52;
    wire token_50_52;
    wire dep_chan_vld_51_52;
    wire [263:0] dep_chan_data_51_52;
    wire token_51_52;
    wire dep_chan_vld_53_52;
    wire [263:0] dep_chan_data_53_52;
    wire token_53_52;
    wire dep_chan_vld_54_52;
    wire [263:0] dep_chan_data_54_52;
    wire token_54_52;
    wire dep_chan_vld_55_52;
    wire [263:0] dep_chan_data_55_52;
    wire token_55_52;
    wire dep_chan_vld_56_52;
    wire [263:0] dep_chan_data_56_52;
    wire token_56_52;
    wire dep_chan_vld_57_52;
    wire [263:0] dep_chan_data_57_52;
    wire token_57_52;
    wire dep_chan_vld_58_52;
    wire [263:0] dep_chan_data_58_52;
    wire token_58_52;
    wire dep_chan_vld_87_52;
    wire [263:0] dep_chan_data_87_52;
    wire token_87_52;
    wire [15:0] proc_53_data_FIFO_blk;
    wire [15:0] proc_53_data_PIPO_blk;
    wire [15:0] proc_53_start_FIFO_blk;
    wire [15:0] proc_53_TLF_FIFO_blk;
    wire [15:0] proc_53_input_sync_blk;
    wire [15:0] proc_53_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_53;
    reg [15:0] proc_dep_vld_vec_53_reg;
    wire [15:0] in_chan_dep_vld_vec_53;
    wire [4223:0] in_chan_dep_data_vec_53;
    wire [15:0] token_in_vec_53;
    wire [15:0] out_chan_dep_vld_vec_53;
    wire [263:0] out_chan_dep_data_53;
    wire [15:0] token_out_vec_53;
    wire dl_detect_out_53;
    wire dep_chan_vld_37_53;
    wire [263:0] dep_chan_data_37_53;
    wire token_37_53;
    wire dep_chan_vld_44_53;
    wire [263:0] dep_chan_data_44_53;
    wire token_44_53;
    wire dep_chan_vld_45_53;
    wire [263:0] dep_chan_data_45_53;
    wire token_45_53;
    wire dep_chan_vld_46_53;
    wire [263:0] dep_chan_data_46_53;
    wire token_46_53;
    wire dep_chan_vld_47_53;
    wire [263:0] dep_chan_data_47_53;
    wire token_47_53;
    wire dep_chan_vld_48_53;
    wire [263:0] dep_chan_data_48_53;
    wire token_48_53;
    wire dep_chan_vld_49_53;
    wire [263:0] dep_chan_data_49_53;
    wire token_49_53;
    wire dep_chan_vld_50_53;
    wire [263:0] dep_chan_data_50_53;
    wire token_50_53;
    wire dep_chan_vld_51_53;
    wire [263:0] dep_chan_data_51_53;
    wire token_51_53;
    wire dep_chan_vld_52_53;
    wire [263:0] dep_chan_data_52_53;
    wire token_52_53;
    wire dep_chan_vld_54_53;
    wire [263:0] dep_chan_data_54_53;
    wire token_54_53;
    wire dep_chan_vld_55_53;
    wire [263:0] dep_chan_data_55_53;
    wire token_55_53;
    wire dep_chan_vld_56_53;
    wire [263:0] dep_chan_data_56_53;
    wire token_56_53;
    wire dep_chan_vld_57_53;
    wire [263:0] dep_chan_data_57_53;
    wire token_57_53;
    wire dep_chan_vld_58_53;
    wire [263:0] dep_chan_data_58_53;
    wire token_58_53;
    wire dep_chan_vld_87_53;
    wire [263:0] dep_chan_data_87_53;
    wire token_87_53;
    wire [15:0] proc_54_data_FIFO_blk;
    wire [15:0] proc_54_data_PIPO_blk;
    wire [15:0] proc_54_start_FIFO_blk;
    wire [15:0] proc_54_TLF_FIFO_blk;
    wire [15:0] proc_54_input_sync_blk;
    wire [15:0] proc_54_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_54;
    reg [15:0] proc_dep_vld_vec_54_reg;
    wire [15:0] in_chan_dep_vld_vec_54;
    wire [4223:0] in_chan_dep_data_vec_54;
    wire [15:0] token_in_vec_54;
    wire [15:0] out_chan_dep_vld_vec_54;
    wire [263:0] out_chan_dep_data_54;
    wire [15:0] token_out_vec_54;
    wire dl_detect_out_54;
    wire dep_chan_vld_39_54;
    wire [263:0] dep_chan_data_39_54;
    wire token_39_54;
    wire dep_chan_vld_44_54;
    wire [263:0] dep_chan_data_44_54;
    wire token_44_54;
    wire dep_chan_vld_45_54;
    wire [263:0] dep_chan_data_45_54;
    wire token_45_54;
    wire dep_chan_vld_46_54;
    wire [263:0] dep_chan_data_46_54;
    wire token_46_54;
    wire dep_chan_vld_47_54;
    wire [263:0] dep_chan_data_47_54;
    wire token_47_54;
    wire dep_chan_vld_48_54;
    wire [263:0] dep_chan_data_48_54;
    wire token_48_54;
    wire dep_chan_vld_49_54;
    wire [263:0] dep_chan_data_49_54;
    wire token_49_54;
    wire dep_chan_vld_50_54;
    wire [263:0] dep_chan_data_50_54;
    wire token_50_54;
    wire dep_chan_vld_51_54;
    wire [263:0] dep_chan_data_51_54;
    wire token_51_54;
    wire dep_chan_vld_52_54;
    wire [263:0] dep_chan_data_52_54;
    wire token_52_54;
    wire dep_chan_vld_53_54;
    wire [263:0] dep_chan_data_53_54;
    wire token_53_54;
    wire dep_chan_vld_55_54;
    wire [263:0] dep_chan_data_55_54;
    wire token_55_54;
    wire dep_chan_vld_56_54;
    wire [263:0] dep_chan_data_56_54;
    wire token_56_54;
    wire dep_chan_vld_57_54;
    wire [263:0] dep_chan_data_57_54;
    wire token_57_54;
    wire dep_chan_vld_58_54;
    wire [263:0] dep_chan_data_58_54;
    wire token_58_54;
    wire dep_chan_vld_87_54;
    wire [263:0] dep_chan_data_87_54;
    wire token_87_54;
    wire [15:0] proc_55_data_FIFO_blk;
    wire [15:0] proc_55_data_PIPO_blk;
    wire [15:0] proc_55_start_FIFO_blk;
    wire [15:0] proc_55_TLF_FIFO_blk;
    wire [15:0] proc_55_input_sync_blk;
    wire [15:0] proc_55_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_55;
    reg [15:0] proc_dep_vld_vec_55_reg;
    wire [15:0] in_chan_dep_vld_vec_55;
    wire [4223:0] in_chan_dep_data_vec_55;
    wire [15:0] token_in_vec_55;
    wire [15:0] out_chan_dep_vld_vec_55;
    wire [263:0] out_chan_dep_data_55;
    wire [15:0] token_out_vec_55;
    wire dl_detect_out_55;
    wire dep_chan_vld_41_55;
    wire [263:0] dep_chan_data_41_55;
    wire token_41_55;
    wire dep_chan_vld_44_55;
    wire [263:0] dep_chan_data_44_55;
    wire token_44_55;
    wire dep_chan_vld_45_55;
    wire [263:0] dep_chan_data_45_55;
    wire token_45_55;
    wire dep_chan_vld_46_55;
    wire [263:0] dep_chan_data_46_55;
    wire token_46_55;
    wire dep_chan_vld_47_55;
    wire [263:0] dep_chan_data_47_55;
    wire token_47_55;
    wire dep_chan_vld_48_55;
    wire [263:0] dep_chan_data_48_55;
    wire token_48_55;
    wire dep_chan_vld_49_55;
    wire [263:0] dep_chan_data_49_55;
    wire token_49_55;
    wire dep_chan_vld_50_55;
    wire [263:0] dep_chan_data_50_55;
    wire token_50_55;
    wire dep_chan_vld_51_55;
    wire [263:0] dep_chan_data_51_55;
    wire token_51_55;
    wire dep_chan_vld_52_55;
    wire [263:0] dep_chan_data_52_55;
    wire token_52_55;
    wire dep_chan_vld_53_55;
    wire [263:0] dep_chan_data_53_55;
    wire token_53_55;
    wire dep_chan_vld_54_55;
    wire [263:0] dep_chan_data_54_55;
    wire token_54_55;
    wire dep_chan_vld_56_55;
    wire [263:0] dep_chan_data_56_55;
    wire token_56_55;
    wire dep_chan_vld_57_55;
    wire [263:0] dep_chan_data_57_55;
    wire token_57_55;
    wire dep_chan_vld_58_55;
    wire [263:0] dep_chan_data_58_55;
    wire token_58_55;
    wire dep_chan_vld_87_55;
    wire [263:0] dep_chan_data_87_55;
    wire token_87_55;
    wire [15:0] proc_56_data_FIFO_blk;
    wire [15:0] proc_56_data_PIPO_blk;
    wire [15:0] proc_56_start_FIFO_blk;
    wire [15:0] proc_56_TLF_FIFO_blk;
    wire [15:0] proc_56_input_sync_blk;
    wire [15:0] proc_56_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_56;
    reg [15:0] proc_dep_vld_vec_56_reg;
    wire [15:0] in_chan_dep_vld_vec_56;
    wire [4223:0] in_chan_dep_data_vec_56;
    wire [15:0] token_in_vec_56;
    wire [15:0] out_chan_dep_vld_vec_56;
    wire [263:0] out_chan_dep_data_56;
    wire [15:0] token_out_vec_56;
    wire dl_detect_out_56;
    wire dep_chan_vld_43_56;
    wire [263:0] dep_chan_data_43_56;
    wire token_43_56;
    wire dep_chan_vld_44_56;
    wire [263:0] dep_chan_data_44_56;
    wire token_44_56;
    wire dep_chan_vld_45_56;
    wire [263:0] dep_chan_data_45_56;
    wire token_45_56;
    wire dep_chan_vld_46_56;
    wire [263:0] dep_chan_data_46_56;
    wire token_46_56;
    wire dep_chan_vld_47_56;
    wire [263:0] dep_chan_data_47_56;
    wire token_47_56;
    wire dep_chan_vld_48_56;
    wire [263:0] dep_chan_data_48_56;
    wire token_48_56;
    wire dep_chan_vld_49_56;
    wire [263:0] dep_chan_data_49_56;
    wire token_49_56;
    wire dep_chan_vld_50_56;
    wire [263:0] dep_chan_data_50_56;
    wire token_50_56;
    wire dep_chan_vld_51_56;
    wire [263:0] dep_chan_data_51_56;
    wire token_51_56;
    wire dep_chan_vld_52_56;
    wire [263:0] dep_chan_data_52_56;
    wire token_52_56;
    wire dep_chan_vld_53_56;
    wire [263:0] dep_chan_data_53_56;
    wire token_53_56;
    wire dep_chan_vld_54_56;
    wire [263:0] dep_chan_data_54_56;
    wire token_54_56;
    wire dep_chan_vld_55_56;
    wire [263:0] dep_chan_data_55_56;
    wire token_55_56;
    wire dep_chan_vld_57_56;
    wire [263:0] dep_chan_data_57_56;
    wire token_57_56;
    wire dep_chan_vld_58_56;
    wire [263:0] dep_chan_data_58_56;
    wire token_58_56;
    wire dep_chan_vld_87_56;
    wire [263:0] dep_chan_data_87_56;
    wire token_87_56;
    wire [15:0] proc_57_data_FIFO_blk;
    wire [15:0] proc_57_data_PIPO_blk;
    wire [15:0] proc_57_start_FIFO_blk;
    wire [15:0] proc_57_TLF_FIFO_blk;
    wire [15:0] proc_57_input_sync_blk;
    wire [15:0] proc_57_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_57;
    reg [15:0] proc_dep_vld_vec_57_reg;
    wire [15:0] in_chan_dep_vld_vec_57;
    wire [4223:0] in_chan_dep_data_vec_57;
    wire [15:0] token_in_vec_57;
    wire [15:0] out_chan_dep_vld_vec_57;
    wire [263:0] out_chan_dep_data_57;
    wire [15:0] token_out_vec_57;
    wire dl_detect_out_57;
    wire dep_chan_vld_42_57;
    wire [263:0] dep_chan_data_42_57;
    wire token_42_57;
    wire dep_chan_vld_44_57;
    wire [263:0] dep_chan_data_44_57;
    wire token_44_57;
    wire dep_chan_vld_45_57;
    wire [263:0] dep_chan_data_45_57;
    wire token_45_57;
    wire dep_chan_vld_46_57;
    wire [263:0] dep_chan_data_46_57;
    wire token_46_57;
    wire dep_chan_vld_47_57;
    wire [263:0] dep_chan_data_47_57;
    wire token_47_57;
    wire dep_chan_vld_48_57;
    wire [263:0] dep_chan_data_48_57;
    wire token_48_57;
    wire dep_chan_vld_49_57;
    wire [263:0] dep_chan_data_49_57;
    wire token_49_57;
    wire dep_chan_vld_50_57;
    wire [263:0] dep_chan_data_50_57;
    wire token_50_57;
    wire dep_chan_vld_51_57;
    wire [263:0] dep_chan_data_51_57;
    wire token_51_57;
    wire dep_chan_vld_52_57;
    wire [263:0] dep_chan_data_52_57;
    wire token_52_57;
    wire dep_chan_vld_53_57;
    wire [263:0] dep_chan_data_53_57;
    wire token_53_57;
    wire dep_chan_vld_54_57;
    wire [263:0] dep_chan_data_54_57;
    wire token_54_57;
    wire dep_chan_vld_55_57;
    wire [263:0] dep_chan_data_55_57;
    wire token_55_57;
    wire dep_chan_vld_56_57;
    wire [263:0] dep_chan_data_56_57;
    wire token_56_57;
    wire dep_chan_vld_58_57;
    wire [263:0] dep_chan_data_58_57;
    wire token_58_57;
    wire dep_chan_vld_87_57;
    wire [263:0] dep_chan_data_87_57;
    wire token_87_57;
    wire [15:0] proc_58_data_FIFO_blk;
    wire [15:0] proc_58_data_PIPO_blk;
    wire [15:0] proc_58_start_FIFO_blk;
    wire [15:0] proc_58_TLF_FIFO_blk;
    wire [15:0] proc_58_input_sync_blk;
    wire [15:0] proc_58_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_58;
    reg [15:0] proc_dep_vld_vec_58_reg;
    wire [15:0] in_chan_dep_vld_vec_58;
    wire [4223:0] in_chan_dep_data_vec_58;
    wire [15:0] token_in_vec_58;
    wire [15:0] out_chan_dep_vld_vec_58;
    wire [263:0] out_chan_dep_data_58;
    wire [15:0] token_out_vec_58;
    wire dl_detect_out_58;
    wire dep_chan_vld_43_58;
    wire [263:0] dep_chan_data_43_58;
    wire token_43_58;
    wire dep_chan_vld_44_58;
    wire [263:0] dep_chan_data_44_58;
    wire token_44_58;
    wire dep_chan_vld_45_58;
    wire [263:0] dep_chan_data_45_58;
    wire token_45_58;
    wire dep_chan_vld_46_58;
    wire [263:0] dep_chan_data_46_58;
    wire token_46_58;
    wire dep_chan_vld_47_58;
    wire [263:0] dep_chan_data_47_58;
    wire token_47_58;
    wire dep_chan_vld_48_58;
    wire [263:0] dep_chan_data_48_58;
    wire token_48_58;
    wire dep_chan_vld_49_58;
    wire [263:0] dep_chan_data_49_58;
    wire token_49_58;
    wire dep_chan_vld_50_58;
    wire [263:0] dep_chan_data_50_58;
    wire token_50_58;
    wire dep_chan_vld_51_58;
    wire [263:0] dep_chan_data_51_58;
    wire token_51_58;
    wire dep_chan_vld_52_58;
    wire [263:0] dep_chan_data_52_58;
    wire token_52_58;
    wire dep_chan_vld_53_58;
    wire [263:0] dep_chan_data_53_58;
    wire token_53_58;
    wire dep_chan_vld_54_58;
    wire [263:0] dep_chan_data_54_58;
    wire token_54_58;
    wire dep_chan_vld_55_58;
    wire [263:0] dep_chan_data_55_58;
    wire token_55_58;
    wire dep_chan_vld_56_58;
    wire [263:0] dep_chan_data_56_58;
    wire token_56_58;
    wire dep_chan_vld_57_58;
    wire [263:0] dep_chan_data_57_58;
    wire token_57_58;
    wire dep_chan_vld_87_58;
    wire [263:0] dep_chan_data_87_58;
    wire token_87_58;
    wire [1:0] proc_59_data_FIFO_blk;
    wire [1:0] proc_59_data_PIPO_blk;
    wire [1:0] proc_59_start_FIFO_blk;
    wire [1:0] proc_59_TLF_FIFO_blk;
    wire [1:0] proc_59_input_sync_blk;
    wire [1:0] proc_59_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_59;
    reg [1:0] proc_dep_vld_vec_59_reg;
    wire [1:0] in_chan_dep_vld_vec_59;
    wire [527:0] in_chan_dep_data_vec_59;
    wire [1:0] token_in_vec_59;
    wire [1:0] out_chan_dep_vld_vec_59;
    wire [263:0] out_chan_dep_data_59;
    wire [1:0] token_out_vec_59;
    wire dl_detect_out_59;
    wire dep_chan_vld_42_59;
    wire [263:0] dep_chan_data_42_59;
    wire token_42_59;
    wire dep_chan_vld_60_59;
    wire [263:0] dep_chan_data_60_59;
    wire token_60_59;
    wire [2:0] proc_60_data_FIFO_blk;
    wire [2:0] proc_60_data_PIPO_blk;
    wire [2:0] proc_60_start_FIFO_blk;
    wire [2:0] proc_60_TLF_FIFO_blk;
    wire [2:0] proc_60_input_sync_blk;
    wire [2:0] proc_60_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_60;
    reg [2:0] proc_dep_vld_vec_60_reg;
    wire [2:0] in_chan_dep_vld_vec_60;
    wire [791:0] in_chan_dep_data_vec_60;
    wire [2:0] token_in_vec_60;
    wire [2:0] out_chan_dep_vld_vec_60;
    wire [263:0] out_chan_dep_data_60;
    wire [2:0] token_out_vec_60;
    wire dl_detect_out_60;
    wire dep_chan_vld_40_60;
    wire [263:0] dep_chan_data_40_60;
    wire token_40_60;
    wire dep_chan_vld_59_60;
    wire [263:0] dep_chan_data_59_60;
    wire token_59_60;
    wire dep_chan_vld_61_60;
    wire [263:0] dep_chan_data_61_60;
    wire token_61_60;
    wire [2:0] proc_61_data_FIFO_blk;
    wire [2:0] proc_61_data_PIPO_blk;
    wire [2:0] proc_61_start_FIFO_blk;
    wire [2:0] proc_61_TLF_FIFO_blk;
    wire [2:0] proc_61_input_sync_blk;
    wire [2:0] proc_61_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_61;
    reg [2:0] proc_dep_vld_vec_61_reg;
    wire [2:0] in_chan_dep_vld_vec_61;
    wire [791:0] in_chan_dep_data_vec_61;
    wire [2:0] token_in_vec_61;
    wire [2:0] out_chan_dep_vld_vec_61;
    wire [263:0] out_chan_dep_data_61;
    wire [2:0] token_out_vec_61;
    wire dl_detect_out_61;
    wire dep_chan_vld_38_61;
    wire [263:0] dep_chan_data_38_61;
    wire token_38_61;
    wire dep_chan_vld_60_61;
    wire [263:0] dep_chan_data_60_61;
    wire token_60_61;
    wire dep_chan_vld_62_61;
    wire [263:0] dep_chan_data_62_61;
    wire token_62_61;
    wire [2:0] proc_62_data_FIFO_blk;
    wire [2:0] proc_62_data_PIPO_blk;
    wire [2:0] proc_62_start_FIFO_blk;
    wire [2:0] proc_62_TLF_FIFO_blk;
    wire [2:0] proc_62_input_sync_blk;
    wire [2:0] proc_62_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_62;
    reg [2:0] proc_dep_vld_vec_62_reg;
    wire [2:0] in_chan_dep_vld_vec_62;
    wire [791:0] in_chan_dep_data_vec_62;
    wire [2:0] token_in_vec_62;
    wire [2:0] out_chan_dep_vld_vec_62;
    wire [263:0] out_chan_dep_data_62;
    wire [2:0] token_out_vec_62;
    wire dl_detect_out_62;
    wire dep_chan_vld_36_62;
    wire [263:0] dep_chan_data_36_62;
    wire token_36_62;
    wire dep_chan_vld_61_62;
    wire [263:0] dep_chan_data_61_62;
    wire token_61_62;
    wire dep_chan_vld_63_62;
    wire [263:0] dep_chan_data_63_62;
    wire token_63_62;
    wire [2:0] proc_63_data_FIFO_blk;
    wire [2:0] proc_63_data_PIPO_blk;
    wire [2:0] proc_63_start_FIFO_blk;
    wire [2:0] proc_63_TLF_FIFO_blk;
    wire [2:0] proc_63_input_sync_blk;
    wire [2:0] proc_63_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_63;
    reg [2:0] proc_dep_vld_vec_63_reg;
    wire [2:0] in_chan_dep_vld_vec_63;
    wire [791:0] in_chan_dep_data_vec_63;
    wire [2:0] token_in_vec_63;
    wire [2:0] out_chan_dep_vld_vec_63;
    wire [263:0] out_chan_dep_data_63;
    wire [2:0] token_out_vec_63;
    wire dl_detect_out_63;
    wire dep_chan_vld_34_63;
    wire [263:0] dep_chan_data_34_63;
    wire token_34_63;
    wire dep_chan_vld_62_63;
    wire [263:0] dep_chan_data_62_63;
    wire token_62_63;
    wire dep_chan_vld_64_63;
    wire [263:0] dep_chan_data_64_63;
    wire token_64_63;
    wire [2:0] proc_64_data_FIFO_blk;
    wire [2:0] proc_64_data_PIPO_blk;
    wire [2:0] proc_64_start_FIFO_blk;
    wire [2:0] proc_64_TLF_FIFO_blk;
    wire [2:0] proc_64_input_sync_blk;
    wire [2:0] proc_64_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_64;
    reg [2:0] proc_dep_vld_vec_64_reg;
    wire [2:0] in_chan_dep_vld_vec_64;
    wire [791:0] in_chan_dep_data_vec_64;
    wire [2:0] token_in_vec_64;
    wire [2:0] out_chan_dep_vld_vec_64;
    wire [263:0] out_chan_dep_data_64;
    wire [2:0] token_out_vec_64;
    wire dl_detect_out_64;
    wire dep_chan_vld_32_64;
    wire [263:0] dep_chan_data_32_64;
    wire token_32_64;
    wire dep_chan_vld_63_64;
    wire [263:0] dep_chan_data_63_64;
    wire token_63_64;
    wire dep_chan_vld_65_64;
    wire [263:0] dep_chan_data_65_64;
    wire token_65_64;
    wire [2:0] proc_65_data_FIFO_blk;
    wire [2:0] proc_65_data_PIPO_blk;
    wire [2:0] proc_65_start_FIFO_blk;
    wire [2:0] proc_65_TLF_FIFO_blk;
    wire [2:0] proc_65_input_sync_blk;
    wire [2:0] proc_65_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_65;
    reg [2:0] proc_dep_vld_vec_65_reg;
    wire [2:0] in_chan_dep_vld_vec_65;
    wire [791:0] in_chan_dep_data_vec_65;
    wire [2:0] token_in_vec_65;
    wire [2:0] out_chan_dep_vld_vec_65;
    wire [263:0] out_chan_dep_data_65;
    wire [2:0] token_out_vec_65;
    wire dl_detect_out_65;
    wire dep_chan_vld_30_65;
    wire [263:0] dep_chan_data_30_65;
    wire token_30_65;
    wire dep_chan_vld_64_65;
    wire [263:0] dep_chan_data_64_65;
    wire token_64_65;
    wire dep_chan_vld_66_65;
    wire [263:0] dep_chan_data_66_65;
    wire token_66_65;
    wire [2:0] proc_66_data_FIFO_blk;
    wire [2:0] proc_66_data_PIPO_blk;
    wire [2:0] proc_66_start_FIFO_blk;
    wire [2:0] proc_66_TLF_FIFO_blk;
    wire [2:0] proc_66_input_sync_blk;
    wire [2:0] proc_66_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_66;
    reg [2:0] proc_dep_vld_vec_66_reg;
    wire [2:0] in_chan_dep_vld_vec_66;
    wire [791:0] in_chan_dep_data_vec_66;
    wire [2:0] token_in_vec_66;
    wire [2:0] out_chan_dep_vld_vec_66;
    wire [263:0] out_chan_dep_data_66;
    wire [2:0] token_out_vec_66;
    wire dl_detect_out_66;
    wire dep_chan_vld_28_66;
    wire [263:0] dep_chan_data_28_66;
    wire token_28_66;
    wire dep_chan_vld_65_66;
    wire [263:0] dep_chan_data_65_66;
    wire token_65_66;
    wire dep_chan_vld_67_66;
    wire [263:0] dep_chan_data_67_66;
    wire token_67_66;
    wire [2:0] proc_67_data_FIFO_blk;
    wire [2:0] proc_67_data_PIPO_blk;
    wire [2:0] proc_67_start_FIFO_blk;
    wire [2:0] proc_67_TLF_FIFO_blk;
    wire [2:0] proc_67_input_sync_blk;
    wire [2:0] proc_67_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_67;
    reg [2:0] proc_dep_vld_vec_67_reg;
    wire [2:0] in_chan_dep_vld_vec_67;
    wire [791:0] in_chan_dep_data_vec_67;
    wire [2:0] token_in_vec_67;
    wire [2:0] out_chan_dep_vld_vec_67;
    wire [263:0] out_chan_dep_data_67;
    wire [2:0] token_out_vec_67;
    wire dl_detect_out_67;
    wire dep_chan_vld_26_67;
    wire [263:0] dep_chan_data_26_67;
    wire token_26_67;
    wire dep_chan_vld_66_67;
    wire [263:0] dep_chan_data_66_67;
    wire token_66_67;
    wire dep_chan_vld_68_67;
    wire [263:0] dep_chan_data_68_67;
    wire token_68_67;
    wire [2:0] proc_68_data_FIFO_blk;
    wire [2:0] proc_68_data_PIPO_blk;
    wire [2:0] proc_68_start_FIFO_blk;
    wire [2:0] proc_68_TLF_FIFO_blk;
    wire [2:0] proc_68_input_sync_blk;
    wire [2:0] proc_68_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_68;
    reg [2:0] proc_dep_vld_vec_68_reg;
    wire [2:0] in_chan_dep_vld_vec_68;
    wire [791:0] in_chan_dep_data_vec_68;
    wire [2:0] token_in_vec_68;
    wire [2:0] out_chan_dep_vld_vec_68;
    wire [263:0] out_chan_dep_data_68;
    wire [2:0] token_out_vec_68;
    wire dl_detect_out_68;
    wire dep_chan_vld_24_68;
    wire [263:0] dep_chan_data_24_68;
    wire token_24_68;
    wire dep_chan_vld_67_68;
    wire [263:0] dep_chan_data_67_68;
    wire token_67_68;
    wire dep_chan_vld_69_68;
    wire [263:0] dep_chan_data_69_68;
    wire token_69_68;
    wire [2:0] proc_69_data_FIFO_blk;
    wire [2:0] proc_69_data_PIPO_blk;
    wire [2:0] proc_69_start_FIFO_blk;
    wire [2:0] proc_69_TLF_FIFO_blk;
    wire [2:0] proc_69_input_sync_blk;
    wire [2:0] proc_69_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_69;
    reg [2:0] proc_dep_vld_vec_69_reg;
    wire [2:0] in_chan_dep_vld_vec_69;
    wire [791:0] in_chan_dep_data_vec_69;
    wire [2:0] token_in_vec_69;
    wire [2:0] out_chan_dep_vld_vec_69;
    wire [263:0] out_chan_dep_data_69;
    wire [2:0] token_out_vec_69;
    wire dl_detect_out_69;
    wire dep_chan_vld_22_69;
    wire [263:0] dep_chan_data_22_69;
    wire token_22_69;
    wire dep_chan_vld_68_69;
    wire [263:0] dep_chan_data_68_69;
    wire token_68_69;
    wire dep_chan_vld_70_69;
    wire [263:0] dep_chan_data_70_69;
    wire token_70_69;
    wire [2:0] proc_70_data_FIFO_blk;
    wire [2:0] proc_70_data_PIPO_blk;
    wire [2:0] proc_70_start_FIFO_blk;
    wire [2:0] proc_70_TLF_FIFO_blk;
    wire [2:0] proc_70_input_sync_blk;
    wire [2:0] proc_70_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_70;
    reg [2:0] proc_dep_vld_vec_70_reg;
    wire [2:0] in_chan_dep_vld_vec_70;
    wire [791:0] in_chan_dep_data_vec_70;
    wire [2:0] token_in_vec_70;
    wire [2:0] out_chan_dep_vld_vec_70;
    wire [263:0] out_chan_dep_data_70;
    wire [2:0] token_out_vec_70;
    wire dl_detect_out_70;
    wire dep_chan_vld_20_70;
    wire [263:0] dep_chan_data_20_70;
    wire token_20_70;
    wire dep_chan_vld_69_70;
    wire [263:0] dep_chan_data_69_70;
    wire token_69_70;
    wire dep_chan_vld_71_70;
    wire [263:0] dep_chan_data_71_70;
    wire token_71_70;
    wire [2:0] proc_71_data_FIFO_blk;
    wire [2:0] proc_71_data_PIPO_blk;
    wire [2:0] proc_71_start_FIFO_blk;
    wire [2:0] proc_71_TLF_FIFO_blk;
    wire [2:0] proc_71_input_sync_blk;
    wire [2:0] proc_71_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_71;
    reg [2:0] proc_dep_vld_vec_71_reg;
    wire [2:0] in_chan_dep_vld_vec_71;
    wire [791:0] in_chan_dep_data_vec_71;
    wire [2:0] token_in_vec_71;
    wire [2:0] out_chan_dep_vld_vec_71;
    wire [263:0] out_chan_dep_data_71;
    wire [2:0] token_out_vec_71;
    wire dl_detect_out_71;
    wire dep_chan_vld_18_71;
    wire [263:0] dep_chan_data_18_71;
    wire token_18_71;
    wire dep_chan_vld_70_71;
    wire [263:0] dep_chan_data_70_71;
    wire token_70_71;
    wire dep_chan_vld_86_71;
    wire [263:0] dep_chan_data_86_71;
    wire token_86_71;
    wire [1:0] proc_72_data_FIFO_blk;
    wire [1:0] proc_72_data_PIPO_blk;
    wire [1:0] proc_72_start_FIFO_blk;
    wire [1:0] proc_72_TLF_FIFO_blk;
    wire [1:0] proc_72_input_sync_blk;
    wire [1:0] proc_72_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_72;
    reg [1:0] proc_dep_vld_vec_72_reg;
    wire [1:0] in_chan_dep_vld_vec_72;
    wire [527:0] in_chan_dep_data_vec_72;
    wire [1:0] token_in_vec_72;
    wire [1:0] out_chan_dep_vld_vec_72;
    wire [263:0] out_chan_dep_data_72;
    wire [1:0] token_out_vec_72;
    wire dl_detect_out_72;
    wire dep_chan_vld_43_72;
    wire [263:0] dep_chan_data_43_72;
    wire token_43_72;
    wire dep_chan_vld_73_72;
    wire [263:0] dep_chan_data_73_72;
    wire token_73_72;
    wire [2:0] proc_73_data_FIFO_blk;
    wire [2:0] proc_73_data_PIPO_blk;
    wire [2:0] proc_73_start_FIFO_blk;
    wire [2:0] proc_73_TLF_FIFO_blk;
    wire [2:0] proc_73_input_sync_blk;
    wire [2:0] proc_73_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_73;
    reg [2:0] proc_dep_vld_vec_73_reg;
    wire [2:0] in_chan_dep_vld_vec_73;
    wire [791:0] in_chan_dep_data_vec_73;
    wire [2:0] token_in_vec_73;
    wire [2:0] out_chan_dep_vld_vec_73;
    wire [263:0] out_chan_dep_data_73;
    wire [2:0] token_out_vec_73;
    wire dl_detect_out_73;
    wire dep_chan_vld_41_73;
    wire [263:0] dep_chan_data_41_73;
    wire token_41_73;
    wire dep_chan_vld_72_73;
    wire [263:0] dep_chan_data_72_73;
    wire token_72_73;
    wire dep_chan_vld_74_73;
    wire [263:0] dep_chan_data_74_73;
    wire token_74_73;
    wire [2:0] proc_74_data_FIFO_blk;
    wire [2:0] proc_74_data_PIPO_blk;
    wire [2:0] proc_74_start_FIFO_blk;
    wire [2:0] proc_74_TLF_FIFO_blk;
    wire [2:0] proc_74_input_sync_blk;
    wire [2:0] proc_74_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_74;
    reg [2:0] proc_dep_vld_vec_74_reg;
    wire [2:0] in_chan_dep_vld_vec_74;
    wire [791:0] in_chan_dep_data_vec_74;
    wire [2:0] token_in_vec_74;
    wire [2:0] out_chan_dep_vld_vec_74;
    wire [263:0] out_chan_dep_data_74;
    wire [2:0] token_out_vec_74;
    wire dl_detect_out_74;
    wire dep_chan_vld_39_74;
    wire [263:0] dep_chan_data_39_74;
    wire token_39_74;
    wire dep_chan_vld_73_74;
    wire [263:0] dep_chan_data_73_74;
    wire token_73_74;
    wire dep_chan_vld_75_74;
    wire [263:0] dep_chan_data_75_74;
    wire token_75_74;
    wire [2:0] proc_75_data_FIFO_blk;
    wire [2:0] proc_75_data_PIPO_blk;
    wire [2:0] proc_75_start_FIFO_blk;
    wire [2:0] proc_75_TLF_FIFO_blk;
    wire [2:0] proc_75_input_sync_blk;
    wire [2:0] proc_75_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_75;
    reg [2:0] proc_dep_vld_vec_75_reg;
    wire [2:0] in_chan_dep_vld_vec_75;
    wire [791:0] in_chan_dep_data_vec_75;
    wire [2:0] token_in_vec_75;
    wire [2:0] out_chan_dep_vld_vec_75;
    wire [263:0] out_chan_dep_data_75;
    wire [2:0] token_out_vec_75;
    wire dl_detect_out_75;
    wire dep_chan_vld_37_75;
    wire [263:0] dep_chan_data_37_75;
    wire token_37_75;
    wire dep_chan_vld_74_75;
    wire [263:0] dep_chan_data_74_75;
    wire token_74_75;
    wire dep_chan_vld_76_75;
    wire [263:0] dep_chan_data_76_75;
    wire token_76_75;
    wire [2:0] proc_76_data_FIFO_blk;
    wire [2:0] proc_76_data_PIPO_blk;
    wire [2:0] proc_76_start_FIFO_blk;
    wire [2:0] proc_76_TLF_FIFO_blk;
    wire [2:0] proc_76_input_sync_blk;
    wire [2:0] proc_76_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_76;
    reg [2:0] proc_dep_vld_vec_76_reg;
    wire [2:0] in_chan_dep_vld_vec_76;
    wire [791:0] in_chan_dep_data_vec_76;
    wire [2:0] token_in_vec_76;
    wire [2:0] out_chan_dep_vld_vec_76;
    wire [263:0] out_chan_dep_data_76;
    wire [2:0] token_out_vec_76;
    wire dl_detect_out_76;
    wire dep_chan_vld_35_76;
    wire [263:0] dep_chan_data_35_76;
    wire token_35_76;
    wire dep_chan_vld_75_76;
    wire [263:0] dep_chan_data_75_76;
    wire token_75_76;
    wire dep_chan_vld_77_76;
    wire [263:0] dep_chan_data_77_76;
    wire token_77_76;
    wire [2:0] proc_77_data_FIFO_blk;
    wire [2:0] proc_77_data_PIPO_blk;
    wire [2:0] proc_77_start_FIFO_blk;
    wire [2:0] proc_77_TLF_FIFO_blk;
    wire [2:0] proc_77_input_sync_blk;
    wire [2:0] proc_77_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_77;
    reg [2:0] proc_dep_vld_vec_77_reg;
    wire [2:0] in_chan_dep_vld_vec_77;
    wire [791:0] in_chan_dep_data_vec_77;
    wire [2:0] token_in_vec_77;
    wire [2:0] out_chan_dep_vld_vec_77;
    wire [263:0] out_chan_dep_data_77;
    wire [2:0] token_out_vec_77;
    wire dl_detect_out_77;
    wire dep_chan_vld_33_77;
    wire [263:0] dep_chan_data_33_77;
    wire token_33_77;
    wire dep_chan_vld_76_77;
    wire [263:0] dep_chan_data_76_77;
    wire token_76_77;
    wire dep_chan_vld_78_77;
    wire [263:0] dep_chan_data_78_77;
    wire token_78_77;
    wire [2:0] proc_78_data_FIFO_blk;
    wire [2:0] proc_78_data_PIPO_blk;
    wire [2:0] proc_78_start_FIFO_blk;
    wire [2:0] proc_78_TLF_FIFO_blk;
    wire [2:0] proc_78_input_sync_blk;
    wire [2:0] proc_78_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_78;
    reg [2:0] proc_dep_vld_vec_78_reg;
    wire [2:0] in_chan_dep_vld_vec_78;
    wire [791:0] in_chan_dep_data_vec_78;
    wire [2:0] token_in_vec_78;
    wire [2:0] out_chan_dep_vld_vec_78;
    wire [263:0] out_chan_dep_data_78;
    wire [2:0] token_out_vec_78;
    wire dl_detect_out_78;
    wire dep_chan_vld_31_78;
    wire [263:0] dep_chan_data_31_78;
    wire token_31_78;
    wire dep_chan_vld_77_78;
    wire [263:0] dep_chan_data_77_78;
    wire token_77_78;
    wire dep_chan_vld_79_78;
    wire [263:0] dep_chan_data_79_78;
    wire token_79_78;
    wire [2:0] proc_79_data_FIFO_blk;
    wire [2:0] proc_79_data_PIPO_blk;
    wire [2:0] proc_79_start_FIFO_blk;
    wire [2:0] proc_79_TLF_FIFO_blk;
    wire [2:0] proc_79_input_sync_blk;
    wire [2:0] proc_79_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_79;
    reg [2:0] proc_dep_vld_vec_79_reg;
    wire [2:0] in_chan_dep_vld_vec_79;
    wire [791:0] in_chan_dep_data_vec_79;
    wire [2:0] token_in_vec_79;
    wire [2:0] out_chan_dep_vld_vec_79;
    wire [263:0] out_chan_dep_data_79;
    wire [2:0] token_out_vec_79;
    wire dl_detect_out_79;
    wire dep_chan_vld_29_79;
    wire [263:0] dep_chan_data_29_79;
    wire token_29_79;
    wire dep_chan_vld_78_79;
    wire [263:0] dep_chan_data_78_79;
    wire token_78_79;
    wire dep_chan_vld_80_79;
    wire [263:0] dep_chan_data_80_79;
    wire token_80_79;
    wire [2:0] proc_80_data_FIFO_blk;
    wire [2:0] proc_80_data_PIPO_blk;
    wire [2:0] proc_80_start_FIFO_blk;
    wire [2:0] proc_80_TLF_FIFO_blk;
    wire [2:0] proc_80_input_sync_blk;
    wire [2:0] proc_80_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_80;
    reg [2:0] proc_dep_vld_vec_80_reg;
    wire [2:0] in_chan_dep_vld_vec_80;
    wire [791:0] in_chan_dep_data_vec_80;
    wire [2:0] token_in_vec_80;
    wire [2:0] out_chan_dep_vld_vec_80;
    wire [263:0] out_chan_dep_data_80;
    wire [2:0] token_out_vec_80;
    wire dl_detect_out_80;
    wire dep_chan_vld_27_80;
    wire [263:0] dep_chan_data_27_80;
    wire token_27_80;
    wire dep_chan_vld_79_80;
    wire [263:0] dep_chan_data_79_80;
    wire token_79_80;
    wire dep_chan_vld_81_80;
    wire [263:0] dep_chan_data_81_80;
    wire token_81_80;
    wire [2:0] proc_81_data_FIFO_blk;
    wire [2:0] proc_81_data_PIPO_blk;
    wire [2:0] proc_81_start_FIFO_blk;
    wire [2:0] proc_81_TLF_FIFO_blk;
    wire [2:0] proc_81_input_sync_blk;
    wire [2:0] proc_81_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_81;
    reg [2:0] proc_dep_vld_vec_81_reg;
    wire [2:0] in_chan_dep_vld_vec_81;
    wire [791:0] in_chan_dep_data_vec_81;
    wire [2:0] token_in_vec_81;
    wire [2:0] out_chan_dep_vld_vec_81;
    wire [263:0] out_chan_dep_data_81;
    wire [2:0] token_out_vec_81;
    wire dl_detect_out_81;
    wire dep_chan_vld_25_81;
    wire [263:0] dep_chan_data_25_81;
    wire token_25_81;
    wire dep_chan_vld_80_81;
    wire [263:0] dep_chan_data_80_81;
    wire token_80_81;
    wire dep_chan_vld_82_81;
    wire [263:0] dep_chan_data_82_81;
    wire token_82_81;
    wire [2:0] proc_82_data_FIFO_blk;
    wire [2:0] proc_82_data_PIPO_blk;
    wire [2:0] proc_82_start_FIFO_blk;
    wire [2:0] proc_82_TLF_FIFO_blk;
    wire [2:0] proc_82_input_sync_blk;
    wire [2:0] proc_82_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_82;
    reg [2:0] proc_dep_vld_vec_82_reg;
    wire [2:0] in_chan_dep_vld_vec_82;
    wire [791:0] in_chan_dep_data_vec_82;
    wire [2:0] token_in_vec_82;
    wire [2:0] out_chan_dep_vld_vec_82;
    wire [263:0] out_chan_dep_data_82;
    wire [2:0] token_out_vec_82;
    wire dl_detect_out_82;
    wire dep_chan_vld_23_82;
    wire [263:0] dep_chan_data_23_82;
    wire token_23_82;
    wire dep_chan_vld_81_82;
    wire [263:0] dep_chan_data_81_82;
    wire token_81_82;
    wire dep_chan_vld_83_82;
    wire [263:0] dep_chan_data_83_82;
    wire token_83_82;
    wire [2:0] proc_83_data_FIFO_blk;
    wire [2:0] proc_83_data_PIPO_blk;
    wire [2:0] proc_83_start_FIFO_blk;
    wire [2:0] proc_83_TLF_FIFO_blk;
    wire [2:0] proc_83_input_sync_blk;
    wire [2:0] proc_83_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_83;
    reg [2:0] proc_dep_vld_vec_83_reg;
    wire [2:0] in_chan_dep_vld_vec_83;
    wire [791:0] in_chan_dep_data_vec_83;
    wire [2:0] token_in_vec_83;
    wire [2:0] out_chan_dep_vld_vec_83;
    wire [263:0] out_chan_dep_data_83;
    wire [2:0] token_out_vec_83;
    wire dl_detect_out_83;
    wire dep_chan_vld_21_83;
    wire [263:0] dep_chan_data_21_83;
    wire token_21_83;
    wire dep_chan_vld_82_83;
    wire [263:0] dep_chan_data_82_83;
    wire token_82_83;
    wire dep_chan_vld_84_83;
    wire [263:0] dep_chan_data_84_83;
    wire token_84_83;
    wire [2:0] proc_84_data_FIFO_blk;
    wire [2:0] proc_84_data_PIPO_blk;
    wire [2:0] proc_84_start_FIFO_blk;
    wire [2:0] proc_84_TLF_FIFO_blk;
    wire [2:0] proc_84_input_sync_blk;
    wire [2:0] proc_84_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_84;
    reg [2:0] proc_dep_vld_vec_84_reg;
    wire [2:0] in_chan_dep_vld_vec_84;
    wire [791:0] in_chan_dep_data_vec_84;
    wire [2:0] token_in_vec_84;
    wire [2:0] out_chan_dep_vld_vec_84;
    wire [263:0] out_chan_dep_data_84;
    wire [2:0] token_out_vec_84;
    wire dl_detect_out_84;
    wire dep_chan_vld_19_84;
    wire [263:0] dep_chan_data_19_84;
    wire token_19_84;
    wire dep_chan_vld_83_84;
    wire [263:0] dep_chan_data_83_84;
    wire token_83_84;
    wire dep_chan_vld_85_84;
    wire [263:0] dep_chan_data_85_84;
    wire token_85_84;
    wire [1:0] proc_85_data_FIFO_blk;
    wire [1:0] proc_85_data_PIPO_blk;
    wire [1:0] proc_85_start_FIFO_blk;
    wire [1:0] proc_85_TLF_FIFO_blk;
    wire [1:0] proc_85_input_sync_blk;
    wire [1:0] proc_85_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_85;
    reg [1:0] proc_dep_vld_vec_85_reg;
    wire [1:0] in_chan_dep_vld_vec_85;
    wire [527:0] in_chan_dep_data_vec_85;
    wire [1:0] token_in_vec_85;
    wire [1:0] out_chan_dep_vld_vec_85;
    wire [263:0] out_chan_dep_data_85;
    wire [1:0] token_out_vec_85;
    wire dl_detect_out_85;
    wire dep_chan_vld_84_85;
    wire [263:0] dep_chan_data_84_85;
    wire token_84_85;
    wire dep_chan_vld_86_85;
    wire [263:0] dep_chan_data_86_85;
    wire token_86_85;
    wire [2:0] proc_86_data_FIFO_blk;
    wire [2:0] proc_86_data_PIPO_blk;
    wire [2:0] proc_86_start_FIFO_blk;
    wire [2:0] proc_86_TLF_FIFO_blk;
    wire [2:0] proc_86_input_sync_blk;
    wire [2:0] proc_86_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_86;
    reg [2:0] proc_dep_vld_vec_86_reg;
    wire [2:0] in_chan_dep_vld_vec_86;
    wire [791:0] in_chan_dep_data_vec_86;
    wire [2:0] token_in_vec_86;
    wire [2:0] out_chan_dep_vld_vec_86;
    wire [263:0] out_chan_dep_data_86;
    wire [2:0] token_out_vec_86;
    wire dl_detect_out_86;
    wire dep_chan_vld_71_86;
    wire [263:0] dep_chan_data_71_86;
    wire token_71_86;
    wire dep_chan_vld_85_86;
    wire [263:0] dep_chan_data_85_86;
    wire token_85_86;
    wire dep_chan_vld_87_86;
    wire [263:0] dep_chan_data_87_86;
    wire token_87_86;
    wire [15:0] proc_87_data_FIFO_blk;
    wire [15:0] proc_87_data_PIPO_blk;
    wire [15:0] proc_87_start_FIFO_blk;
    wire [15:0] proc_87_TLF_FIFO_blk;
    wire [15:0] proc_87_input_sync_blk;
    wire [15:0] proc_87_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_87;
    reg [15:0] proc_dep_vld_vec_87_reg;
    wire [15:0] in_chan_dep_vld_vec_87;
    wire [4223:0] in_chan_dep_data_vec_87;
    wire [15:0] token_in_vec_87;
    wire [15:0] out_chan_dep_vld_vec_87;
    wire [263:0] out_chan_dep_data_87;
    wire [15:0] token_out_vec_87;
    wire dl_detect_out_87;
    wire dep_chan_vld_44_87;
    wire [263:0] dep_chan_data_44_87;
    wire token_44_87;
    wire dep_chan_vld_45_87;
    wire [263:0] dep_chan_data_45_87;
    wire token_45_87;
    wire dep_chan_vld_46_87;
    wire [263:0] dep_chan_data_46_87;
    wire token_46_87;
    wire dep_chan_vld_47_87;
    wire [263:0] dep_chan_data_47_87;
    wire token_47_87;
    wire dep_chan_vld_48_87;
    wire [263:0] dep_chan_data_48_87;
    wire token_48_87;
    wire dep_chan_vld_49_87;
    wire [263:0] dep_chan_data_49_87;
    wire token_49_87;
    wire dep_chan_vld_50_87;
    wire [263:0] dep_chan_data_50_87;
    wire token_50_87;
    wire dep_chan_vld_51_87;
    wire [263:0] dep_chan_data_51_87;
    wire token_51_87;
    wire dep_chan_vld_52_87;
    wire [263:0] dep_chan_data_52_87;
    wire token_52_87;
    wire dep_chan_vld_53_87;
    wire [263:0] dep_chan_data_53_87;
    wire token_53_87;
    wire dep_chan_vld_54_87;
    wire [263:0] dep_chan_data_54_87;
    wire token_54_87;
    wire dep_chan_vld_55_87;
    wire [263:0] dep_chan_data_55_87;
    wire token_55_87;
    wire dep_chan_vld_56_87;
    wire [263:0] dep_chan_data_56_87;
    wire token_56_87;
    wire dep_chan_vld_57_87;
    wire [263:0] dep_chan_data_57_87;
    wire token_57_87;
    wire dep_chan_vld_58_87;
    wire [263:0] dep_chan_data_58_87;
    wire token_58_87;
    wire dep_chan_vld_86_87;
    wire [263:0] dep_chan_data_86_87;
    wire token_86_87;
    wire [1:0] proc_88_data_FIFO_blk;
    wire [1:0] proc_88_data_PIPO_blk;
    wire [1:0] proc_88_start_FIFO_blk;
    wire [1:0] proc_88_TLF_FIFO_blk;
    wire [1:0] proc_88_input_sync_blk;
    wire [1:0] proc_88_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_88;
    reg [1:0] proc_dep_vld_vec_88_reg;
    wire [1:0] in_chan_dep_vld_vec_88;
    wire [527:0] in_chan_dep_data_vec_88;
    wire [1:0] token_in_vec_88;
    wire [1:0] out_chan_dep_vld_vec_88;
    wire [263:0] out_chan_dep_data_88;
    wire [1:0] token_out_vec_88;
    wire dl_detect_out_88;
    wire dep_chan_vld_89_88;
    wire [263:0] dep_chan_data_89_88;
    wire token_89_88;
    wire dep_chan_vld_102_88;
    wire [263:0] dep_chan_data_102_88;
    wire token_102_88;
    wire [2:0] proc_89_data_FIFO_blk;
    wire [2:0] proc_89_data_PIPO_blk;
    wire [2:0] proc_89_start_FIFO_blk;
    wire [2:0] proc_89_TLF_FIFO_blk;
    wire [2:0] proc_89_input_sync_blk;
    wire [2:0] proc_89_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_89;
    reg [2:0] proc_dep_vld_vec_89_reg;
    wire [2:0] in_chan_dep_vld_vec_89;
    wire [791:0] in_chan_dep_data_vec_89;
    wire [2:0] token_in_vec_89;
    wire [2:0] out_chan_dep_vld_vec_89;
    wire [263:0] out_chan_dep_data_89;
    wire [2:0] token_out_vec_89;
    wire dl_detect_out_89;
    wire dep_chan_vld_88_89;
    wire [263:0] dep_chan_data_88_89;
    wire token_88_89;
    wire dep_chan_vld_90_89;
    wire [263:0] dep_chan_data_90_89;
    wire token_90_89;
    wire dep_chan_vld_105_89;
    wire [263:0] dep_chan_data_105_89;
    wire token_105_89;
    wire [2:0] proc_90_data_FIFO_blk;
    wire [2:0] proc_90_data_PIPO_blk;
    wire [2:0] proc_90_start_FIFO_blk;
    wire [2:0] proc_90_TLF_FIFO_blk;
    wire [2:0] proc_90_input_sync_blk;
    wire [2:0] proc_90_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_90;
    reg [2:0] proc_dep_vld_vec_90_reg;
    wire [2:0] in_chan_dep_vld_vec_90;
    wire [791:0] in_chan_dep_data_vec_90;
    wire [2:0] token_in_vec_90;
    wire [2:0] out_chan_dep_vld_vec_90;
    wire [263:0] out_chan_dep_data_90;
    wire [2:0] token_out_vec_90;
    wire dl_detect_out_90;
    wire dep_chan_vld_89_90;
    wire [263:0] dep_chan_data_89_90;
    wire token_89_90;
    wire dep_chan_vld_91_90;
    wire [263:0] dep_chan_data_91_90;
    wire token_91_90;
    wire dep_chan_vld_107_90;
    wire [263:0] dep_chan_data_107_90;
    wire token_107_90;
    wire [2:0] proc_91_data_FIFO_blk;
    wire [2:0] proc_91_data_PIPO_blk;
    wire [2:0] proc_91_start_FIFO_blk;
    wire [2:0] proc_91_TLF_FIFO_blk;
    wire [2:0] proc_91_input_sync_blk;
    wire [2:0] proc_91_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_91;
    reg [2:0] proc_dep_vld_vec_91_reg;
    wire [2:0] in_chan_dep_vld_vec_91;
    wire [791:0] in_chan_dep_data_vec_91;
    wire [2:0] token_in_vec_91;
    wire [2:0] out_chan_dep_vld_vec_91;
    wire [263:0] out_chan_dep_data_91;
    wire [2:0] token_out_vec_91;
    wire dl_detect_out_91;
    wire dep_chan_vld_90_91;
    wire [263:0] dep_chan_data_90_91;
    wire token_90_91;
    wire dep_chan_vld_92_91;
    wire [263:0] dep_chan_data_92_91;
    wire token_92_91;
    wire dep_chan_vld_109_91;
    wire [263:0] dep_chan_data_109_91;
    wire token_109_91;
    wire [2:0] proc_92_data_FIFO_blk;
    wire [2:0] proc_92_data_PIPO_blk;
    wire [2:0] proc_92_start_FIFO_blk;
    wire [2:0] proc_92_TLF_FIFO_blk;
    wire [2:0] proc_92_input_sync_blk;
    wire [2:0] proc_92_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_92;
    reg [2:0] proc_dep_vld_vec_92_reg;
    wire [2:0] in_chan_dep_vld_vec_92;
    wire [791:0] in_chan_dep_data_vec_92;
    wire [2:0] token_in_vec_92;
    wire [2:0] out_chan_dep_vld_vec_92;
    wire [263:0] out_chan_dep_data_92;
    wire [2:0] token_out_vec_92;
    wire dl_detect_out_92;
    wire dep_chan_vld_91_92;
    wire [263:0] dep_chan_data_91_92;
    wire token_91_92;
    wire dep_chan_vld_93_92;
    wire [263:0] dep_chan_data_93_92;
    wire token_93_92;
    wire dep_chan_vld_111_92;
    wire [263:0] dep_chan_data_111_92;
    wire token_111_92;
    wire [2:0] proc_93_data_FIFO_blk;
    wire [2:0] proc_93_data_PIPO_blk;
    wire [2:0] proc_93_start_FIFO_blk;
    wire [2:0] proc_93_TLF_FIFO_blk;
    wire [2:0] proc_93_input_sync_blk;
    wire [2:0] proc_93_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_93;
    reg [2:0] proc_dep_vld_vec_93_reg;
    wire [2:0] in_chan_dep_vld_vec_93;
    wire [791:0] in_chan_dep_data_vec_93;
    wire [2:0] token_in_vec_93;
    wire [2:0] out_chan_dep_vld_vec_93;
    wire [263:0] out_chan_dep_data_93;
    wire [2:0] token_out_vec_93;
    wire dl_detect_out_93;
    wire dep_chan_vld_92_93;
    wire [263:0] dep_chan_data_92_93;
    wire token_92_93;
    wire dep_chan_vld_94_93;
    wire [263:0] dep_chan_data_94_93;
    wire token_94_93;
    wire dep_chan_vld_113_93;
    wire [263:0] dep_chan_data_113_93;
    wire token_113_93;
    wire [2:0] proc_94_data_FIFO_blk;
    wire [2:0] proc_94_data_PIPO_blk;
    wire [2:0] proc_94_start_FIFO_blk;
    wire [2:0] proc_94_TLF_FIFO_blk;
    wire [2:0] proc_94_input_sync_blk;
    wire [2:0] proc_94_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_94;
    reg [2:0] proc_dep_vld_vec_94_reg;
    wire [2:0] in_chan_dep_vld_vec_94;
    wire [791:0] in_chan_dep_data_vec_94;
    wire [2:0] token_in_vec_94;
    wire [2:0] out_chan_dep_vld_vec_94;
    wire [263:0] out_chan_dep_data_94;
    wire [2:0] token_out_vec_94;
    wire dl_detect_out_94;
    wire dep_chan_vld_93_94;
    wire [263:0] dep_chan_data_93_94;
    wire token_93_94;
    wire dep_chan_vld_95_94;
    wire [263:0] dep_chan_data_95_94;
    wire token_95_94;
    wire dep_chan_vld_115_94;
    wire [263:0] dep_chan_data_115_94;
    wire token_115_94;
    wire [2:0] proc_95_data_FIFO_blk;
    wire [2:0] proc_95_data_PIPO_blk;
    wire [2:0] proc_95_start_FIFO_blk;
    wire [2:0] proc_95_TLF_FIFO_blk;
    wire [2:0] proc_95_input_sync_blk;
    wire [2:0] proc_95_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_95;
    reg [2:0] proc_dep_vld_vec_95_reg;
    wire [2:0] in_chan_dep_vld_vec_95;
    wire [791:0] in_chan_dep_data_vec_95;
    wire [2:0] token_in_vec_95;
    wire [2:0] out_chan_dep_vld_vec_95;
    wire [263:0] out_chan_dep_data_95;
    wire [2:0] token_out_vec_95;
    wire dl_detect_out_95;
    wire dep_chan_vld_94_95;
    wire [263:0] dep_chan_data_94_95;
    wire token_94_95;
    wire dep_chan_vld_96_95;
    wire [263:0] dep_chan_data_96_95;
    wire token_96_95;
    wire dep_chan_vld_117_95;
    wire [263:0] dep_chan_data_117_95;
    wire token_117_95;
    wire [2:0] proc_96_data_FIFO_blk;
    wire [2:0] proc_96_data_PIPO_blk;
    wire [2:0] proc_96_start_FIFO_blk;
    wire [2:0] proc_96_TLF_FIFO_blk;
    wire [2:0] proc_96_input_sync_blk;
    wire [2:0] proc_96_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_96;
    reg [2:0] proc_dep_vld_vec_96_reg;
    wire [2:0] in_chan_dep_vld_vec_96;
    wire [791:0] in_chan_dep_data_vec_96;
    wire [2:0] token_in_vec_96;
    wire [2:0] out_chan_dep_vld_vec_96;
    wire [263:0] out_chan_dep_data_96;
    wire [2:0] token_out_vec_96;
    wire dl_detect_out_96;
    wire dep_chan_vld_95_96;
    wire [263:0] dep_chan_data_95_96;
    wire token_95_96;
    wire dep_chan_vld_97_96;
    wire [263:0] dep_chan_data_97_96;
    wire token_97_96;
    wire dep_chan_vld_119_96;
    wire [263:0] dep_chan_data_119_96;
    wire token_119_96;
    wire [2:0] proc_97_data_FIFO_blk;
    wire [2:0] proc_97_data_PIPO_blk;
    wire [2:0] proc_97_start_FIFO_blk;
    wire [2:0] proc_97_TLF_FIFO_blk;
    wire [2:0] proc_97_input_sync_blk;
    wire [2:0] proc_97_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_97;
    reg [2:0] proc_dep_vld_vec_97_reg;
    wire [2:0] in_chan_dep_vld_vec_97;
    wire [791:0] in_chan_dep_data_vec_97;
    wire [2:0] token_in_vec_97;
    wire [2:0] out_chan_dep_vld_vec_97;
    wire [263:0] out_chan_dep_data_97;
    wire [2:0] token_out_vec_97;
    wire dl_detect_out_97;
    wire dep_chan_vld_96_97;
    wire [263:0] dep_chan_data_96_97;
    wire token_96_97;
    wire dep_chan_vld_98_97;
    wire [263:0] dep_chan_data_98_97;
    wire token_98_97;
    wire dep_chan_vld_121_97;
    wire [263:0] dep_chan_data_121_97;
    wire token_121_97;
    wire [2:0] proc_98_data_FIFO_blk;
    wire [2:0] proc_98_data_PIPO_blk;
    wire [2:0] proc_98_start_FIFO_blk;
    wire [2:0] proc_98_TLF_FIFO_blk;
    wire [2:0] proc_98_input_sync_blk;
    wire [2:0] proc_98_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_98;
    reg [2:0] proc_dep_vld_vec_98_reg;
    wire [2:0] in_chan_dep_vld_vec_98;
    wire [791:0] in_chan_dep_data_vec_98;
    wire [2:0] token_in_vec_98;
    wire [2:0] out_chan_dep_vld_vec_98;
    wire [263:0] out_chan_dep_data_98;
    wire [2:0] token_out_vec_98;
    wire dl_detect_out_98;
    wire dep_chan_vld_97_98;
    wire [263:0] dep_chan_data_97_98;
    wire token_97_98;
    wire dep_chan_vld_99_98;
    wire [263:0] dep_chan_data_99_98;
    wire token_99_98;
    wire dep_chan_vld_123_98;
    wire [263:0] dep_chan_data_123_98;
    wire token_123_98;
    wire [2:0] proc_99_data_FIFO_blk;
    wire [2:0] proc_99_data_PIPO_blk;
    wire [2:0] proc_99_start_FIFO_blk;
    wire [2:0] proc_99_TLF_FIFO_blk;
    wire [2:0] proc_99_input_sync_blk;
    wire [2:0] proc_99_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_99;
    reg [2:0] proc_dep_vld_vec_99_reg;
    wire [2:0] in_chan_dep_vld_vec_99;
    wire [791:0] in_chan_dep_data_vec_99;
    wire [2:0] token_in_vec_99;
    wire [2:0] out_chan_dep_vld_vec_99;
    wire [263:0] out_chan_dep_data_99;
    wire [2:0] token_out_vec_99;
    wire dl_detect_out_99;
    wire dep_chan_vld_98_99;
    wire [263:0] dep_chan_data_98_99;
    wire token_98_99;
    wire dep_chan_vld_100_99;
    wire [263:0] dep_chan_data_100_99;
    wire token_100_99;
    wire dep_chan_vld_125_99;
    wire [263:0] dep_chan_data_125_99;
    wire token_125_99;
    wire [2:0] proc_100_data_FIFO_blk;
    wire [2:0] proc_100_data_PIPO_blk;
    wire [2:0] proc_100_start_FIFO_blk;
    wire [2:0] proc_100_TLF_FIFO_blk;
    wire [2:0] proc_100_input_sync_blk;
    wire [2:0] proc_100_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_100;
    reg [2:0] proc_dep_vld_vec_100_reg;
    wire [2:0] in_chan_dep_vld_vec_100;
    wire [791:0] in_chan_dep_data_vec_100;
    wire [2:0] token_in_vec_100;
    wire [2:0] out_chan_dep_vld_vec_100;
    wire [263:0] out_chan_dep_data_100;
    wire [2:0] token_out_vec_100;
    wire dl_detect_out_100;
    wire dep_chan_vld_99_100;
    wire [263:0] dep_chan_data_99_100;
    wire token_99_100;
    wire dep_chan_vld_101_100;
    wire [263:0] dep_chan_data_101_100;
    wire token_101_100;
    wire dep_chan_vld_127_100;
    wire [263:0] dep_chan_data_127_100;
    wire token_127_100;
    wire [1:0] proc_101_data_FIFO_blk;
    wire [1:0] proc_101_data_PIPO_blk;
    wire [1:0] proc_101_start_FIFO_blk;
    wire [1:0] proc_101_TLF_FIFO_blk;
    wire [1:0] proc_101_input_sync_blk;
    wire [1:0] proc_101_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_101;
    reg [1:0] proc_dep_vld_vec_101_reg;
    wire [1:0] in_chan_dep_vld_vec_101;
    wire [527:0] in_chan_dep_data_vec_101;
    wire [1:0] token_in_vec_101;
    wire [1:0] out_chan_dep_vld_vec_101;
    wire [263:0] out_chan_dep_data_101;
    wire [1:0] token_out_vec_101;
    wire dl_detect_out_101;
    wire dep_chan_vld_100_101;
    wire [263:0] dep_chan_data_100_101;
    wire token_100_101;
    wire dep_chan_vld_129_101;
    wire [263:0] dep_chan_data_129_101;
    wire token_129_101;
    wire [1:0] proc_102_data_FIFO_blk;
    wire [1:0] proc_102_data_PIPO_blk;
    wire [1:0] proc_102_start_FIFO_blk;
    wire [1:0] proc_102_TLF_FIFO_blk;
    wire [1:0] proc_102_input_sync_blk;
    wire [1:0] proc_102_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_102;
    reg [1:0] proc_dep_vld_vec_102_reg;
    wire [1:0] in_chan_dep_vld_vec_102;
    wire [527:0] in_chan_dep_data_vec_102;
    wire [1:0] token_in_vec_102;
    wire [1:0] out_chan_dep_vld_vec_102;
    wire [263:0] out_chan_dep_data_102;
    wire [1:0] token_out_vec_102;
    wire dl_detect_out_102;
    wire dep_chan_vld_88_102;
    wire [263:0] dep_chan_data_88_102;
    wire token_88_102;
    wire dep_chan_vld_103_102;
    wire [263:0] dep_chan_data_103_102;
    wire token_103_102;
    wire [2:0] proc_103_data_FIFO_blk;
    wire [2:0] proc_103_data_PIPO_blk;
    wire [2:0] proc_103_start_FIFO_blk;
    wire [2:0] proc_103_TLF_FIFO_blk;
    wire [2:0] proc_103_input_sync_blk;
    wire [2:0] proc_103_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_103;
    reg [2:0] proc_dep_vld_vec_103_reg;
    wire [2:0] in_chan_dep_vld_vec_103;
    wire [791:0] in_chan_dep_data_vec_103;
    wire [2:0] token_in_vec_103;
    wire [2:0] out_chan_dep_vld_vec_103;
    wire [263:0] out_chan_dep_data_103;
    wire [2:0] token_out_vec_103;
    wire dl_detect_out_103;
    wire dep_chan_vld_102_103;
    wire [263:0] dep_chan_data_102_103;
    wire token_102_103;
    wire dep_chan_vld_104_103;
    wire [263:0] dep_chan_data_104_103;
    wire token_104_103;
    wire dep_chan_vld_105_103;
    wire [263:0] dep_chan_data_105_103;
    wire token_105_103;
    wire [1:0] proc_104_data_FIFO_blk;
    wire [1:0] proc_104_data_PIPO_blk;
    wire [1:0] proc_104_start_FIFO_blk;
    wire [1:0] proc_104_TLF_FIFO_blk;
    wire [1:0] proc_104_input_sync_blk;
    wire [1:0] proc_104_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_104;
    reg [1:0] proc_dep_vld_vec_104_reg;
    wire [1:0] in_chan_dep_vld_vec_104;
    wire [527:0] in_chan_dep_data_vec_104;
    wire [1:0] token_in_vec_104;
    wire [1:0] out_chan_dep_vld_vec_104;
    wire [263:0] out_chan_dep_data_104;
    wire [1:0] token_out_vec_104;
    wire dl_detect_out_104;
    wire dep_chan_vld_103_104;
    wire [263:0] dep_chan_data_103_104;
    wire token_103_104;
    wire dep_chan_vld_106_104;
    wire [263:0] dep_chan_data_106_104;
    wire token_106_104;
    wire [4:0] proc_105_data_FIFO_blk;
    wire [4:0] proc_105_data_PIPO_blk;
    wire [4:0] proc_105_start_FIFO_blk;
    wire [4:0] proc_105_TLF_FIFO_blk;
    wire [4:0] proc_105_input_sync_blk;
    wire [4:0] proc_105_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_105;
    reg [4:0] proc_dep_vld_vec_105_reg;
    wire [4:0] in_chan_dep_vld_vec_105;
    wire [1319:0] in_chan_dep_data_vec_105;
    wire [4:0] token_in_vec_105;
    wire [4:0] out_chan_dep_vld_vec_105;
    wire [263:0] out_chan_dep_data_105;
    wire [4:0] token_out_vec_105;
    wire dl_detect_out_105;
    wire dep_chan_vld_89_105;
    wire [263:0] dep_chan_data_89_105;
    wire token_89_105;
    wire dep_chan_vld_103_105;
    wire [263:0] dep_chan_data_103_105;
    wire token_103_105;
    wire dep_chan_vld_106_105;
    wire [263:0] dep_chan_data_106_105;
    wire token_106_105;
    wire dep_chan_vld_107_105;
    wire [263:0] dep_chan_data_107_105;
    wire token_107_105;
    wire dep_chan_vld_158_105;
    wire [263:0] dep_chan_data_158_105;
    wire token_158_105;
    wire [4:0] proc_106_data_FIFO_blk;
    wire [4:0] proc_106_data_PIPO_blk;
    wire [4:0] proc_106_start_FIFO_blk;
    wire [4:0] proc_106_TLF_FIFO_blk;
    wire [4:0] proc_106_input_sync_blk;
    wire [4:0] proc_106_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_106;
    reg [4:0] proc_dep_vld_vec_106_reg;
    wire [4:0] in_chan_dep_vld_vec_106;
    wire [1319:0] in_chan_dep_data_vec_106;
    wire [4:0] token_in_vec_106;
    wire [4:0] out_chan_dep_vld_vec_106;
    wire [263:0] out_chan_dep_data_106;
    wire [4:0] token_out_vec_106;
    wire dl_detect_out_106;
    wire dep_chan_vld_104_106;
    wire [263:0] dep_chan_data_104_106;
    wire token_104_106;
    wire dep_chan_vld_105_106;
    wire [263:0] dep_chan_data_105_106;
    wire token_105_106;
    wire dep_chan_vld_108_106;
    wire [263:0] dep_chan_data_108_106;
    wire token_108_106;
    wire dep_chan_vld_131_106;
    wire [263:0] dep_chan_data_131_106;
    wire token_131_106;
    wire dep_chan_vld_171_106;
    wire [263:0] dep_chan_data_171_106;
    wire token_171_106;
    wire [4:0] proc_107_data_FIFO_blk;
    wire [4:0] proc_107_data_PIPO_blk;
    wire [4:0] proc_107_start_FIFO_blk;
    wire [4:0] proc_107_TLF_FIFO_blk;
    wire [4:0] proc_107_input_sync_blk;
    wire [4:0] proc_107_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_107;
    reg [4:0] proc_dep_vld_vec_107_reg;
    wire [4:0] in_chan_dep_vld_vec_107;
    wire [1319:0] in_chan_dep_data_vec_107;
    wire [4:0] token_in_vec_107;
    wire [4:0] out_chan_dep_vld_vec_107;
    wire [263:0] out_chan_dep_data_107;
    wire [4:0] token_out_vec_107;
    wire dl_detect_out_107;
    wire dep_chan_vld_90_107;
    wire [263:0] dep_chan_data_90_107;
    wire token_90_107;
    wire dep_chan_vld_105_107;
    wire [263:0] dep_chan_data_105_107;
    wire token_105_107;
    wire dep_chan_vld_108_107;
    wire [263:0] dep_chan_data_108_107;
    wire token_108_107;
    wire dep_chan_vld_109_107;
    wire [263:0] dep_chan_data_109_107;
    wire token_109_107;
    wire dep_chan_vld_157_107;
    wire [263:0] dep_chan_data_157_107;
    wire token_157_107;
    wire [4:0] proc_108_data_FIFO_blk;
    wire [4:0] proc_108_data_PIPO_blk;
    wire [4:0] proc_108_start_FIFO_blk;
    wire [4:0] proc_108_TLF_FIFO_blk;
    wire [4:0] proc_108_input_sync_blk;
    wire [4:0] proc_108_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_108;
    reg [4:0] proc_dep_vld_vec_108_reg;
    wire [4:0] in_chan_dep_vld_vec_108;
    wire [1319:0] in_chan_dep_data_vec_108;
    wire [4:0] token_in_vec_108;
    wire [4:0] out_chan_dep_vld_vec_108;
    wire [263:0] out_chan_dep_data_108;
    wire [4:0] token_out_vec_108;
    wire dl_detect_out_108;
    wire dep_chan_vld_106_108;
    wire [263:0] dep_chan_data_106_108;
    wire token_106_108;
    wire dep_chan_vld_107_108;
    wire [263:0] dep_chan_data_107_108;
    wire token_107_108;
    wire dep_chan_vld_110_108;
    wire [263:0] dep_chan_data_110_108;
    wire token_110_108;
    wire dep_chan_vld_132_108;
    wire [263:0] dep_chan_data_132_108;
    wire token_132_108;
    wire dep_chan_vld_170_108;
    wire [263:0] dep_chan_data_170_108;
    wire token_170_108;
    wire [4:0] proc_109_data_FIFO_blk;
    wire [4:0] proc_109_data_PIPO_blk;
    wire [4:0] proc_109_start_FIFO_blk;
    wire [4:0] proc_109_TLF_FIFO_blk;
    wire [4:0] proc_109_input_sync_blk;
    wire [4:0] proc_109_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_109;
    reg [4:0] proc_dep_vld_vec_109_reg;
    wire [4:0] in_chan_dep_vld_vec_109;
    wire [1319:0] in_chan_dep_data_vec_109;
    wire [4:0] token_in_vec_109;
    wire [4:0] out_chan_dep_vld_vec_109;
    wire [263:0] out_chan_dep_data_109;
    wire [4:0] token_out_vec_109;
    wire dl_detect_out_109;
    wire dep_chan_vld_91_109;
    wire [263:0] dep_chan_data_91_109;
    wire token_91_109;
    wire dep_chan_vld_107_109;
    wire [263:0] dep_chan_data_107_109;
    wire token_107_109;
    wire dep_chan_vld_110_109;
    wire [263:0] dep_chan_data_110_109;
    wire token_110_109;
    wire dep_chan_vld_111_109;
    wire [263:0] dep_chan_data_111_109;
    wire token_111_109;
    wire dep_chan_vld_156_109;
    wire [263:0] dep_chan_data_156_109;
    wire token_156_109;
    wire [4:0] proc_110_data_FIFO_blk;
    wire [4:0] proc_110_data_PIPO_blk;
    wire [4:0] proc_110_start_FIFO_blk;
    wire [4:0] proc_110_TLF_FIFO_blk;
    wire [4:0] proc_110_input_sync_blk;
    wire [4:0] proc_110_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_110;
    reg [4:0] proc_dep_vld_vec_110_reg;
    wire [4:0] in_chan_dep_vld_vec_110;
    wire [1319:0] in_chan_dep_data_vec_110;
    wire [4:0] token_in_vec_110;
    wire [4:0] out_chan_dep_vld_vec_110;
    wire [263:0] out_chan_dep_data_110;
    wire [4:0] token_out_vec_110;
    wire dl_detect_out_110;
    wire dep_chan_vld_108_110;
    wire [263:0] dep_chan_data_108_110;
    wire token_108_110;
    wire dep_chan_vld_109_110;
    wire [263:0] dep_chan_data_109_110;
    wire token_109_110;
    wire dep_chan_vld_112_110;
    wire [263:0] dep_chan_data_112_110;
    wire token_112_110;
    wire dep_chan_vld_133_110;
    wire [263:0] dep_chan_data_133_110;
    wire token_133_110;
    wire dep_chan_vld_169_110;
    wire [263:0] dep_chan_data_169_110;
    wire token_169_110;
    wire [4:0] proc_111_data_FIFO_blk;
    wire [4:0] proc_111_data_PIPO_blk;
    wire [4:0] proc_111_start_FIFO_blk;
    wire [4:0] proc_111_TLF_FIFO_blk;
    wire [4:0] proc_111_input_sync_blk;
    wire [4:0] proc_111_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_111;
    reg [4:0] proc_dep_vld_vec_111_reg;
    wire [4:0] in_chan_dep_vld_vec_111;
    wire [1319:0] in_chan_dep_data_vec_111;
    wire [4:0] token_in_vec_111;
    wire [4:0] out_chan_dep_vld_vec_111;
    wire [263:0] out_chan_dep_data_111;
    wire [4:0] token_out_vec_111;
    wire dl_detect_out_111;
    wire dep_chan_vld_92_111;
    wire [263:0] dep_chan_data_92_111;
    wire token_92_111;
    wire dep_chan_vld_109_111;
    wire [263:0] dep_chan_data_109_111;
    wire token_109_111;
    wire dep_chan_vld_112_111;
    wire [263:0] dep_chan_data_112_111;
    wire token_112_111;
    wire dep_chan_vld_113_111;
    wire [263:0] dep_chan_data_113_111;
    wire token_113_111;
    wire dep_chan_vld_155_111;
    wire [263:0] dep_chan_data_155_111;
    wire token_155_111;
    wire [4:0] proc_112_data_FIFO_blk;
    wire [4:0] proc_112_data_PIPO_blk;
    wire [4:0] proc_112_start_FIFO_blk;
    wire [4:0] proc_112_TLF_FIFO_blk;
    wire [4:0] proc_112_input_sync_blk;
    wire [4:0] proc_112_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_112;
    reg [4:0] proc_dep_vld_vec_112_reg;
    wire [4:0] in_chan_dep_vld_vec_112;
    wire [1319:0] in_chan_dep_data_vec_112;
    wire [4:0] token_in_vec_112;
    wire [4:0] out_chan_dep_vld_vec_112;
    wire [263:0] out_chan_dep_data_112;
    wire [4:0] token_out_vec_112;
    wire dl_detect_out_112;
    wire dep_chan_vld_110_112;
    wire [263:0] dep_chan_data_110_112;
    wire token_110_112;
    wire dep_chan_vld_111_112;
    wire [263:0] dep_chan_data_111_112;
    wire token_111_112;
    wire dep_chan_vld_114_112;
    wire [263:0] dep_chan_data_114_112;
    wire token_114_112;
    wire dep_chan_vld_134_112;
    wire [263:0] dep_chan_data_134_112;
    wire token_134_112;
    wire dep_chan_vld_168_112;
    wire [263:0] dep_chan_data_168_112;
    wire token_168_112;
    wire [4:0] proc_113_data_FIFO_blk;
    wire [4:0] proc_113_data_PIPO_blk;
    wire [4:0] proc_113_start_FIFO_blk;
    wire [4:0] proc_113_TLF_FIFO_blk;
    wire [4:0] proc_113_input_sync_blk;
    wire [4:0] proc_113_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_113;
    reg [4:0] proc_dep_vld_vec_113_reg;
    wire [4:0] in_chan_dep_vld_vec_113;
    wire [1319:0] in_chan_dep_data_vec_113;
    wire [4:0] token_in_vec_113;
    wire [4:0] out_chan_dep_vld_vec_113;
    wire [263:0] out_chan_dep_data_113;
    wire [4:0] token_out_vec_113;
    wire dl_detect_out_113;
    wire dep_chan_vld_93_113;
    wire [263:0] dep_chan_data_93_113;
    wire token_93_113;
    wire dep_chan_vld_111_113;
    wire [263:0] dep_chan_data_111_113;
    wire token_111_113;
    wire dep_chan_vld_114_113;
    wire [263:0] dep_chan_data_114_113;
    wire token_114_113;
    wire dep_chan_vld_115_113;
    wire [263:0] dep_chan_data_115_113;
    wire token_115_113;
    wire dep_chan_vld_154_113;
    wire [263:0] dep_chan_data_154_113;
    wire token_154_113;
    wire [4:0] proc_114_data_FIFO_blk;
    wire [4:0] proc_114_data_PIPO_blk;
    wire [4:0] proc_114_start_FIFO_blk;
    wire [4:0] proc_114_TLF_FIFO_blk;
    wire [4:0] proc_114_input_sync_blk;
    wire [4:0] proc_114_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_114;
    reg [4:0] proc_dep_vld_vec_114_reg;
    wire [4:0] in_chan_dep_vld_vec_114;
    wire [1319:0] in_chan_dep_data_vec_114;
    wire [4:0] token_in_vec_114;
    wire [4:0] out_chan_dep_vld_vec_114;
    wire [263:0] out_chan_dep_data_114;
    wire [4:0] token_out_vec_114;
    wire dl_detect_out_114;
    wire dep_chan_vld_112_114;
    wire [263:0] dep_chan_data_112_114;
    wire token_112_114;
    wire dep_chan_vld_113_114;
    wire [263:0] dep_chan_data_113_114;
    wire token_113_114;
    wire dep_chan_vld_116_114;
    wire [263:0] dep_chan_data_116_114;
    wire token_116_114;
    wire dep_chan_vld_135_114;
    wire [263:0] dep_chan_data_135_114;
    wire token_135_114;
    wire dep_chan_vld_167_114;
    wire [263:0] dep_chan_data_167_114;
    wire token_167_114;
    wire [4:0] proc_115_data_FIFO_blk;
    wire [4:0] proc_115_data_PIPO_blk;
    wire [4:0] proc_115_start_FIFO_blk;
    wire [4:0] proc_115_TLF_FIFO_blk;
    wire [4:0] proc_115_input_sync_blk;
    wire [4:0] proc_115_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_115;
    reg [4:0] proc_dep_vld_vec_115_reg;
    wire [4:0] in_chan_dep_vld_vec_115;
    wire [1319:0] in_chan_dep_data_vec_115;
    wire [4:0] token_in_vec_115;
    wire [4:0] out_chan_dep_vld_vec_115;
    wire [263:0] out_chan_dep_data_115;
    wire [4:0] token_out_vec_115;
    wire dl_detect_out_115;
    wire dep_chan_vld_94_115;
    wire [263:0] dep_chan_data_94_115;
    wire token_94_115;
    wire dep_chan_vld_113_115;
    wire [263:0] dep_chan_data_113_115;
    wire token_113_115;
    wire dep_chan_vld_116_115;
    wire [263:0] dep_chan_data_116_115;
    wire token_116_115;
    wire dep_chan_vld_117_115;
    wire [263:0] dep_chan_data_117_115;
    wire token_117_115;
    wire dep_chan_vld_153_115;
    wire [263:0] dep_chan_data_153_115;
    wire token_153_115;
    wire [4:0] proc_116_data_FIFO_blk;
    wire [4:0] proc_116_data_PIPO_blk;
    wire [4:0] proc_116_start_FIFO_blk;
    wire [4:0] proc_116_TLF_FIFO_blk;
    wire [4:0] proc_116_input_sync_blk;
    wire [4:0] proc_116_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_116;
    reg [4:0] proc_dep_vld_vec_116_reg;
    wire [4:0] in_chan_dep_vld_vec_116;
    wire [1319:0] in_chan_dep_data_vec_116;
    wire [4:0] token_in_vec_116;
    wire [4:0] out_chan_dep_vld_vec_116;
    wire [263:0] out_chan_dep_data_116;
    wire [4:0] token_out_vec_116;
    wire dl_detect_out_116;
    wire dep_chan_vld_114_116;
    wire [263:0] dep_chan_data_114_116;
    wire token_114_116;
    wire dep_chan_vld_115_116;
    wire [263:0] dep_chan_data_115_116;
    wire token_115_116;
    wire dep_chan_vld_118_116;
    wire [263:0] dep_chan_data_118_116;
    wire token_118_116;
    wire dep_chan_vld_136_116;
    wire [263:0] dep_chan_data_136_116;
    wire token_136_116;
    wire dep_chan_vld_166_116;
    wire [263:0] dep_chan_data_166_116;
    wire token_166_116;
    wire [4:0] proc_117_data_FIFO_blk;
    wire [4:0] proc_117_data_PIPO_blk;
    wire [4:0] proc_117_start_FIFO_blk;
    wire [4:0] proc_117_TLF_FIFO_blk;
    wire [4:0] proc_117_input_sync_blk;
    wire [4:0] proc_117_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_117;
    reg [4:0] proc_dep_vld_vec_117_reg;
    wire [4:0] in_chan_dep_vld_vec_117;
    wire [1319:0] in_chan_dep_data_vec_117;
    wire [4:0] token_in_vec_117;
    wire [4:0] out_chan_dep_vld_vec_117;
    wire [263:0] out_chan_dep_data_117;
    wire [4:0] token_out_vec_117;
    wire dl_detect_out_117;
    wire dep_chan_vld_95_117;
    wire [263:0] dep_chan_data_95_117;
    wire token_95_117;
    wire dep_chan_vld_115_117;
    wire [263:0] dep_chan_data_115_117;
    wire token_115_117;
    wire dep_chan_vld_118_117;
    wire [263:0] dep_chan_data_118_117;
    wire token_118_117;
    wire dep_chan_vld_119_117;
    wire [263:0] dep_chan_data_119_117;
    wire token_119_117;
    wire dep_chan_vld_152_117;
    wire [263:0] dep_chan_data_152_117;
    wire token_152_117;
    wire [4:0] proc_118_data_FIFO_blk;
    wire [4:0] proc_118_data_PIPO_blk;
    wire [4:0] proc_118_start_FIFO_blk;
    wire [4:0] proc_118_TLF_FIFO_blk;
    wire [4:0] proc_118_input_sync_blk;
    wire [4:0] proc_118_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_118;
    reg [4:0] proc_dep_vld_vec_118_reg;
    wire [4:0] in_chan_dep_vld_vec_118;
    wire [1319:0] in_chan_dep_data_vec_118;
    wire [4:0] token_in_vec_118;
    wire [4:0] out_chan_dep_vld_vec_118;
    wire [263:0] out_chan_dep_data_118;
    wire [4:0] token_out_vec_118;
    wire dl_detect_out_118;
    wire dep_chan_vld_116_118;
    wire [263:0] dep_chan_data_116_118;
    wire token_116_118;
    wire dep_chan_vld_117_118;
    wire [263:0] dep_chan_data_117_118;
    wire token_117_118;
    wire dep_chan_vld_120_118;
    wire [263:0] dep_chan_data_120_118;
    wire token_120_118;
    wire dep_chan_vld_137_118;
    wire [263:0] dep_chan_data_137_118;
    wire token_137_118;
    wire dep_chan_vld_165_118;
    wire [263:0] dep_chan_data_165_118;
    wire token_165_118;
    wire [4:0] proc_119_data_FIFO_blk;
    wire [4:0] proc_119_data_PIPO_blk;
    wire [4:0] proc_119_start_FIFO_blk;
    wire [4:0] proc_119_TLF_FIFO_blk;
    wire [4:0] proc_119_input_sync_blk;
    wire [4:0] proc_119_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_119;
    reg [4:0] proc_dep_vld_vec_119_reg;
    wire [4:0] in_chan_dep_vld_vec_119;
    wire [1319:0] in_chan_dep_data_vec_119;
    wire [4:0] token_in_vec_119;
    wire [4:0] out_chan_dep_vld_vec_119;
    wire [263:0] out_chan_dep_data_119;
    wire [4:0] token_out_vec_119;
    wire dl_detect_out_119;
    wire dep_chan_vld_96_119;
    wire [263:0] dep_chan_data_96_119;
    wire token_96_119;
    wire dep_chan_vld_117_119;
    wire [263:0] dep_chan_data_117_119;
    wire token_117_119;
    wire dep_chan_vld_120_119;
    wire [263:0] dep_chan_data_120_119;
    wire token_120_119;
    wire dep_chan_vld_121_119;
    wire [263:0] dep_chan_data_121_119;
    wire token_121_119;
    wire dep_chan_vld_151_119;
    wire [263:0] dep_chan_data_151_119;
    wire token_151_119;
    wire [4:0] proc_120_data_FIFO_blk;
    wire [4:0] proc_120_data_PIPO_blk;
    wire [4:0] proc_120_start_FIFO_blk;
    wire [4:0] proc_120_TLF_FIFO_blk;
    wire [4:0] proc_120_input_sync_blk;
    wire [4:0] proc_120_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_120;
    reg [4:0] proc_dep_vld_vec_120_reg;
    wire [4:0] in_chan_dep_vld_vec_120;
    wire [1319:0] in_chan_dep_data_vec_120;
    wire [4:0] token_in_vec_120;
    wire [4:0] out_chan_dep_vld_vec_120;
    wire [263:0] out_chan_dep_data_120;
    wire [4:0] token_out_vec_120;
    wire dl_detect_out_120;
    wire dep_chan_vld_118_120;
    wire [263:0] dep_chan_data_118_120;
    wire token_118_120;
    wire dep_chan_vld_119_120;
    wire [263:0] dep_chan_data_119_120;
    wire token_119_120;
    wire dep_chan_vld_122_120;
    wire [263:0] dep_chan_data_122_120;
    wire token_122_120;
    wire dep_chan_vld_138_120;
    wire [263:0] dep_chan_data_138_120;
    wire token_138_120;
    wire dep_chan_vld_164_120;
    wire [263:0] dep_chan_data_164_120;
    wire token_164_120;
    wire [4:0] proc_121_data_FIFO_blk;
    wire [4:0] proc_121_data_PIPO_blk;
    wire [4:0] proc_121_start_FIFO_blk;
    wire [4:0] proc_121_TLF_FIFO_blk;
    wire [4:0] proc_121_input_sync_blk;
    wire [4:0] proc_121_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_121;
    reg [4:0] proc_dep_vld_vec_121_reg;
    wire [4:0] in_chan_dep_vld_vec_121;
    wire [1319:0] in_chan_dep_data_vec_121;
    wire [4:0] token_in_vec_121;
    wire [4:0] out_chan_dep_vld_vec_121;
    wire [263:0] out_chan_dep_data_121;
    wire [4:0] token_out_vec_121;
    wire dl_detect_out_121;
    wire dep_chan_vld_97_121;
    wire [263:0] dep_chan_data_97_121;
    wire token_97_121;
    wire dep_chan_vld_119_121;
    wire [263:0] dep_chan_data_119_121;
    wire token_119_121;
    wire dep_chan_vld_122_121;
    wire [263:0] dep_chan_data_122_121;
    wire token_122_121;
    wire dep_chan_vld_123_121;
    wire [263:0] dep_chan_data_123_121;
    wire token_123_121;
    wire dep_chan_vld_150_121;
    wire [263:0] dep_chan_data_150_121;
    wire token_150_121;
    wire [4:0] proc_122_data_FIFO_blk;
    wire [4:0] proc_122_data_PIPO_blk;
    wire [4:0] proc_122_start_FIFO_blk;
    wire [4:0] proc_122_TLF_FIFO_blk;
    wire [4:0] proc_122_input_sync_blk;
    wire [4:0] proc_122_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_122;
    reg [4:0] proc_dep_vld_vec_122_reg;
    wire [4:0] in_chan_dep_vld_vec_122;
    wire [1319:0] in_chan_dep_data_vec_122;
    wire [4:0] token_in_vec_122;
    wire [4:0] out_chan_dep_vld_vec_122;
    wire [263:0] out_chan_dep_data_122;
    wire [4:0] token_out_vec_122;
    wire dl_detect_out_122;
    wire dep_chan_vld_120_122;
    wire [263:0] dep_chan_data_120_122;
    wire token_120_122;
    wire dep_chan_vld_121_122;
    wire [263:0] dep_chan_data_121_122;
    wire token_121_122;
    wire dep_chan_vld_124_122;
    wire [263:0] dep_chan_data_124_122;
    wire token_124_122;
    wire dep_chan_vld_139_122;
    wire [263:0] dep_chan_data_139_122;
    wire token_139_122;
    wire dep_chan_vld_163_122;
    wire [263:0] dep_chan_data_163_122;
    wire token_163_122;
    wire [4:0] proc_123_data_FIFO_blk;
    wire [4:0] proc_123_data_PIPO_blk;
    wire [4:0] proc_123_start_FIFO_blk;
    wire [4:0] proc_123_TLF_FIFO_blk;
    wire [4:0] proc_123_input_sync_blk;
    wire [4:0] proc_123_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_123;
    reg [4:0] proc_dep_vld_vec_123_reg;
    wire [4:0] in_chan_dep_vld_vec_123;
    wire [1319:0] in_chan_dep_data_vec_123;
    wire [4:0] token_in_vec_123;
    wire [4:0] out_chan_dep_vld_vec_123;
    wire [263:0] out_chan_dep_data_123;
    wire [4:0] token_out_vec_123;
    wire dl_detect_out_123;
    wire dep_chan_vld_98_123;
    wire [263:0] dep_chan_data_98_123;
    wire token_98_123;
    wire dep_chan_vld_121_123;
    wire [263:0] dep_chan_data_121_123;
    wire token_121_123;
    wire dep_chan_vld_124_123;
    wire [263:0] dep_chan_data_124_123;
    wire token_124_123;
    wire dep_chan_vld_125_123;
    wire [263:0] dep_chan_data_125_123;
    wire token_125_123;
    wire dep_chan_vld_149_123;
    wire [263:0] dep_chan_data_149_123;
    wire token_149_123;
    wire [4:0] proc_124_data_FIFO_blk;
    wire [4:0] proc_124_data_PIPO_blk;
    wire [4:0] proc_124_start_FIFO_blk;
    wire [4:0] proc_124_TLF_FIFO_blk;
    wire [4:0] proc_124_input_sync_blk;
    wire [4:0] proc_124_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_124;
    reg [4:0] proc_dep_vld_vec_124_reg;
    wire [4:0] in_chan_dep_vld_vec_124;
    wire [1319:0] in_chan_dep_data_vec_124;
    wire [4:0] token_in_vec_124;
    wire [4:0] out_chan_dep_vld_vec_124;
    wire [263:0] out_chan_dep_data_124;
    wire [4:0] token_out_vec_124;
    wire dl_detect_out_124;
    wire dep_chan_vld_122_124;
    wire [263:0] dep_chan_data_122_124;
    wire token_122_124;
    wire dep_chan_vld_123_124;
    wire [263:0] dep_chan_data_123_124;
    wire token_123_124;
    wire dep_chan_vld_126_124;
    wire [263:0] dep_chan_data_126_124;
    wire token_126_124;
    wire dep_chan_vld_140_124;
    wire [263:0] dep_chan_data_140_124;
    wire token_140_124;
    wire dep_chan_vld_162_124;
    wire [263:0] dep_chan_data_162_124;
    wire token_162_124;
    wire [4:0] proc_125_data_FIFO_blk;
    wire [4:0] proc_125_data_PIPO_blk;
    wire [4:0] proc_125_start_FIFO_blk;
    wire [4:0] proc_125_TLF_FIFO_blk;
    wire [4:0] proc_125_input_sync_blk;
    wire [4:0] proc_125_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_125;
    reg [4:0] proc_dep_vld_vec_125_reg;
    wire [4:0] in_chan_dep_vld_vec_125;
    wire [1319:0] in_chan_dep_data_vec_125;
    wire [4:0] token_in_vec_125;
    wire [4:0] out_chan_dep_vld_vec_125;
    wire [263:0] out_chan_dep_data_125;
    wire [4:0] token_out_vec_125;
    wire dl_detect_out_125;
    wire dep_chan_vld_99_125;
    wire [263:0] dep_chan_data_99_125;
    wire token_99_125;
    wire dep_chan_vld_123_125;
    wire [263:0] dep_chan_data_123_125;
    wire token_123_125;
    wire dep_chan_vld_126_125;
    wire [263:0] dep_chan_data_126_125;
    wire token_126_125;
    wire dep_chan_vld_127_125;
    wire [263:0] dep_chan_data_127_125;
    wire token_127_125;
    wire dep_chan_vld_148_125;
    wire [263:0] dep_chan_data_148_125;
    wire token_148_125;
    wire [4:0] proc_126_data_FIFO_blk;
    wire [4:0] proc_126_data_PIPO_blk;
    wire [4:0] proc_126_start_FIFO_blk;
    wire [4:0] proc_126_TLF_FIFO_blk;
    wire [4:0] proc_126_input_sync_blk;
    wire [4:0] proc_126_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_126;
    reg [4:0] proc_dep_vld_vec_126_reg;
    wire [4:0] in_chan_dep_vld_vec_126;
    wire [1319:0] in_chan_dep_data_vec_126;
    wire [4:0] token_in_vec_126;
    wire [4:0] out_chan_dep_vld_vec_126;
    wire [263:0] out_chan_dep_data_126;
    wire [4:0] token_out_vec_126;
    wire dl_detect_out_126;
    wire dep_chan_vld_124_126;
    wire [263:0] dep_chan_data_124_126;
    wire token_124_126;
    wire dep_chan_vld_125_126;
    wire [263:0] dep_chan_data_125_126;
    wire token_125_126;
    wire dep_chan_vld_128_126;
    wire [263:0] dep_chan_data_128_126;
    wire token_128_126;
    wire dep_chan_vld_141_126;
    wire [263:0] dep_chan_data_141_126;
    wire token_141_126;
    wire dep_chan_vld_161_126;
    wire [263:0] dep_chan_data_161_126;
    wire token_161_126;
    wire [4:0] proc_127_data_FIFO_blk;
    wire [4:0] proc_127_data_PIPO_blk;
    wire [4:0] proc_127_start_FIFO_blk;
    wire [4:0] proc_127_TLF_FIFO_blk;
    wire [4:0] proc_127_input_sync_blk;
    wire [4:0] proc_127_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_127;
    reg [4:0] proc_dep_vld_vec_127_reg;
    wire [4:0] in_chan_dep_vld_vec_127;
    wire [1319:0] in_chan_dep_data_vec_127;
    wire [4:0] token_in_vec_127;
    wire [4:0] out_chan_dep_vld_vec_127;
    wire [263:0] out_chan_dep_data_127;
    wire [4:0] token_out_vec_127;
    wire dl_detect_out_127;
    wire dep_chan_vld_100_127;
    wire [263:0] dep_chan_data_100_127;
    wire token_100_127;
    wire dep_chan_vld_125_127;
    wire [263:0] dep_chan_data_125_127;
    wire token_125_127;
    wire dep_chan_vld_128_127;
    wire [263:0] dep_chan_data_128_127;
    wire token_128_127;
    wire dep_chan_vld_129_127;
    wire [263:0] dep_chan_data_129_127;
    wire token_129_127;
    wire dep_chan_vld_147_127;
    wire [263:0] dep_chan_data_147_127;
    wire token_147_127;
    wire [4:0] proc_128_data_FIFO_blk;
    wire [4:0] proc_128_data_PIPO_blk;
    wire [4:0] proc_128_start_FIFO_blk;
    wire [4:0] proc_128_TLF_FIFO_blk;
    wire [4:0] proc_128_input_sync_blk;
    wire [4:0] proc_128_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_128;
    reg [4:0] proc_dep_vld_vec_128_reg;
    wire [4:0] in_chan_dep_vld_vec_128;
    wire [1319:0] in_chan_dep_data_vec_128;
    wire [4:0] token_in_vec_128;
    wire [4:0] out_chan_dep_vld_vec_128;
    wire [263:0] out_chan_dep_data_128;
    wire [4:0] token_out_vec_128;
    wire dl_detect_out_128;
    wire dep_chan_vld_126_128;
    wire [263:0] dep_chan_data_126_128;
    wire token_126_128;
    wire dep_chan_vld_127_128;
    wire [263:0] dep_chan_data_127_128;
    wire token_127_128;
    wire dep_chan_vld_130_128;
    wire [263:0] dep_chan_data_130_128;
    wire token_130_128;
    wire dep_chan_vld_142_128;
    wire [263:0] dep_chan_data_142_128;
    wire token_142_128;
    wire dep_chan_vld_160_128;
    wire [263:0] dep_chan_data_160_128;
    wire token_160_128;
    wire [4:0] proc_129_data_FIFO_blk;
    wire [4:0] proc_129_data_PIPO_blk;
    wire [4:0] proc_129_start_FIFO_blk;
    wire [4:0] proc_129_TLF_FIFO_blk;
    wire [4:0] proc_129_input_sync_blk;
    wire [4:0] proc_129_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_129;
    reg [4:0] proc_dep_vld_vec_129_reg;
    wire [4:0] in_chan_dep_vld_vec_129;
    wire [1319:0] in_chan_dep_data_vec_129;
    wire [4:0] token_in_vec_129;
    wire [4:0] out_chan_dep_vld_vec_129;
    wire [263:0] out_chan_dep_data_129;
    wire [4:0] token_out_vec_129;
    wire dl_detect_out_129;
    wire dep_chan_vld_101_129;
    wire [263:0] dep_chan_data_101_129;
    wire token_101_129;
    wire dep_chan_vld_127_129;
    wire [263:0] dep_chan_data_127_129;
    wire token_127_129;
    wire dep_chan_vld_130_129;
    wire [263:0] dep_chan_data_130_129;
    wire token_130_129;
    wire dep_chan_vld_144_129;
    wire [263:0] dep_chan_data_144_129;
    wire token_144_129;
    wire dep_chan_vld_146_129;
    wire [263:0] dep_chan_data_146_129;
    wire token_146_129;
    wire [4:0] proc_130_data_FIFO_blk;
    wire [4:0] proc_130_data_PIPO_blk;
    wire [4:0] proc_130_start_FIFO_blk;
    wire [4:0] proc_130_TLF_FIFO_blk;
    wire [4:0] proc_130_input_sync_blk;
    wire [4:0] proc_130_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_130;
    reg [4:0] proc_dep_vld_vec_130_reg;
    wire [4:0] in_chan_dep_vld_vec_130;
    wire [1319:0] in_chan_dep_data_vec_130;
    wire [4:0] token_in_vec_130;
    wire [4:0] out_chan_dep_vld_vec_130;
    wire [263:0] out_chan_dep_data_130;
    wire [4:0] token_out_vec_130;
    wire dl_detect_out_130;
    wire dep_chan_vld_128_130;
    wire [263:0] dep_chan_data_128_130;
    wire token_128_130;
    wire dep_chan_vld_129_130;
    wire [263:0] dep_chan_data_129_130;
    wire token_129_130;
    wire dep_chan_vld_143_130;
    wire [263:0] dep_chan_data_143_130;
    wire token_143_130;
    wire dep_chan_vld_145_130;
    wire [263:0] dep_chan_data_145_130;
    wire token_145_130;
    wire dep_chan_vld_159_130;
    wire [263:0] dep_chan_data_159_130;
    wire token_159_130;
    wire [15:0] proc_131_data_FIFO_blk;
    wire [15:0] proc_131_data_PIPO_blk;
    wire [15:0] proc_131_start_FIFO_blk;
    wire [15:0] proc_131_TLF_FIFO_blk;
    wire [15:0] proc_131_input_sync_blk;
    wire [15:0] proc_131_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_131;
    reg [15:0] proc_dep_vld_vec_131_reg;
    wire [15:0] in_chan_dep_vld_vec_131;
    wire [4223:0] in_chan_dep_data_vec_131;
    wire [15:0] token_in_vec_131;
    wire [15:0] out_chan_dep_vld_vec_131;
    wire [263:0] out_chan_dep_data_131;
    wire [15:0] token_out_vec_131;
    wire dl_detect_out_131;
    wire dep_chan_vld_106_131;
    wire [263:0] dep_chan_data_106_131;
    wire token_106_131;
    wire dep_chan_vld_132_131;
    wire [263:0] dep_chan_data_132_131;
    wire token_132_131;
    wire dep_chan_vld_133_131;
    wire [263:0] dep_chan_data_133_131;
    wire token_133_131;
    wire dep_chan_vld_134_131;
    wire [263:0] dep_chan_data_134_131;
    wire token_134_131;
    wire dep_chan_vld_135_131;
    wire [263:0] dep_chan_data_135_131;
    wire token_135_131;
    wire dep_chan_vld_136_131;
    wire [263:0] dep_chan_data_136_131;
    wire token_136_131;
    wire dep_chan_vld_137_131;
    wire [263:0] dep_chan_data_137_131;
    wire token_137_131;
    wire dep_chan_vld_138_131;
    wire [263:0] dep_chan_data_138_131;
    wire token_138_131;
    wire dep_chan_vld_139_131;
    wire [263:0] dep_chan_data_139_131;
    wire token_139_131;
    wire dep_chan_vld_140_131;
    wire [263:0] dep_chan_data_140_131;
    wire token_140_131;
    wire dep_chan_vld_141_131;
    wire [263:0] dep_chan_data_141_131;
    wire token_141_131;
    wire dep_chan_vld_142_131;
    wire [263:0] dep_chan_data_142_131;
    wire token_142_131;
    wire dep_chan_vld_143_131;
    wire [263:0] dep_chan_data_143_131;
    wire token_143_131;
    wire dep_chan_vld_144_131;
    wire [263:0] dep_chan_data_144_131;
    wire token_144_131;
    wire dep_chan_vld_145_131;
    wire [263:0] dep_chan_data_145_131;
    wire token_145_131;
    wire dep_chan_vld_174_131;
    wire [263:0] dep_chan_data_174_131;
    wire token_174_131;
    wire [15:0] proc_132_data_FIFO_blk;
    wire [15:0] proc_132_data_PIPO_blk;
    wire [15:0] proc_132_start_FIFO_blk;
    wire [15:0] proc_132_TLF_FIFO_blk;
    wire [15:0] proc_132_input_sync_blk;
    wire [15:0] proc_132_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_132;
    reg [15:0] proc_dep_vld_vec_132_reg;
    wire [15:0] in_chan_dep_vld_vec_132;
    wire [4223:0] in_chan_dep_data_vec_132;
    wire [15:0] token_in_vec_132;
    wire [15:0] out_chan_dep_vld_vec_132;
    wire [263:0] out_chan_dep_data_132;
    wire [15:0] token_out_vec_132;
    wire dl_detect_out_132;
    wire dep_chan_vld_108_132;
    wire [263:0] dep_chan_data_108_132;
    wire token_108_132;
    wire dep_chan_vld_131_132;
    wire [263:0] dep_chan_data_131_132;
    wire token_131_132;
    wire dep_chan_vld_133_132;
    wire [263:0] dep_chan_data_133_132;
    wire token_133_132;
    wire dep_chan_vld_134_132;
    wire [263:0] dep_chan_data_134_132;
    wire token_134_132;
    wire dep_chan_vld_135_132;
    wire [263:0] dep_chan_data_135_132;
    wire token_135_132;
    wire dep_chan_vld_136_132;
    wire [263:0] dep_chan_data_136_132;
    wire token_136_132;
    wire dep_chan_vld_137_132;
    wire [263:0] dep_chan_data_137_132;
    wire token_137_132;
    wire dep_chan_vld_138_132;
    wire [263:0] dep_chan_data_138_132;
    wire token_138_132;
    wire dep_chan_vld_139_132;
    wire [263:0] dep_chan_data_139_132;
    wire token_139_132;
    wire dep_chan_vld_140_132;
    wire [263:0] dep_chan_data_140_132;
    wire token_140_132;
    wire dep_chan_vld_141_132;
    wire [263:0] dep_chan_data_141_132;
    wire token_141_132;
    wire dep_chan_vld_142_132;
    wire [263:0] dep_chan_data_142_132;
    wire token_142_132;
    wire dep_chan_vld_143_132;
    wire [263:0] dep_chan_data_143_132;
    wire token_143_132;
    wire dep_chan_vld_144_132;
    wire [263:0] dep_chan_data_144_132;
    wire token_144_132;
    wire dep_chan_vld_145_132;
    wire [263:0] dep_chan_data_145_132;
    wire token_145_132;
    wire dep_chan_vld_174_132;
    wire [263:0] dep_chan_data_174_132;
    wire token_174_132;
    wire [15:0] proc_133_data_FIFO_blk;
    wire [15:0] proc_133_data_PIPO_blk;
    wire [15:0] proc_133_start_FIFO_blk;
    wire [15:0] proc_133_TLF_FIFO_blk;
    wire [15:0] proc_133_input_sync_blk;
    wire [15:0] proc_133_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_133;
    reg [15:0] proc_dep_vld_vec_133_reg;
    wire [15:0] in_chan_dep_vld_vec_133;
    wire [4223:0] in_chan_dep_data_vec_133;
    wire [15:0] token_in_vec_133;
    wire [15:0] out_chan_dep_vld_vec_133;
    wire [263:0] out_chan_dep_data_133;
    wire [15:0] token_out_vec_133;
    wire dl_detect_out_133;
    wire dep_chan_vld_110_133;
    wire [263:0] dep_chan_data_110_133;
    wire token_110_133;
    wire dep_chan_vld_131_133;
    wire [263:0] dep_chan_data_131_133;
    wire token_131_133;
    wire dep_chan_vld_132_133;
    wire [263:0] dep_chan_data_132_133;
    wire token_132_133;
    wire dep_chan_vld_134_133;
    wire [263:0] dep_chan_data_134_133;
    wire token_134_133;
    wire dep_chan_vld_135_133;
    wire [263:0] dep_chan_data_135_133;
    wire token_135_133;
    wire dep_chan_vld_136_133;
    wire [263:0] dep_chan_data_136_133;
    wire token_136_133;
    wire dep_chan_vld_137_133;
    wire [263:0] dep_chan_data_137_133;
    wire token_137_133;
    wire dep_chan_vld_138_133;
    wire [263:0] dep_chan_data_138_133;
    wire token_138_133;
    wire dep_chan_vld_139_133;
    wire [263:0] dep_chan_data_139_133;
    wire token_139_133;
    wire dep_chan_vld_140_133;
    wire [263:0] dep_chan_data_140_133;
    wire token_140_133;
    wire dep_chan_vld_141_133;
    wire [263:0] dep_chan_data_141_133;
    wire token_141_133;
    wire dep_chan_vld_142_133;
    wire [263:0] dep_chan_data_142_133;
    wire token_142_133;
    wire dep_chan_vld_143_133;
    wire [263:0] dep_chan_data_143_133;
    wire token_143_133;
    wire dep_chan_vld_144_133;
    wire [263:0] dep_chan_data_144_133;
    wire token_144_133;
    wire dep_chan_vld_145_133;
    wire [263:0] dep_chan_data_145_133;
    wire token_145_133;
    wire dep_chan_vld_174_133;
    wire [263:0] dep_chan_data_174_133;
    wire token_174_133;
    wire [15:0] proc_134_data_FIFO_blk;
    wire [15:0] proc_134_data_PIPO_blk;
    wire [15:0] proc_134_start_FIFO_blk;
    wire [15:0] proc_134_TLF_FIFO_blk;
    wire [15:0] proc_134_input_sync_blk;
    wire [15:0] proc_134_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_134;
    reg [15:0] proc_dep_vld_vec_134_reg;
    wire [15:0] in_chan_dep_vld_vec_134;
    wire [4223:0] in_chan_dep_data_vec_134;
    wire [15:0] token_in_vec_134;
    wire [15:0] out_chan_dep_vld_vec_134;
    wire [263:0] out_chan_dep_data_134;
    wire [15:0] token_out_vec_134;
    wire dl_detect_out_134;
    wire dep_chan_vld_112_134;
    wire [263:0] dep_chan_data_112_134;
    wire token_112_134;
    wire dep_chan_vld_131_134;
    wire [263:0] dep_chan_data_131_134;
    wire token_131_134;
    wire dep_chan_vld_132_134;
    wire [263:0] dep_chan_data_132_134;
    wire token_132_134;
    wire dep_chan_vld_133_134;
    wire [263:0] dep_chan_data_133_134;
    wire token_133_134;
    wire dep_chan_vld_135_134;
    wire [263:0] dep_chan_data_135_134;
    wire token_135_134;
    wire dep_chan_vld_136_134;
    wire [263:0] dep_chan_data_136_134;
    wire token_136_134;
    wire dep_chan_vld_137_134;
    wire [263:0] dep_chan_data_137_134;
    wire token_137_134;
    wire dep_chan_vld_138_134;
    wire [263:0] dep_chan_data_138_134;
    wire token_138_134;
    wire dep_chan_vld_139_134;
    wire [263:0] dep_chan_data_139_134;
    wire token_139_134;
    wire dep_chan_vld_140_134;
    wire [263:0] dep_chan_data_140_134;
    wire token_140_134;
    wire dep_chan_vld_141_134;
    wire [263:0] dep_chan_data_141_134;
    wire token_141_134;
    wire dep_chan_vld_142_134;
    wire [263:0] dep_chan_data_142_134;
    wire token_142_134;
    wire dep_chan_vld_143_134;
    wire [263:0] dep_chan_data_143_134;
    wire token_143_134;
    wire dep_chan_vld_144_134;
    wire [263:0] dep_chan_data_144_134;
    wire token_144_134;
    wire dep_chan_vld_145_134;
    wire [263:0] dep_chan_data_145_134;
    wire token_145_134;
    wire dep_chan_vld_174_134;
    wire [263:0] dep_chan_data_174_134;
    wire token_174_134;
    wire [15:0] proc_135_data_FIFO_blk;
    wire [15:0] proc_135_data_PIPO_blk;
    wire [15:0] proc_135_start_FIFO_blk;
    wire [15:0] proc_135_TLF_FIFO_blk;
    wire [15:0] proc_135_input_sync_blk;
    wire [15:0] proc_135_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_135;
    reg [15:0] proc_dep_vld_vec_135_reg;
    wire [15:0] in_chan_dep_vld_vec_135;
    wire [4223:0] in_chan_dep_data_vec_135;
    wire [15:0] token_in_vec_135;
    wire [15:0] out_chan_dep_vld_vec_135;
    wire [263:0] out_chan_dep_data_135;
    wire [15:0] token_out_vec_135;
    wire dl_detect_out_135;
    wire dep_chan_vld_114_135;
    wire [263:0] dep_chan_data_114_135;
    wire token_114_135;
    wire dep_chan_vld_131_135;
    wire [263:0] dep_chan_data_131_135;
    wire token_131_135;
    wire dep_chan_vld_132_135;
    wire [263:0] dep_chan_data_132_135;
    wire token_132_135;
    wire dep_chan_vld_133_135;
    wire [263:0] dep_chan_data_133_135;
    wire token_133_135;
    wire dep_chan_vld_134_135;
    wire [263:0] dep_chan_data_134_135;
    wire token_134_135;
    wire dep_chan_vld_136_135;
    wire [263:0] dep_chan_data_136_135;
    wire token_136_135;
    wire dep_chan_vld_137_135;
    wire [263:0] dep_chan_data_137_135;
    wire token_137_135;
    wire dep_chan_vld_138_135;
    wire [263:0] dep_chan_data_138_135;
    wire token_138_135;
    wire dep_chan_vld_139_135;
    wire [263:0] dep_chan_data_139_135;
    wire token_139_135;
    wire dep_chan_vld_140_135;
    wire [263:0] dep_chan_data_140_135;
    wire token_140_135;
    wire dep_chan_vld_141_135;
    wire [263:0] dep_chan_data_141_135;
    wire token_141_135;
    wire dep_chan_vld_142_135;
    wire [263:0] dep_chan_data_142_135;
    wire token_142_135;
    wire dep_chan_vld_143_135;
    wire [263:0] dep_chan_data_143_135;
    wire token_143_135;
    wire dep_chan_vld_144_135;
    wire [263:0] dep_chan_data_144_135;
    wire token_144_135;
    wire dep_chan_vld_145_135;
    wire [263:0] dep_chan_data_145_135;
    wire token_145_135;
    wire dep_chan_vld_174_135;
    wire [263:0] dep_chan_data_174_135;
    wire token_174_135;
    wire [15:0] proc_136_data_FIFO_blk;
    wire [15:0] proc_136_data_PIPO_blk;
    wire [15:0] proc_136_start_FIFO_blk;
    wire [15:0] proc_136_TLF_FIFO_blk;
    wire [15:0] proc_136_input_sync_blk;
    wire [15:0] proc_136_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_136;
    reg [15:0] proc_dep_vld_vec_136_reg;
    wire [15:0] in_chan_dep_vld_vec_136;
    wire [4223:0] in_chan_dep_data_vec_136;
    wire [15:0] token_in_vec_136;
    wire [15:0] out_chan_dep_vld_vec_136;
    wire [263:0] out_chan_dep_data_136;
    wire [15:0] token_out_vec_136;
    wire dl_detect_out_136;
    wire dep_chan_vld_116_136;
    wire [263:0] dep_chan_data_116_136;
    wire token_116_136;
    wire dep_chan_vld_131_136;
    wire [263:0] dep_chan_data_131_136;
    wire token_131_136;
    wire dep_chan_vld_132_136;
    wire [263:0] dep_chan_data_132_136;
    wire token_132_136;
    wire dep_chan_vld_133_136;
    wire [263:0] dep_chan_data_133_136;
    wire token_133_136;
    wire dep_chan_vld_134_136;
    wire [263:0] dep_chan_data_134_136;
    wire token_134_136;
    wire dep_chan_vld_135_136;
    wire [263:0] dep_chan_data_135_136;
    wire token_135_136;
    wire dep_chan_vld_137_136;
    wire [263:0] dep_chan_data_137_136;
    wire token_137_136;
    wire dep_chan_vld_138_136;
    wire [263:0] dep_chan_data_138_136;
    wire token_138_136;
    wire dep_chan_vld_139_136;
    wire [263:0] dep_chan_data_139_136;
    wire token_139_136;
    wire dep_chan_vld_140_136;
    wire [263:0] dep_chan_data_140_136;
    wire token_140_136;
    wire dep_chan_vld_141_136;
    wire [263:0] dep_chan_data_141_136;
    wire token_141_136;
    wire dep_chan_vld_142_136;
    wire [263:0] dep_chan_data_142_136;
    wire token_142_136;
    wire dep_chan_vld_143_136;
    wire [263:0] dep_chan_data_143_136;
    wire token_143_136;
    wire dep_chan_vld_144_136;
    wire [263:0] dep_chan_data_144_136;
    wire token_144_136;
    wire dep_chan_vld_145_136;
    wire [263:0] dep_chan_data_145_136;
    wire token_145_136;
    wire dep_chan_vld_174_136;
    wire [263:0] dep_chan_data_174_136;
    wire token_174_136;
    wire [15:0] proc_137_data_FIFO_blk;
    wire [15:0] proc_137_data_PIPO_blk;
    wire [15:0] proc_137_start_FIFO_blk;
    wire [15:0] proc_137_TLF_FIFO_blk;
    wire [15:0] proc_137_input_sync_blk;
    wire [15:0] proc_137_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_137;
    reg [15:0] proc_dep_vld_vec_137_reg;
    wire [15:0] in_chan_dep_vld_vec_137;
    wire [4223:0] in_chan_dep_data_vec_137;
    wire [15:0] token_in_vec_137;
    wire [15:0] out_chan_dep_vld_vec_137;
    wire [263:0] out_chan_dep_data_137;
    wire [15:0] token_out_vec_137;
    wire dl_detect_out_137;
    wire dep_chan_vld_118_137;
    wire [263:0] dep_chan_data_118_137;
    wire token_118_137;
    wire dep_chan_vld_131_137;
    wire [263:0] dep_chan_data_131_137;
    wire token_131_137;
    wire dep_chan_vld_132_137;
    wire [263:0] dep_chan_data_132_137;
    wire token_132_137;
    wire dep_chan_vld_133_137;
    wire [263:0] dep_chan_data_133_137;
    wire token_133_137;
    wire dep_chan_vld_134_137;
    wire [263:0] dep_chan_data_134_137;
    wire token_134_137;
    wire dep_chan_vld_135_137;
    wire [263:0] dep_chan_data_135_137;
    wire token_135_137;
    wire dep_chan_vld_136_137;
    wire [263:0] dep_chan_data_136_137;
    wire token_136_137;
    wire dep_chan_vld_138_137;
    wire [263:0] dep_chan_data_138_137;
    wire token_138_137;
    wire dep_chan_vld_139_137;
    wire [263:0] dep_chan_data_139_137;
    wire token_139_137;
    wire dep_chan_vld_140_137;
    wire [263:0] dep_chan_data_140_137;
    wire token_140_137;
    wire dep_chan_vld_141_137;
    wire [263:0] dep_chan_data_141_137;
    wire token_141_137;
    wire dep_chan_vld_142_137;
    wire [263:0] dep_chan_data_142_137;
    wire token_142_137;
    wire dep_chan_vld_143_137;
    wire [263:0] dep_chan_data_143_137;
    wire token_143_137;
    wire dep_chan_vld_144_137;
    wire [263:0] dep_chan_data_144_137;
    wire token_144_137;
    wire dep_chan_vld_145_137;
    wire [263:0] dep_chan_data_145_137;
    wire token_145_137;
    wire dep_chan_vld_174_137;
    wire [263:0] dep_chan_data_174_137;
    wire token_174_137;
    wire [15:0] proc_138_data_FIFO_blk;
    wire [15:0] proc_138_data_PIPO_blk;
    wire [15:0] proc_138_start_FIFO_blk;
    wire [15:0] proc_138_TLF_FIFO_blk;
    wire [15:0] proc_138_input_sync_blk;
    wire [15:0] proc_138_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_138;
    reg [15:0] proc_dep_vld_vec_138_reg;
    wire [15:0] in_chan_dep_vld_vec_138;
    wire [4223:0] in_chan_dep_data_vec_138;
    wire [15:0] token_in_vec_138;
    wire [15:0] out_chan_dep_vld_vec_138;
    wire [263:0] out_chan_dep_data_138;
    wire [15:0] token_out_vec_138;
    wire dl_detect_out_138;
    wire dep_chan_vld_120_138;
    wire [263:0] dep_chan_data_120_138;
    wire token_120_138;
    wire dep_chan_vld_131_138;
    wire [263:0] dep_chan_data_131_138;
    wire token_131_138;
    wire dep_chan_vld_132_138;
    wire [263:0] dep_chan_data_132_138;
    wire token_132_138;
    wire dep_chan_vld_133_138;
    wire [263:0] dep_chan_data_133_138;
    wire token_133_138;
    wire dep_chan_vld_134_138;
    wire [263:0] dep_chan_data_134_138;
    wire token_134_138;
    wire dep_chan_vld_135_138;
    wire [263:0] dep_chan_data_135_138;
    wire token_135_138;
    wire dep_chan_vld_136_138;
    wire [263:0] dep_chan_data_136_138;
    wire token_136_138;
    wire dep_chan_vld_137_138;
    wire [263:0] dep_chan_data_137_138;
    wire token_137_138;
    wire dep_chan_vld_139_138;
    wire [263:0] dep_chan_data_139_138;
    wire token_139_138;
    wire dep_chan_vld_140_138;
    wire [263:0] dep_chan_data_140_138;
    wire token_140_138;
    wire dep_chan_vld_141_138;
    wire [263:0] dep_chan_data_141_138;
    wire token_141_138;
    wire dep_chan_vld_142_138;
    wire [263:0] dep_chan_data_142_138;
    wire token_142_138;
    wire dep_chan_vld_143_138;
    wire [263:0] dep_chan_data_143_138;
    wire token_143_138;
    wire dep_chan_vld_144_138;
    wire [263:0] dep_chan_data_144_138;
    wire token_144_138;
    wire dep_chan_vld_145_138;
    wire [263:0] dep_chan_data_145_138;
    wire token_145_138;
    wire dep_chan_vld_174_138;
    wire [263:0] dep_chan_data_174_138;
    wire token_174_138;
    wire [15:0] proc_139_data_FIFO_blk;
    wire [15:0] proc_139_data_PIPO_blk;
    wire [15:0] proc_139_start_FIFO_blk;
    wire [15:0] proc_139_TLF_FIFO_blk;
    wire [15:0] proc_139_input_sync_blk;
    wire [15:0] proc_139_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_139;
    reg [15:0] proc_dep_vld_vec_139_reg;
    wire [15:0] in_chan_dep_vld_vec_139;
    wire [4223:0] in_chan_dep_data_vec_139;
    wire [15:0] token_in_vec_139;
    wire [15:0] out_chan_dep_vld_vec_139;
    wire [263:0] out_chan_dep_data_139;
    wire [15:0] token_out_vec_139;
    wire dl_detect_out_139;
    wire dep_chan_vld_122_139;
    wire [263:0] dep_chan_data_122_139;
    wire token_122_139;
    wire dep_chan_vld_131_139;
    wire [263:0] dep_chan_data_131_139;
    wire token_131_139;
    wire dep_chan_vld_132_139;
    wire [263:0] dep_chan_data_132_139;
    wire token_132_139;
    wire dep_chan_vld_133_139;
    wire [263:0] dep_chan_data_133_139;
    wire token_133_139;
    wire dep_chan_vld_134_139;
    wire [263:0] dep_chan_data_134_139;
    wire token_134_139;
    wire dep_chan_vld_135_139;
    wire [263:0] dep_chan_data_135_139;
    wire token_135_139;
    wire dep_chan_vld_136_139;
    wire [263:0] dep_chan_data_136_139;
    wire token_136_139;
    wire dep_chan_vld_137_139;
    wire [263:0] dep_chan_data_137_139;
    wire token_137_139;
    wire dep_chan_vld_138_139;
    wire [263:0] dep_chan_data_138_139;
    wire token_138_139;
    wire dep_chan_vld_140_139;
    wire [263:0] dep_chan_data_140_139;
    wire token_140_139;
    wire dep_chan_vld_141_139;
    wire [263:0] dep_chan_data_141_139;
    wire token_141_139;
    wire dep_chan_vld_142_139;
    wire [263:0] dep_chan_data_142_139;
    wire token_142_139;
    wire dep_chan_vld_143_139;
    wire [263:0] dep_chan_data_143_139;
    wire token_143_139;
    wire dep_chan_vld_144_139;
    wire [263:0] dep_chan_data_144_139;
    wire token_144_139;
    wire dep_chan_vld_145_139;
    wire [263:0] dep_chan_data_145_139;
    wire token_145_139;
    wire dep_chan_vld_174_139;
    wire [263:0] dep_chan_data_174_139;
    wire token_174_139;
    wire [15:0] proc_140_data_FIFO_blk;
    wire [15:0] proc_140_data_PIPO_blk;
    wire [15:0] proc_140_start_FIFO_blk;
    wire [15:0] proc_140_TLF_FIFO_blk;
    wire [15:0] proc_140_input_sync_blk;
    wire [15:0] proc_140_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_140;
    reg [15:0] proc_dep_vld_vec_140_reg;
    wire [15:0] in_chan_dep_vld_vec_140;
    wire [4223:0] in_chan_dep_data_vec_140;
    wire [15:0] token_in_vec_140;
    wire [15:0] out_chan_dep_vld_vec_140;
    wire [263:0] out_chan_dep_data_140;
    wire [15:0] token_out_vec_140;
    wire dl_detect_out_140;
    wire dep_chan_vld_124_140;
    wire [263:0] dep_chan_data_124_140;
    wire token_124_140;
    wire dep_chan_vld_131_140;
    wire [263:0] dep_chan_data_131_140;
    wire token_131_140;
    wire dep_chan_vld_132_140;
    wire [263:0] dep_chan_data_132_140;
    wire token_132_140;
    wire dep_chan_vld_133_140;
    wire [263:0] dep_chan_data_133_140;
    wire token_133_140;
    wire dep_chan_vld_134_140;
    wire [263:0] dep_chan_data_134_140;
    wire token_134_140;
    wire dep_chan_vld_135_140;
    wire [263:0] dep_chan_data_135_140;
    wire token_135_140;
    wire dep_chan_vld_136_140;
    wire [263:0] dep_chan_data_136_140;
    wire token_136_140;
    wire dep_chan_vld_137_140;
    wire [263:0] dep_chan_data_137_140;
    wire token_137_140;
    wire dep_chan_vld_138_140;
    wire [263:0] dep_chan_data_138_140;
    wire token_138_140;
    wire dep_chan_vld_139_140;
    wire [263:0] dep_chan_data_139_140;
    wire token_139_140;
    wire dep_chan_vld_141_140;
    wire [263:0] dep_chan_data_141_140;
    wire token_141_140;
    wire dep_chan_vld_142_140;
    wire [263:0] dep_chan_data_142_140;
    wire token_142_140;
    wire dep_chan_vld_143_140;
    wire [263:0] dep_chan_data_143_140;
    wire token_143_140;
    wire dep_chan_vld_144_140;
    wire [263:0] dep_chan_data_144_140;
    wire token_144_140;
    wire dep_chan_vld_145_140;
    wire [263:0] dep_chan_data_145_140;
    wire token_145_140;
    wire dep_chan_vld_174_140;
    wire [263:0] dep_chan_data_174_140;
    wire token_174_140;
    wire [15:0] proc_141_data_FIFO_blk;
    wire [15:0] proc_141_data_PIPO_blk;
    wire [15:0] proc_141_start_FIFO_blk;
    wire [15:0] proc_141_TLF_FIFO_blk;
    wire [15:0] proc_141_input_sync_blk;
    wire [15:0] proc_141_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_141;
    reg [15:0] proc_dep_vld_vec_141_reg;
    wire [15:0] in_chan_dep_vld_vec_141;
    wire [4223:0] in_chan_dep_data_vec_141;
    wire [15:0] token_in_vec_141;
    wire [15:0] out_chan_dep_vld_vec_141;
    wire [263:0] out_chan_dep_data_141;
    wire [15:0] token_out_vec_141;
    wire dl_detect_out_141;
    wire dep_chan_vld_126_141;
    wire [263:0] dep_chan_data_126_141;
    wire token_126_141;
    wire dep_chan_vld_131_141;
    wire [263:0] dep_chan_data_131_141;
    wire token_131_141;
    wire dep_chan_vld_132_141;
    wire [263:0] dep_chan_data_132_141;
    wire token_132_141;
    wire dep_chan_vld_133_141;
    wire [263:0] dep_chan_data_133_141;
    wire token_133_141;
    wire dep_chan_vld_134_141;
    wire [263:0] dep_chan_data_134_141;
    wire token_134_141;
    wire dep_chan_vld_135_141;
    wire [263:0] dep_chan_data_135_141;
    wire token_135_141;
    wire dep_chan_vld_136_141;
    wire [263:0] dep_chan_data_136_141;
    wire token_136_141;
    wire dep_chan_vld_137_141;
    wire [263:0] dep_chan_data_137_141;
    wire token_137_141;
    wire dep_chan_vld_138_141;
    wire [263:0] dep_chan_data_138_141;
    wire token_138_141;
    wire dep_chan_vld_139_141;
    wire [263:0] dep_chan_data_139_141;
    wire token_139_141;
    wire dep_chan_vld_140_141;
    wire [263:0] dep_chan_data_140_141;
    wire token_140_141;
    wire dep_chan_vld_142_141;
    wire [263:0] dep_chan_data_142_141;
    wire token_142_141;
    wire dep_chan_vld_143_141;
    wire [263:0] dep_chan_data_143_141;
    wire token_143_141;
    wire dep_chan_vld_144_141;
    wire [263:0] dep_chan_data_144_141;
    wire token_144_141;
    wire dep_chan_vld_145_141;
    wire [263:0] dep_chan_data_145_141;
    wire token_145_141;
    wire dep_chan_vld_174_141;
    wire [263:0] dep_chan_data_174_141;
    wire token_174_141;
    wire [15:0] proc_142_data_FIFO_blk;
    wire [15:0] proc_142_data_PIPO_blk;
    wire [15:0] proc_142_start_FIFO_blk;
    wire [15:0] proc_142_TLF_FIFO_blk;
    wire [15:0] proc_142_input_sync_blk;
    wire [15:0] proc_142_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_142;
    reg [15:0] proc_dep_vld_vec_142_reg;
    wire [15:0] in_chan_dep_vld_vec_142;
    wire [4223:0] in_chan_dep_data_vec_142;
    wire [15:0] token_in_vec_142;
    wire [15:0] out_chan_dep_vld_vec_142;
    wire [263:0] out_chan_dep_data_142;
    wire [15:0] token_out_vec_142;
    wire dl_detect_out_142;
    wire dep_chan_vld_128_142;
    wire [263:0] dep_chan_data_128_142;
    wire token_128_142;
    wire dep_chan_vld_131_142;
    wire [263:0] dep_chan_data_131_142;
    wire token_131_142;
    wire dep_chan_vld_132_142;
    wire [263:0] dep_chan_data_132_142;
    wire token_132_142;
    wire dep_chan_vld_133_142;
    wire [263:0] dep_chan_data_133_142;
    wire token_133_142;
    wire dep_chan_vld_134_142;
    wire [263:0] dep_chan_data_134_142;
    wire token_134_142;
    wire dep_chan_vld_135_142;
    wire [263:0] dep_chan_data_135_142;
    wire token_135_142;
    wire dep_chan_vld_136_142;
    wire [263:0] dep_chan_data_136_142;
    wire token_136_142;
    wire dep_chan_vld_137_142;
    wire [263:0] dep_chan_data_137_142;
    wire token_137_142;
    wire dep_chan_vld_138_142;
    wire [263:0] dep_chan_data_138_142;
    wire token_138_142;
    wire dep_chan_vld_139_142;
    wire [263:0] dep_chan_data_139_142;
    wire token_139_142;
    wire dep_chan_vld_140_142;
    wire [263:0] dep_chan_data_140_142;
    wire token_140_142;
    wire dep_chan_vld_141_142;
    wire [263:0] dep_chan_data_141_142;
    wire token_141_142;
    wire dep_chan_vld_143_142;
    wire [263:0] dep_chan_data_143_142;
    wire token_143_142;
    wire dep_chan_vld_144_142;
    wire [263:0] dep_chan_data_144_142;
    wire token_144_142;
    wire dep_chan_vld_145_142;
    wire [263:0] dep_chan_data_145_142;
    wire token_145_142;
    wire dep_chan_vld_174_142;
    wire [263:0] dep_chan_data_174_142;
    wire token_174_142;
    wire [15:0] proc_143_data_FIFO_blk;
    wire [15:0] proc_143_data_PIPO_blk;
    wire [15:0] proc_143_start_FIFO_blk;
    wire [15:0] proc_143_TLF_FIFO_blk;
    wire [15:0] proc_143_input_sync_blk;
    wire [15:0] proc_143_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_143;
    reg [15:0] proc_dep_vld_vec_143_reg;
    wire [15:0] in_chan_dep_vld_vec_143;
    wire [4223:0] in_chan_dep_data_vec_143;
    wire [15:0] token_in_vec_143;
    wire [15:0] out_chan_dep_vld_vec_143;
    wire [263:0] out_chan_dep_data_143;
    wire [15:0] token_out_vec_143;
    wire dl_detect_out_143;
    wire dep_chan_vld_130_143;
    wire [263:0] dep_chan_data_130_143;
    wire token_130_143;
    wire dep_chan_vld_131_143;
    wire [263:0] dep_chan_data_131_143;
    wire token_131_143;
    wire dep_chan_vld_132_143;
    wire [263:0] dep_chan_data_132_143;
    wire token_132_143;
    wire dep_chan_vld_133_143;
    wire [263:0] dep_chan_data_133_143;
    wire token_133_143;
    wire dep_chan_vld_134_143;
    wire [263:0] dep_chan_data_134_143;
    wire token_134_143;
    wire dep_chan_vld_135_143;
    wire [263:0] dep_chan_data_135_143;
    wire token_135_143;
    wire dep_chan_vld_136_143;
    wire [263:0] dep_chan_data_136_143;
    wire token_136_143;
    wire dep_chan_vld_137_143;
    wire [263:0] dep_chan_data_137_143;
    wire token_137_143;
    wire dep_chan_vld_138_143;
    wire [263:0] dep_chan_data_138_143;
    wire token_138_143;
    wire dep_chan_vld_139_143;
    wire [263:0] dep_chan_data_139_143;
    wire token_139_143;
    wire dep_chan_vld_140_143;
    wire [263:0] dep_chan_data_140_143;
    wire token_140_143;
    wire dep_chan_vld_141_143;
    wire [263:0] dep_chan_data_141_143;
    wire token_141_143;
    wire dep_chan_vld_142_143;
    wire [263:0] dep_chan_data_142_143;
    wire token_142_143;
    wire dep_chan_vld_144_143;
    wire [263:0] dep_chan_data_144_143;
    wire token_144_143;
    wire dep_chan_vld_145_143;
    wire [263:0] dep_chan_data_145_143;
    wire token_145_143;
    wire dep_chan_vld_174_143;
    wire [263:0] dep_chan_data_174_143;
    wire token_174_143;
    wire [15:0] proc_144_data_FIFO_blk;
    wire [15:0] proc_144_data_PIPO_blk;
    wire [15:0] proc_144_start_FIFO_blk;
    wire [15:0] proc_144_TLF_FIFO_blk;
    wire [15:0] proc_144_input_sync_blk;
    wire [15:0] proc_144_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_144;
    reg [15:0] proc_dep_vld_vec_144_reg;
    wire [15:0] in_chan_dep_vld_vec_144;
    wire [4223:0] in_chan_dep_data_vec_144;
    wire [15:0] token_in_vec_144;
    wire [15:0] out_chan_dep_vld_vec_144;
    wire [263:0] out_chan_dep_data_144;
    wire [15:0] token_out_vec_144;
    wire dl_detect_out_144;
    wire dep_chan_vld_129_144;
    wire [263:0] dep_chan_data_129_144;
    wire token_129_144;
    wire dep_chan_vld_131_144;
    wire [263:0] dep_chan_data_131_144;
    wire token_131_144;
    wire dep_chan_vld_132_144;
    wire [263:0] dep_chan_data_132_144;
    wire token_132_144;
    wire dep_chan_vld_133_144;
    wire [263:0] dep_chan_data_133_144;
    wire token_133_144;
    wire dep_chan_vld_134_144;
    wire [263:0] dep_chan_data_134_144;
    wire token_134_144;
    wire dep_chan_vld_135_144;
    wire [263:0] dep_chan_data_135_144;
    wire token_135_144;
    wire dep_chan_vld_136_144;
    wire [263:0] dep_chan_data_136_144;
    wire token_136_144;
    wire dep_chan_vld_137_144;
    wire [263:0] dep_chan_data_137_144;
    wire token_137_144;
    wire dep_chan_vld_138_144;
    wire [263:0] dep_chan_data_138_144;
    wire token_138_144;
    wire dep_chan_vld_139_144;
    wire [263:0] dep_chan_data_139_144;
    wire token_139_144;
    wire dep_chan_vld_140_144;
    wire [263:0] dep_chan_data_140_144;
    wire token_140_144;
    wire dep_chan_vld_141_144;
    wire [263:0] dep_chan_data_141_144;
    wire token_141_144;
    wire dep_chan_vld_142_144;
    wire [263:0] dep_chan_data_142_144;
    wire token_142_144;
    wire dep_chan_vld_143_144;
    wire [263:0] dep_chan_data_143_144;
    wire token_143_144;
    wire dep_chan_vld_145_144;
    wire [263:0] dep_chan_data_145_144;
    wire token_145_144;
    wire dep_chan_vld_174_144;
    wire [263:0] dep_chan_data_174_144;
    wire token_174_144;
    wire [15:0] proc_145_data_FIFO_blk;
    wire [15:0] proc_145_data_PIPO_blk;
    wire [15:0] proc_145_start_FIFO_blk;
    wire [15:0] proc_145_TLF_FIFO_blk;
    wire [15:0] proc_145_input_sync_blk;
    wire [15:0] proc_145_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_145;
    reg [15:0] proc_dep_vld_vec_145_reg;
    wire [15:0] in_chan_dep_vld_vec_145;
    wire [4223:0] in_chan_dep_data_vec_145;
    wire [15:0] token_in_vec_145;
    wire [15:0] out_chan_dep_vld_vec_145;
    wire [263:0] out_chan_dep_data_145;
    wire [15:0] token_out_vec_145;
    wire dl_detect_out_145;
    wire dep_chan_vld_130_145;
    wire [263:0] dep_chan_data_130_145;
    wire token_130_145;
    wire dep_chan_vld_131_145;
    wire [263:0] dep_chan_data_131_145;
    wire token_131_145;
    wire dep_chan_vld_132_145;
    wire [263:0] dep_chan_data_132_145;
    wire token_132_145;
    wire dep_chan_vld_133_145;
    wire [263:0] dep_chan_data_133_145;
    wire token_133_145;
    wire dep_chan_vld_134_145;
    wire [263:0] dep_chan_data_134_145;
    wire token_134_145;
    wire dep_chan_vld_135_145;
    wire [263:0] dep_chan_data_135_145;
    wire token_135_145;
    wire dep_chan_vld_136_145;
    wire [263:0] dep_chan_data_136_145;
    wire token_136_145;
    wire dep_chan_vld_137_145;
    wire [263:0] dep_chan_data_137_145;
    wire token_137_145;
    wire dep_chan_vld_138_145;
    wire [263:0] dep_chan_data_138_145;
    wire token_138_145;
    wire dep_chan_vld_139_145;
    wire [263:0] dep_chan_data_139_145;
    wire token_139_145;
    wire dep_chan_vld_140_145;
    wire [263:0] dep_chan_data_140_145;
    wire token_140_145;
    wire dep_chan_vld_141_145;
    wire [263:0] dep_chan_data_141_145;
    wire token_141_145;
    wire dep_chan_vld_142_145;
    wire [263:0] dep_chan_data_142_145;
    wire token_142_145;
    wire dep_chan_vld_143_145;
    wire [263:0] dep_chan_data_143_145;
    wire token_143_145;
    wire dep_chan_vld_144_145;
    wire [263:0] dep_chan_data_144_145;
    wire token_144_145;
    wire dep_chan_vld_174_145;
    wire [263:0] dep_chan_data_174_145;
    wire token_174_145;
    wire [1:0] proc_146_data_FIFO_blk;
    wire [1:0] proc_146_data_PIPO_blk;
    wire [1:0] proc_146_start_FIFO_blk;
    wire [1:0] proc_146_TLF_FIFO_blk;
    wire [1:0] proc_146_input_sync_blk;
    wire [1:0] proc_146_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_146;
    reg [1:0] proc_dep_vld_vec_146_reg;
    wire [1:0] in_chan_dep_vld_vec_146;
    wire [527:0] in_chan_dep_data_vec_146;
    wire [1:0] token_in_vec_146;
    wire [1:0] out_chan_dep_vld_vec_146;
    wire [263:0] out_chan_dep_data_146;
    wire [1:0] token_out_vec_146;
    wire dl_detect_out_146;
    wire dep_chan_vld_129_146;
    wire [263:0] dep_chan_data_129_146;
    wire token_129_146;
    wire dep_chan_vld_147_146;
    wire [263:0] dep_chan_data_147_146;
    wire token_147_146;
    wire [2:0] proc_147_data_FIFO_blk;
    wire [2:0] proc_147_data_PIPO_blk;
    wire [2:0] proc_147_start_FIFO_blk;
    wire [2:0] proc_147_TLF_FIFO_blk;
    wire [2:0] proc_147_input_sync_blk;
    wire [2:0] proc_147_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_147;
    reg [2:0] proc_dep_vld_vec_147_reg;
    wire [2:0] in_chan_dep_vld_vec_147;
    wire [791:0] in_chan_dep_data_vec_147;
    wire [2:0] token_in_vec_147;
    wire [2:0] out_chan_dep_vld_vec_147;
    wire [263:0] out_chan_dep_data_147;
    wire [2:0] token_out_vec_147;
    wire dl_detect_out_147;
    wire dep_chan_vld_127_147;
    wire [263:0] dep_chan_data_127_147;
    wire token_127_147;
    wire dep_chan_vld_146_147;
    wire [263:0] dep_chan_data_146_147;
    wire token_146_147;
    wire dep_chan_vld_148_147;
    wire [263:0] dep_chan_data_148_147;
    wire token_148_147;
    wire [2:0] proc_148_data_FIFO_blk;
    wire [2:0] proc_148_data_PIPO_blk;
    wire [2:0] proc_148_start_FIFO_blk;
    wire [2:0] proc_148_TLF_FIFO_blk;
    wire [2:0] proc_148_input_sync_blk;
    wire [2:0] proc_148_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_148;
    reg [2:0] proc_dep_vld_vec_148_reg;
    wire [2:0] in_chan_dep_vld_vec_148;
    wire [791:0] in_chan_dep_data_vec_148;
    wire [2:0] token_in_vec_148;
    wire [2:0] out_chan_dep_vld_vec_148;
    wire [263:0] out_chan_dep_data_148;
    wire [2:0] token_out_vec_148;
    wire dl_detect_out_148;
    wire dep_chan_vld_125_148;
    wire [263:0] dep_chan_data_125_148;
    wire token_125_148;
    wire dep_chan_vld_147_148;
    wire [263:0] dep_chan_data_147_148;
    wire token_147_148;
    wire dep_chan_vld_149_148;
    wire [263:0] dep_chan_data_149_148;
    wire token_149_148;
    wire [2:0] proc_149_data_FIFO_blk;
    wire [2:0] proc_149_data_PIPO_blk;
    wire [2:0] proc_149_start_FIFO_blk;
    wire [2:0] proc_149_TLF_FIFO_blk;
    wire [2:0] proc_149_input_sync_blk;
    wire [2:0] proc_149_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_149;
    reg [2:0] proc_dep_vld_vec_149_reg;
    wire [2:0] in_chan_dep_vld_vec_149;
    wire [791:0] in_chan_dep_data_vec_149;
    wire [2:0] token_in_vec_149;
    wire [2:0] out_chan_dep_vld_vec_149;
    wire [263:0] out_chan_dep_data_149;
    wire [2:0] token_out_vec_149;
    wire dl_detect_out_149;
    wire dep_chan_vld_123_149;
    wire [263:0] dep_chan_data_123_149;
    wire token_123_149;
    wire dep_chan_vld_148_149;
    wire [263:0] dep_chan_data_148_149;
    wire token_148_149;
    wire dep_chan_vld_150_149;
    wire [263:0] dep_chan_data_150_149;
    wire token_150_149;
    wire [2:0] proc_150_data_FIFO_blk;
    wire [2:0] proc_150_data_PIPO_blk;
    wire [2:0] proc_150_start_FIFO_blk;
    wire [2:0] proc_150_TLF_FIFO_blk;
    wire [2:0] proc_150_input_sync_blk;
    wire [2:0] proc_150_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_150;
    reg [2:0] proc_dep_vld_vec_150_reg;
    wire [2:0] in_chan_dep_vld_vec_150;
    wire [791:0] in_chan_dep_data_vec_150;
    wire [2:0] token_in_vec_150;
    wire [2:0] out_chan_dep_vld_vec_150;
    wire [263:0] out_chan_dep_data_150;
    wire [2:0] token_out_vec_150;
    wire dl_detect_out_150;
    wire dep_chan_vld_121_150;
    wire [263:0] dep_chan_data_121_150;
    wire token_121_150;
    wire dep_chan_vld_149_150;
    wire [263:0] dep_chan_data_149_150;
    wire token_149_150;
    wire dep_chan_vld_151_150;
    wire [263:0] dep_chan_data_151_150;
    wire token_151_150;
    wire [2:0] proc_151_data_FIFO_blk;
    wire [2:0] proc_151_data_PIPO_blk;
    wire [2:0] proc_151_start_FIFO_blk;
    wire [2:0] proc_151_TLF_FIFO_blk;
    wire [2:0] proc_151_input_sync_blk;
    wire [2:0] proc_151_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_151;
    reg [2:0] proc_dep_vld_vec_151_reg;
    wire [2:0] in_chan_dep_vld_vec_151;
    wire [791:0] in_chan_dep_data_vec_151;
    wire [2:0] token_in_vec_151;
    wire [2:0] out_chan_dep_vld_vec_151;
    wire [263:0] out_chan_dep_data_151;
    wire [2:0] token_out_vec_151;
    wire dl_detect_out_151;
    wire dep_chan_vld_119_151;
    wire [263:0] dep_chan_data_119_151;
    wire token_119_151;
    wire dep_chan_vld_150_151;
    wire [263:0] dep_chan_data_150_151;
    wire token_150_151;
    wire dep_chan_vld_152_151;
    wire [263:0] dep_chan_data_152_151;
    wire token_152_151;
    wire [2:0] proc_152_data_FIFO_blk;
    wire [2:0] proc_152_data_PIPO_blk;
    wire [2:0] proc_152_start_FIFO_blk;
    wire [2:0] proc_152_TLF_FIFO_blk;
    wire [2:0] proc_152_input_sync_blk;
    wire [2:0] proc_152_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_152;
    reg [2:0] proc_dep_vld_vec_152_reg;
    wire [2:0] in_chan_dep_vld_vec_152;
    wire [791:0] in_chan_dep_data_vec_152;
    wire [2:0] token_in_vec_152;
    wire [2:0] out_chan_dep_vld_vec_152;
    wire [263:0] out_chan_dep_data_152;
    wire [2:0] token_out_vec_152;
    wire dl_detect_out_152;
    wire dep_chan_vld_117_152;
    wire [263:0] dep_chan_data_117_152;
    wire token_117_152;
    wire dep_chan_vld_151_152;
    wire [263:0] dep_chan_data_151_152;
    wire token_151_152;
    wire dep_chan_vld_153_152;
    wire [263:0] dep_chan_data_153_152;
    wire token_153_152;
    wire [2:0] proc_153_data_FIFO_blk;
    wire [2:0] proc_153_data_PIPO_blk;
    wire [2:0] proc_153_start_FIFO_blk;
    wire [2:0] proc_153_TLF_FIFO_blk;
    wire [2:0] proc_153_input_sync_blk;
    wire [2:0] proc_153_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_153;
    reg [2:0] proc_dep_vld_vec_153_reg;
    wire [2:0] in_chan_dep_vld_vec_153;
    wire [791:0] in_chan_dep_data_vec_153;
    wire [2:0] token_in_vec_153;
    wire [2:0] out_chan_dep_vld_vec_153;
    wire [263:0] out_chan_dep_data_153;
    wire [2:0] token_out_vec_153;
    wire dl_detect_out_153;
    wire dep_chan_vld_115_153;
    wire [263:0] dep_chan_data_115_153;
    wire token_115_153;
    wire dep_chan_vld_152_153;
    wire [263:0] dep_chan_data_152_153;
    wire token_152_153;
    wire dep_chan_vld_154_153;
    wire [263:0] dep_chan_data_154_153;
    wire token_154_153;
    wire [2:0] proc_154_data_FIFO_blk;
    wire [2:0] proc_154_data_PIPO_blk;
    wire [2:0] proc_154_start_FIFO_blk;
    wire [2:0] proc_154_TLF_FIFO_blk;
    wire [2:0] proc_154_input_sync_blk;
    wire [2:0] proc_154_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_154;
    reg [2:0] proc_dep_vld_vec_154_reg;
    wire [2:0] in_chan_dep_vld_vec_154;
    wire [791:0] in_chan_dep_data_vec_154;
    wire [2:0] token_in_vec_154;
    wire [2:0] out_chan_dep_vld_vec_154;
    wire [263:0] out_chan_dep_data_154;
    wire [2:0] token_out_vec_154;
    wire dl_detect_out_154;
    wire dep_chan_vld_113_154;
    wire [263:0] dep_chan_data_113_154;
    wire token_113_154;
    wire dep_chan_vld_153_154;
    wire [263:0] dep_chan_data_153_154;
    wire token_153_154;
    wire dep_chan_vld_155_154;
    wire [263:0] dep_chan_data_155_154;
    wire token_155_154;
    wire [2:0] proc_155_data_FIFO_blk;
    wire [2:0] proc_155_data_PIPO_blk;
    wire [2:0] proc_155_start_FIFO_blk;
    wire [2:0] proc_155_TLF_FIFO_blk;
    wire [2:0] proc_155_input_sync_blk;
    wire [2:0] proc_155_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_155;
    reg [2:0] proc_dep_vld_vec_155_reg;
    wire [2:0] in_chan_dep_vld_vec_155;
    wire [791:0] in_chan_dep_data_vec_155;
    wire [2:0] token_in_vec_155;
    wire [2:0] out_chan_dep_vld_vec_155;
    wire [263:0] out_chan_dep_data_155;
    wire [2:0] token_out_vec_155;
    wire dl_detect_out_155;
    wire dep_chan_vld_111_155;
    wire [263:0] dep_chan_data_111_155;
    wire token_111_155;
    wire dep_chan_vld_154_155;
    wire [263:0] dep_chan_data_154_155;
    wire token_154_155;
    wire dep_chan_vld_156_155;
    wire [263:0] dep_chan_data_156_155;
    wire token_156_155;
    wire [2:0] proc_156_data_FIFO_blk;
    wire [2:0] proc_156_data_PIPO_blk;
    wire [2:0] proc_156_start_FIFO_blk;
    wire [2:0] proc_156_TLF_FIFO_blk;
    wire [2:0] proc_156_input_sync_blk;
    wire [2:0] proc_156_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_156;
    reg [2:0] proc_dep_vld_vec_156_reg;
    wire [2:0] in_chan_dep_vld_vec_156;
    wire [791:0] in_chan_dep_data_vec_156;
    wire [2:0] token_in_vec_156;
    wire [2:0] out_chan_dep_vld_vec_156;
    wire [263:0] out_chan_dep_data_156;
    wire [2:0] token_out_vec_156;
    wire dl_detect_out_156;
    wire dep_chan_vld_109_156;
    wire [263:0] dep_chan_data_109_156;
    wire token_109_156;
    wire dep_chan_vld_155_156;
    wire [263:0] dep_chan_data_155_156;
    wire token_155_156;
    wire dep_chan_vld_157_156;
    wire [263:0] dep_chan_data_157_156;
    wire token_157_156;
    wire [2:0] proc_157_data_FIFO_blk;
    wire [2:0] proc_157_data_PIPO_blk;
    wire [2:0] proc_157_start_FIFO_blk;
    wire [2:0] proc_157_TLF_FIFO_blk;
    wire [2:0] proc_157_input_sync_blk;
    wire [2:0] proc_157_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_157;
    reg [2:0] proc_dep_vld_vec_157_reg;
    wire [2:0] in_chan_dep_vld_vec_157;
    wire [791:0] in_chan_dep_data_vec_157;
    wire [2:0] token_in_vec_157;
    wire [2:0] out_chan_dep_vld_vec_157;
    wire [263:0] out_chan_dep_data_157;
    wire [2:0] token_out_vec_157;
    wire dl_detect_out_157;
    wire dep_chan_vld_107_157;
    wire [263:0] dep_chan_data_107_157;
    wire token_107_157;
    wire dep_chan_vld_156_157;
    wire [263:0] dep_chan_data_156_157;
    wire token_156_157;
    wire dep_chan_vld_158_157;
    wire [263:0] dep_chan_data_158_157;
    wire token_158_157;
    wire [2:0] proc_158_data_FIFO_blk;
    wire [2:0] proc_158_data_PIPO_blk;
    wire [2:0] proc_158_start_FIFO_blk;
    wire [2:0] proc_158_TLF_FIFO_blk;
    wire [2:0] proc_158_input_sync_blk;
    wire [2:0] proc_158_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_158;
    reg [2:0] proc_dep_vld_vec_158_reg;
    wire [2:0] in_chan_dep_vld_vec_158;
    wire [791:0] in_chan_dep_data_vec_158;
    wire [2:0] token_in_vec_158;
    wire [2:0] out_chan_dep_vld_vec_158;
    wire [263:0] out_chan_dep_data_158;
    wire [2:0] token_out_vec_158;
    wire dl_detect_out_158;
    wire dep_chan_vld_105_158;
    wire [263:0] dep_chan_data_105_158;
    wire token_105_158;
    wire dep_chan_vld_157_158;
    wire [263:0] dep_chan_data_157_158;
    wire token_157_158;
    wire dep_chan_vld_173_158;
    wire [263:0] dep_chan_data_173_158;
    wire token_173_158;
    wire [1:0] proc_159_data_FIFO_blk;
    wire [1:0] proc_159_data_PIPO_blk;
    wire [1:0] proc_159_start_FIFO_blk;
    wire [1:0] proc_159_TLF_FIFO_blk;
    wire [1:0] proc_159_input_sync_blk;
    wire [1:0] proc_159_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_159;
    reg [1:0] proc_dep_vld_vec_159_reg;
    wire [1:0] in_chan_dep_vld_vec_159;
    wire [527:0] in_chan_dep_data_vec_159;
    wire [1:0] token_in_vec_159;
    wire [1:0] out_chan_dep_vld_vec_159;
    wire [263:0] out_chan_dep_data_159;
    wire [1:0] token_out_vec_159;
    wire dl_detect_out_159;
    wire dep_chan_vld_130_159;
    wire [263:0] dep_chan_data_130_159;
    wire token_130_159;
    wire dep_chan_vld_160_159;
    wire [263:0] dep_chan_data_160_159;
    wire token_160_159;
    wire [2:0] proc_160_data_FIFO_blk;
    wire [2:0] proc_160_data_PIPO_blk;
    wire [2:0] proc_160_start_FIFO_blk;
    wire [2:0] proc_160_TLF_FIFO_blk;
    wire [2:0] proc_160_input_sync_blk;
    wire [2:0] proc_160_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_160;
    reg [2:0] proc_dep_vld_vec_160_reg;
    wire [2:0] in_chan_dep_vld_vec_160;
    wire [791:0] in_chan_dep_data_vec_160;
    wire [2:0] token_in_vec_160;
    wire [2:0] out_chan_dep_vld_vec_160;
    wire [263:0] out_chan_dep_data_160;
    wire [2:0] token_out_vec_160;
    wire dl_detect_out_160;
    wire dep_chan_vld_128_160;
    wire [263:0] dep_chan_data_128_160;
    wire token_128_160;
    wire dep_chan_vld_159_160;
    wire [263:0] dep_chan_data_159_160;
    wire token_159_160;
    wire dep_chan_vld_161_160;
    wire [263:0] dep_chan_data_161_160;
    wire token_161_160;
    wire [2:0] proc_161_data_FIFO_blk;
    wire [2:0] proc_161_data_PIPO_blk;
    wire [2:0] proc_161_start_FIFO_blk;
    wire [2:0] proc_161_TLF_FIFO_blk;
    wire [2:0] proc_161_input_sync_blk;
    wire [2:0] proc_161_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_161;
    reg [2:0] proc_dep_vld_vec_161_reg;
    wire [2:0] in_chan_dep_vld_vec_161;
    wire [791:0] in_chan_dep_data_vec_161;
    wire [2:0] token_in_vec_161;
    wire [2:0] out_chan_dep_vld_vec_161;
    wire [263:0] out_chan_dep_data_161;
    wire [2:0] token_out_vec_161;
    wire dl_detect_out_161;
    wire dep_chan_vld_126_161;
    wire [263:0] dep_chan_data_126_161;
    wire token_126_161;
    wire dep_chan_vld_160_161;
    wire [263:0] dep_chan_data_160_161;
    wire token_160_161;
    wire dep_chan_vld_162_161;
    wire [263:0] dep_chan_data_162_161;
    wire token_162_161;
    wire [2:0] proc_162_data_FIFO_blk;
    wire [2:0] proc_162_data_PIPO_blk;
    wire [2:0] proc_162_start_FIFO_blk;
    wire [2:0] proc_162_TLF_FIFO_blk;
    wire [2:0] proc_162_input_sync_blk;
    wire [2:0] proc_162_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_162;
    reg [2:0] proc_dep_vld_vec_162_reg;
    wire [2:0] in_chan_dep_vld_vec_162;
    wire [791:0] in_chan_dep_data_vec_162;
    wire [2:0] token_in_vec_162;
    wire [2:0] out_chan_dep_vld_vec_162;
    wire [263:0] out_chan_dep_data_162;
    wire [2:0] token_out_vec_162;
    wire dl_detect_out_162;
    wire dep_chan_vld_124_162;
    wire [263:0] dep_chan_data_124_162;
    wire token_124_162;
    wire dep_chan_vld_161_162;
    wire [263:0] dep_chan_data_161_162;
    wire token_161_162;
    wire dep_chan_vld_163_162;
    wire [263:0] dep_chan_data_163_162;
    wire token_163_162;
    wire [2:0] proc_163_data_FIFO_blk;
    wire [2:0] proc_163_data_PIPO_blk;
    wire [2:0] proc_163_start_FIFO_blk;
    wire [2:0] proc_163_TLF_FIFO_blk;
    wire [2:0] proc_163_input_sync_blk;
    wire [2:0] proc_163_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_163;
    reg [2:0] proc_dep_vld_vec_163_reg;
    wire [2:0] in_chan_dep_vld_vec_163;
    wire [791:0] in_chan_dep_data_vec_163;
    wire [2:0] token_in_vec_163;
    wire [2:0] out_chan_dep_vld_vec_163;
    wire [263:0] out_chan_dep_data_163;
    wire [2:0] token_out_vec_163;
    wire dl_detect_out_163;
    wire dep_chan_vld_122_163;
    wire [263:0] dep_chan_data_122_163;
    wire token_122_163;
    wire dep_chan_vld_162_163;
    wire [263:0] dep_chan_data_162_163;
    wire token_162_163;
    wire dep_chan_vld_164_163;
    wire [263:0] dep_chan_data_164_163;
    wire token_164_163;
    wire [2:0] proc_164_data_FIFO_blk;
    wire [2:0] proc_164_data_PIPO_blk;
    wire [2:0] proc_164_start_FIFO_blk;
    wire [2:0] proc_164_TLF_FIFO_blk;
    wire [2:0] proc_164_input_sync_blk;
    wire [2:0] proc_164_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_164;
    reg [2:0] proc_dep_vld_vec_164_reg;
    wire [2:0] in_chan_dep_vld_vec_164;
    wire [791:0] in_chan_dep_data_vec_164;
    wire [2:0] token_in_vec_164;
    wire [2:0] out_chan_dep_vld_vec_164;
    wire [263:0] out_chan_dep_data_164;
    wire [2:0] token_out_vec_164;
    wire dl_detect_out_164;
    wire dep_chan_vld_120_164;
    wire [263:0] dep_chan_data_120_164;
    wire token_120_164;
    wire dep_chan_vld_163_164;
    wire [263:0] dep_chan_data_163_164;
    wire token_163_164;
    wire dep_chan_vld_165_164;
    wire [263:0] dep_chan_data_165_164;
    wire token_165_164;
    wire [2:0] proc_165_data_FIFO_blk;
    wire [2:0] proc_165_data_PIPO_blk;
    wire [2:0] proc_165_start_FIFO_blk;
    wire [2:0] proc_165_TLF_FIFO_blk;
    wire [2:0] proc_165_input_sync_blk;
    wire [2:0] proc_165_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_165;
    reg [2:0] proc_dep_vld_vec_165_reg;
    wire [2:0] in_chan_dep_vld_vec_165;
    wire [791:0] in_chan_dep_data_vec_165;
    wire [2:0] token_in_vec_165;
    wire [2:0] out_chan_dep_vld_vec_165;
    wire [263:0] out_chan_dep_data_165;
    wire [2:0] token_out_vec_165;
    wire dl_detect_out_165;
    wire dep_chan_vld_118_165;
    wire [263:0] dep_chan_data_118_165;
    wire token_118_165;
    wire dep_chan_vld_164_165;
    wire [263:0] dep_chan_data_164_165;
    wire token_164_165;
    wire dep_chan_vld_166_165;
    wire [263:0] dep_chan_data_166_165;
    wire token_166_165;
    wire [2:0] proc_166_data_FIFO_blk;
    wire [2:0] proc_166_data_PIPO_blk;
    wire [2:0] proc_166_start_FIFO_blk;
    wire [2:0] proc_166_TLF_FIFO_blk;
    wire [2:0] proc_166_input_sync_blk;
    wire [2:0] proc_166_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_166;
    reg [2:0] proc_dep_vld_vec_166_reg;
    wire [2:0] in_chan_dep_vld_vec_166;
    wire [791:0] in_chan_dep_data_vec_166;
    wire [2:0] token_in_vec_166;
    wire [2:0] out_chan_dep_vld_vec_166;
    wire [263:0] out_chan_dep_data_166;
    wire [2:0] token_out_vec_166;
    wire dl_detect_out_166;
    wire dep_chan_vld_116_166;
    wire [263:0] dep_chan_data_116_166;
    wire token_116_166;
    wire dep_chan_vld_165_166;
    wire [263:0] dep_chan_data_165_166;
    wire token_165_166;
    wire dep_chan_vld_167_166;
    wire [263:0] dep_chan_data_167_166;
    wire token_167_166;
    wire [2:0] proc_167_data_FIFO_blk;
    wire [2:0] proc_167_data_PIPO_blk;
    wire [2:0] proc_167_start_FIFO_blk;
    wire [2:0] proc_167_TLF_FIFO_blk;
    wire [2:0] proc_167_input_sync_blk;
    wire [2:0] proc_167_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_167;
    reg [2:0] proc_dep_vld_vec_167_reg;
    wire [2:0] in_chan_dep_vld_vec_167;
    wire [791:0] in_chan_dep_data_vec_167;
    wire [2:0] token_in_vec_167;
    wire [2:0] out_chan_dep_vld_vec_167;
    wire [263:0] out_chan_dep_data_167;
    wire [2:0] token_out_vec_167;
    wire dl_detect_out_167;
    wire dep_chan_vld_114_167;
    wire [263:0] dep_chan_data_114_167;
    wire token_114_167;
    wire dep_chan_vld_166_167;
    wire [263:0] dep_chan_data_166_167;
    wire token_166_167;
    wire dep_chan_vld_168_167;
    wire [263:0] dep_chan_data_168_167;
    wire token_168_167;
    wire [2:0] proc_168_data_FIFO_blk;
    wire [2:0] proc_168_data_PIPO_blk;
    wire [2:0] proc_168_start_FIFO_blk;
    wire [2:0] proc_168_TLF_FIFO_blk;
    wire [2:0] proc_168_input_sync_blk;
    wire [2:0] proc_168_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_168;
    reg [2:0] proc_dep_vld_vec_168_reg;
    wire [2:0] in_chan_dep_vld_vec_168;
    wire [791:0] in_chan_dep_data_vec_168;
    wire [2:0] token_in_vec_168;
    wire [2:0] out_chan_dep_vld_vec_168;
    wire [263:0] out_chan_dep_data_168;
    wire [2:0] token_out_vec_168;
    wire dl_detect_out_168;
    wire dep_chan_vld_112_168;
    wire [263:0] dep_chan_data_112_168;
    wire token_112_168;
    wire dep_chan_vld_167_168;
    wire [263:0] dep_chan_data_167_168;
    wire token_167_168;
    wire dep_chan_vld_169_168;
    wire [263:0] dep_chan_data_169_168;
    wire token_169_168;
    wire [2:0] proc_169_data_FIFO_blk;
    wire [2:0] proc_169_data_PIPO_blk;
    wire [2:0] proc_169_start_FIFO_blk;
    wire [2:0] proc_169_TLF_FIFO_blk;
    wire [2:0] proc_169_input_sync_blk;
    wire [2:0] proc_169_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_169;
    reg [2:0] proc_dep_vld_vec_169_reg;
    wire [2:0] in_chan_dep_vld_vec_169;
    wire [791:0] in_chan_dep_data_vec_169;
    wire [2:0] token_in_vec_169;
    wire [2:0] out_chan_dep_vld_vec_169;
    wire [263:0] out_chan_dep_data_169;
    wire [2:0] token_out_vec_169;
    wire dl_detect_out_169;
    wire dep_chan_vld_110_169;
    wire [263:0] dep_chan_data_110_169;
    wire token_110_169;
    wire dep_chan_vld_168_169;
    wire [263:0] dep_chan_data_168_169;
    wire token_168_169;
    wire dep_chan_vld_170_169;
    wire [263:0] dep_chan_data_170_169;
    wire token_170_169;
    wire [2:0] proc_170_data_FIFO_blk;
    wire [2:0] proc_170_data_PIPO_blk;
    wire [2:0] proc_170_start_FIFO_blk;
    wire [2:0] proc_170_TLF_FIFO_blk;
    wire [2:0] proc_170_input_sync_blk;
    wire [2:0] proc_170_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_170;
    reg [2:0] proc_dep_vld_vec_170_reg;
    wire [2:0] in_chan_dep_vld_vec_170;
    wire [791:0] in_chan_dep_data_vec_170;
    wire [2:0] token_in_vec_170;
    wire [2:0] out_chan_dep_vld_vec_170;
    wire [263:0] out_chan_dep_data_170;
    wire [2:0] token_out_vec_170;
    wire dl_detect_out_170;
    wire dep_chan_vld_108_170;
    wire [263:0] dep_chan_data_108_170;
    wire token_108_170;
    wire dep_chan_vld_169_170;
    wire [263:0] dep_chan_data_169_170;
    wire token_169_170;
    wire dep_chan_vld_171_170;
    wire [263:0] dep_chan_data_171_170;
    wire token_171_170;
    wire [2:0] proc_171_data_FIFO_blk;
    wire [2:0] proc_171_data_PIPO_blk;
    wire [2:0] proc_171_start_FIFO_blk;
    wire [2:0] proc_171_TLF_FIFO_blk;
    wire [2:0] proc_171_input_sync_blk;
    wire [2:0] proc_171_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_171;
    reg [2:0] proc_dep_vld_vec_171_reg;
    wire [2:0] in_chan_dep_vld_vec_171;
    wire [791:0] in_chan_dep_data_vec_171;
    wire [2:0] token_in_vec_171;
    wire [2:0] out_chan_dep_vld_vec_171;
    wire [263:0] out_chan_dep_data_171;
    wire [2:0] token_out_vec_171;
    wire dl_detect_out_171;
    wire dep_chan_vld_106_171;
    wire [263:0] dep_chan_data_106_171;
    wire token_106_171;
    wire dep_chan_vld_170_171;
    wire [263:0] dep_chan_data_170_171;
    wire token_170_171;
    wire dep_chan_vld_172_171;
    wire [263:0] dep_chan_data_172_171;
    wire token_172_171;
    wire [1:0] proc_172_data_FIFO_blk;
    wire [1:0] proc_172_data_PIPO_blk;
    wire [1:0] proc_172_start_FIFO_blk;
    wire [1:0] proc_172_TLF_FIFO_blk;
    wire [1:0] proc_172_input_sync_blk;
    wire [1:0] proc_172_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_172;
    reg [1:0] proc_dep_vld_vec_172_reg;
    wire [1:0] in_chan_dep_vld_vec_172;
    wire [527:0] in_chan_dep_data_vec_172;
    wire [1:0] token_in_vec_172;
    wire [1:0] out_chan_dep_vld_vec_172;
    wire [263:0] out_chan_dep_data_172;
    wire [1:0] token_out_vec_172;
    wire dl_detect_out_172;
    wire dep_chan_vld_171_172;
    wire [263:0] dep_chan_data_171_172;
    wire token_171_172;
    wire dep_chan_vld_173_172;
    wire [263:0] dep_chan_data_173_172;
    wire token_173_172;
    wire [2:0] proc_173_data_FIFO_blk;
    wire [2:0] proc_173_data_PIPO_blk;
    wire [2:0] proc_173_start_FIFO_blk;
    wire [2:0] proc_173_TLF_FIFO_blk;
    wire [2:0] proc_173_input_sync_blk;
    wire [2:0] proc_173_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_173;
    reg [2:0] proc_dep_vld_vec_173_reg;
    wire [2:0] in_chan_dep_vld_vec_173;
    wire [791:0] in_chan_dep_data_vec_173;
    wire [2:0] token_in_vec_173;
    wire [2:0] out_chan_dep_vld_vec_173;
    wire [263:0] out_chan_dep_data_173;
    wire [2:0] token_out_vec_173;
    wire dl_detect_out_173;
    wire dep_chan_vld_158_173;
    wire [263:0] dep_chan_data_158_173;
    wire token_158_173;
    wire dep_chan_vld_172_173;
    wire [263:0] dep_chan_data_172_173;
    wire token_172_173;
    wire dep_chan_vld_174_173;
    wire [263:0] dep_chan_data_174_173;
    wire token_174_173;
    wire [15:0] proc_174_data_FIFO_blk;
    wire [15:0] proc_174_data_PIPO_blk;
    wire [15:0] proc_174_start_FIFO_blk;
    wire [15:0] proc_174_TLF_FIFO_blk;
    wire [15:0] proc_174_input_sync_blk;
    wire [15:0] proc_174_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_174;
    reg [15:0] proc_dep_vld_vec_174_reg;
    wire [15:0] in_chan_dep_vld_vec_174;
    wire [4223:0] in_chan_dep_data_vec_174;
    wire [15:0] token_in_vec_174;
    wire [15:0] out_chan_dep_vld_vec_174;
    wire [263:0] out_chan_dep_data_174;
    wire [15:0] token_out_vec_174;
    wire dl_detect_out_174;
    wire dep_chan_vld_131_174;
    wire [263:0] dep_chan_data_131_174;
    wire token_131_174;
    wire dep_chan_vld_132_174;
    wire [263:0] dep_chan_data_132_174;
    wire token_132_174;
    wire dep_chan_vld_133_174;
    wire [263:0] dep_chan_data_133_174;
    wire token_133_174;
    wire dep_chan_vld_134_174;
    wire [263:0] dep_chan_data_134_174;
    wire token_134_174;
    wire dep_chan_vld_135_174;
    wire [263:0] dep_chan_data_135_174;
    wire token_135_174;
    wire dep_chan_vld_136_174;
    wire [263:0] dep_chan_data_136_174;
    wire token_136_174;
    wire dep_chan_vld_137_174;
    wire [263:0] dep_chan_data_137_174;
    wire token_137_174;
    wire dep_chan_vld_138_174;
    wire [263:0] dep_chan_data_138_174;
    wire token_138_174;
    wire dep_chan_vld_139_174;
    wire [263:0] dep_chan_data_139_174;
    wire token_139_174;
    wire dep_chan_vld_140_174;
    wire [263:0] dep_chan_data_140_174;
    wire token_140_174;
    wire dep_chan_vld_141_174;
    wire [263:0] dep_chan_data_141_174;
    wire token_141_174;
    wire dep_chan_vld_142_174;
    wire [263:0] dep_chan_data_142_174;
    wire token_142_174;
    wire dep_chan_vld_143_174;
    wire [263:0] dep_chan_data_143_174;
    wire token_143_174;
    wire dep_chan_vld_144_174;
    wire [263:0] dep_chan_data_144_174;
    wire token_144_174;
    wire dep_chan_vld_145_174;
    wire [263:0] dep_chan_data_145_174;
    wire token_145_174;
    wire dep_chan_vld_173_174;
    wire [263:0] dep_chan_data_173_174;
    wire token_173_174;
    wire [2:0] proc_175_data_FIFO_blk;
    wire [2:0] proc_175_data_PIPO_blk;
    wire [2:0] proc_175_start_FIFO_blk;
    wire [2:0] proc_175_TLF_FIFO_blk;
    wire [2:0] proc_175_input_sync_blk;
    wire [2:0] proc_175_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_175;
    reg [2:0] proc_dep_vld_vec_175_reg;
    wire [2:0] in_chan_dep_vld_vec_175;
    wire [791:0] in_chan_dep_data_vec_175;
    wire [2:0] token_in_vec_175;
    wire [2:0] out_chan_dep_vld_vec_175;
    wire [263:0] out_chan_dep_data_175;
    wire [2:0] token_out_vec_175;
    wire dl_detect_out_175;
    wire dep_chan_vld_176_175;
    wire [263:0] dep_chan_data_176_175;
    wire token_176_175;
    wire dep_chan_vld_177_175;
    wire [263:0] dep_chan_data_177_175;
    wire token_177_175;
    wire dep_chan_vld_191_175;
    wire [263:0] dep_chan_data_191_175;
    wire token_191_175;
    wire [1:0] proc_176_data_FIFO_blk;
    wire [1:0] proc_176_data_PIPO_blk;
    wire [1:0] proc_176_start_FIFO_blk;
    wire [1:0] proc_176_TLF_FIFO_blk;
    wire [1:0] proc_176_input_sync_blk;
    wire [1:0] proc_176_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_176;
    reg [1:0] proc_dep_vld_vec_176_reg;
    wire [1:0] in_chan_dep_vld_vec_176;
    wire [527:0] in_chan_dep_data_vec_176;
    wire [1:0] token_in_vec_176;
    wire [1:0] out_chan_dep_vld_vec_176;
    wire [263:0] out_chan_dep_data_176;
    wire [1:0] token_out_vec_176;
    wire dl_detect_out_176;
    wire dep_chan_vld_175_176;
    wire [263:0] dep_chan_data_175_176;
    wire token_175_176;
    wire dep_chan_vld_263_176;
    wire [263:0] dep_chan_data_263_176;
    wire token_263_176;
    wire [2:0] proc_177_data_FIFO_blk;
    wire [2:0] proc_177_data_PIPO_blk;
    wire [2:0] proc_177_start_FIFO_blk;
    wire [2:0] proc_177_TLF_FIFO_blk;
    wire [2:0] proc_177_input_sync_blk;
    wire [2:0] proc_177_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_177;
    reg [2:0] proc_dep_vld_vec_177_reg;
    wire [2:0] in_chan_dep_vld_vec_177;
    wire [791:0] in_chan_dep_data_vec_177;
    wire [2:0] token_in_vec_177;
    wire [2:0] out_chan_dep_vld_vec_177;
    wire [263:0] out_chan_dep_data_177;
    wire [2:0] token_out_vec_177;
    wire dl_detect_out_177;
    wire dep_chan_vld_175_177;
    wire [263:0] dep_chan_data_175_177;
    wire token_175_177;
    wire dep_chan_vld_178_177;
    wire [263:0] dep_chan_data_178_177;
    wire token_178_177;
    wire dep_chan_vld_191_177;
    wire [263:0] dep_chan_data_191_177;
    wire token_191_177;
    wire [2:0] proc_178_data_FIFO_blk;
    wire [2:0] proc_178_data_PIPO_blk;
    wire [2:0] proc_178_start_FIFO_blk;
    wire [2:0] proc_178_TLF_FIFO_blk;
    wire [2:0] proc_178_input_sync_blk;
    wire [2:0] proc_178_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_178;
    reg [2:0] proc_dep_vld_vec_178_reg;
    wire [2:0] in_chan_dep_vld_vec_178;
    wire [791:0] in_chan_dep_data_vec_178;
    wire [2:0] token_in_vec_178;
    wire [2:0] out_chan_dep_vld_vec_178;
    wire [263:0] out_chan_dep_data_178;
    wire [2:0] token_out_vec_178;
    wire dl_detect_out_178;
    wire dep_chan_vld_177_178;
    wire [263:0] dep_chan_data_177_178;
    wire token_177_178;
    wire dep_chan_vld_179_178;
    wire [263:0] dep_chan_data_179_178;
    wire token_179_178;
    wire dep_chan_vld_194_178;
    wire [263:0] dep_chan_data_194_178;
    wire token_194_178;
    wire [2:0] proc_179_data_FIFO_blk;
    wire [2:0] proc_179_data_PIPO_blk;
    wire [2:0] proc_179_start_FIFO_blk;
    wire [2:0] proc_179_TLF_FIFO_blk;
    wire [2:0] proc_179_input_sync_blk;
    wire [2:0] proc_179_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_179;
    reg [2:0] proc_dep_vld_vec_179_reg;
    wire [2:0] in_chan_dep_vld_vec_179;
    wire [791:0] in_chan_dep_data_vec_179;
    wire [2:0] token_in_vec_179;
    wire [2:0] out_chan_dep_vld_vec_179;
    wire [263:0] out_chan_dep_data_179;
    wire [2:0] token_out_vec_179;
    wire dl_detect_out_179;
    wire dep_chan_vld_178_179;
    wire [263:0] dep_chan_data_178_179;
    wire token_178_179;
    wire dep_chan_vld_180_179;
    wire [263:0] dep_chan_data_180_179;
    wire token_180_179;
    wire dep_chan_vld_196_179;
    wire [263:0] dep_chan_data_196_179;
    wire token_196_179;
    wire [2:0] proc_180_data_FIFO_blk;
    wire [2:0] proc_180_data_PIPO_blk;
    wire [2:0] proc_180_start_FIFO_blk;
    wire [2:0] proc_180_TLF_FIFO_blk;
    wire [2:0] proc_180_input_sync_blk;
    wire [2:0] proc_180_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_180;
    reg [2:0] proc_dep_vld_vec_180_reg;
    wire [2:0] in_chan_dep_vld_vec_180;
    wire [791:0] in_chan_dep_data_vec_180;
    wire [2:0] token_in_vec_180;
    wire [2:0] out_chan_dep_vld_vec_180;
    wire [263:0] out_chan_dep_data_180;
    wire [2:0] token_out_vec_180;
    wire dl_detect_out_180;
    wire dep_chan_vld_179_180;
    wire [263:0] dep_chan_data_179_180;
    wire token_179_180;
    wire dep_chan_vld_181_180;
    wire [263:0] dep_chan_data_181_180;
    wire token_181_180;
    wire dep_chan_vld_198_180;
    wire [263:0] dep_chan_data_198_180;
    wire token_198_180;
    wire [2:0] proc_181_data_FIFO_blk;
    wire [2:0] proc_181_data_PIPO_blk;
    wire [2:0] proc_181_start_FIFO_blk;
    wire [2:0] proc_181_TLF_FIFO_blk;
    wire [2:0] proc_181_input_sync_blk;
    wire [2:0] proc_181_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_181;
    reg [2:0] proc_dep_vld_vec_181_reg;
    wire [2:0] in_chan_dep_vld_vec_181;
    wire [791:0] in_chan_dep_data_vec_181;
    wire [2:0] token_in_vec_181;
    wire [2:0] out_chan_dep_vld_vec_181;
    wire [263:0] out_chan_dep_data_181;
    wire [2:0] token_out_vec_181;
    wire dl_detect_out_181;
    wire dep_chan_vld_180_181;
    wire [263:0] dep_chan_data_180_181;
    wire token_180_181;
    wire dep_chan_vld_182_181;
    wire [263:0] dep_chan_data_182_181;
    wire token_182_181;
    wire dep_chan_vld_200_181;
    wire [263:0] dep_chan_data_200_181;
    wire token_200_181;
    wire [2:0] proc_182_data_FIFO_blk;
    wire [2:0] proc_182_data_PIPO_blk;
    wire [2:0] proc_182_start_FIFO_blk;
    wire [2:0] proc_182_TLF_FIFO_blk;
    wire [2:0] proc_182_input_sync_blk;
    wire [2:0] proc_182_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_182;
    reg [2:0] proc_dep_vld_vec_182_reg;
    wire [2:0] in_chan_dep_vld_vec_182;
    wire [791:0] in_chan_dep_data_vec_182;
    wire [2:0] token_in_vec_182;
    wire [2:0] out_chan_dep_vld_vec_182;
    wire [263:0] out_chan_dep_data_182;
    wire [2:0] token_out_vec_182;
    wire dl_detect_out_182;
    wire dep_chan_vld_181_182;
    wire [263:0] dep_chan_data_181_182;
    wire token_181_182;
    wire dep_chan_vld_183_182;
    wire [263:0] dep_chan_data_183_182;
    wire token_183_182;
    wire dep_chan_vld_202_182;
    wire [263:0] dep_chan_data_202_182;
    wire token_202_182;
    wire [2:0] proc_183_data_FIFO_blk;
    wire [2:0] proc_183_data_PIPO_blk;
    wire [2:0] proc_183_start_FIFO_blk;
    wire [2:0] proc_183_TLF_FIFO_blk;
    wire [2:0] proc_183_input_sync_blk;
    wire [2:0] proc_183_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_183;
    reg [2:0] proc_dep_vld_vec_183_reg;
    wire [2:0] in_chan_dep_vld_vec_183;
    wire [791:0] in_chan_dep_data_vec_183;
    wire [2:0] token_in_vec_183;
    wire [2:0] out_chan_dep_vld_vec_183;
    wire [263:0] out_chan_dep_data_183;
    wire [2:0] token_out_vec_183;
    wire dl_detect_out_183;
    wire dep_chan_vld_182_183;
    wire [263:0] dep_chan_data_182_183;
    wire token_182_183;
    wire dep_chan_vld_184_183;
    wire [263:0] dep_chan_data_184_183;
    wire token_184_183;
    wire dep_chan_vld_204_183;
    wire [263:0] dep_chan_data_204_183;
    wire token_204_183;
    wire [2:0] proc_184_data_FIFO_blk;
    wire [2:0] proc_184_data_PIPO_blk;
    wire [2:0] proc_184_start_FIFO_blk;
    wire [2:0] proc_184_TLF_FIFO_blk;
    wire [2:0] proc_184_input_sync_blk;
    wire [2:0] proc_184_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_184;
    reg [2:0] proc_dep_vld_vec_184_reg;
    wire [2:0] in_chan_dep_vld_vec_184;
    wire [791:0] in_chan_dep_data_vec_184;
    wire [2:0] token_in_vec_184;
    wire [2:0] out_chan_dep_vld_vec_184;
    wire [263:0] out_chan_dep_data_184;
    wire [2:0] token_out_vec_184;
    wire dl_detect_out_184;
    wire dep_chan_vld_183_184;
    wire [263:0] dep_chan_data_183_184;
    wire token_183_184;
    wire dep_chan_vld_185_184;
    wire [263:0] dep_chan_data_185_184;
    wire token_185_184;
    wire dep_chan_vld_206_184;
    wire [263:0] dep_chan_data_206_184;
    wire token_206_184;
    wire [2:0] proc_185_data_FIFO_blk;
    wire [2:0] proc_185_data_PIPO_blk;
    wire [2:0] proc_185_start_FIFO_blk;
    wire [2:0] proc_185_TLF_FIFO_blk;
    wire [2:0] proc_185_input_sync_blk;
    wire [2:0] proc_185_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_185;
    reg [2:0] proc_dep_vld_vec_185_reg;
    wire [2:0] in_chan_dep_vld_vec_185;
    wire [791:0] in_chan_dep_data_vec_185;
    wire [2:0] token_in_vec_185;
    wire [2:0] out_chan_dep_vld_vec_185;
    wire [263:0] out_chan_dep_data_185;
    wire [2:0] token_out_vec_185;
    wire dl_detect_out_185;
    wire dep_chan_vld_184_185;
    wire [263:0] dep_chan_data_184_185;
    wire token_184_185;
    wire dep_chan_vld_186_185;
    wire [263:0] dep_chan_data_186_185;
    wire token_186_185;
    wire dep_chan_vld_208_185;
    wire [263:0] dep_chan_data_208_185;
    wire token_208_185;
    wire [2:0] proc_186_data_FIFO_blk;
    wire [2:0] proc_186_data_PIPO_blk;
    wire [2:0] proc_186_start_FIFO_blk;
    wire [2:0] proc_186_TLF_FIFO_blk;
    wire [2:0] proc_186_input_sync_blk;
    wire [2:0] proc_186_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_186;
    reg [2:0] proc_dep_vld_vec_186_reg;
    wire [2:0] in_chan_dep_vld_vec_186;
    wire [791:0] in_chan_dep_data_vec_186;
    wire [2:0] token_in_vec_186;
    wire [2:0] out_chan_dep_vld_vec_186;
    wire [263:0] out_chan_dep_data_186;
    wire [2:0] token_out_vec_186;
    wire dl_detect_out_186;
    wire dep_chan_vld_185_186;
    wire [263:0] dep_chan_data_185_186;
    wire token_185_186;
    wire dep_chan_vld_187_186;
    wire [263:0] dep_chan_data_187_186;
    wire token_187_186;
    wire dep_chan_vld_210_186;
    wire [263:0] dep_chan_data_210_186;
    wire token_210_186;
    wire [2:0] proc_187_data_FIFO_blk;
    wire [2:0] proc_187_data_PIPO_blk;
    wire [2:0] proc_187_start_FIFO_blk;
    wire [2:0] proc_187_TLF_FIFO_blk;
    wire [2:0] proc_187_input_sync_blk;
    wire [2:0] proc_187_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_187;
    reg [2:0] proc_dep_vld_vec_187_reg;
    wire [2:0] in_chan_dep_vld_vec_187;
    wire [791:0] in_chan_dep_data_vec_187;
    wire [2:0] token_in_vec_187;
    wire [2:0] out_chan_dep_vld_vec_187;
    wire [263:0] out_chan_dep_data_187;
    wire [2:0] token_out_vec_187;
    wire dl_detect_out_187;
    wire dep_chan_vld_186_187;
    wire [263:0] dep_chan_data_186_187;
    wire token_186_187;
    wire dep_chan_vld_188_187;
    wire [263:0] dep_chan_data_188_187;
    wire token_188_187;
    wire dep_chan_vld_212_187;
    wire [263:0] dep_chan_data_212_187;
    wire token_212_187;
    wire [2:0] proc_188_data_FIFO_blk;
    wire [2:0] proc_188_data_PIPO_blk;
    wire [2:0] proc_188_start_FIFO_blk;
    wire [2:0] proc_188_TLF_FIFO_blk;
    wire [2:0] proc_188_input_sync_blk;
    wire [2:0] proc_188_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_188;
    reg [2:0] proc_dep_vld_vec_188_reg;
    wire [2:0] in_chan_dep_vld_vec_188;
    wire [791:0] in_chan_dep_data_vec_188;
    wire [2:0] token_in_vec_188;
    wire [2:0] out_chan_dep_vld_vec_188;
    wire [263:0] out_chan_dep_data_188;
    wire [2:0] token_out_vec_188;
    wire dl_detect_out_188;
    wire dep_chan_vld_187_188;
    wire [263:0] dep_chan_data_187_188;
    wire token_187_188;
    wire dep_chan_vld_189_188;
    wire [263:0] dep_chan_data_189_188;
    wire token_189_188;
    wire dep_chan_vld_214_188;
    wire [263:0] dep_chan_data_214_188;
    wire token_214_188;
    wire [2:0] proc_189_data_FIFO_blk;
    wire [2:0] proc_189_data_PIPO_blk;
    wire [2:0] proc_189_start_FIFO_blk;
    wire [2:0] proc_189_TLF_FIFO_blk;
    wire [2:0] proc_189_input_sync_blk;
    wire [2:0] proc_189_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_189;
    reg [2:0] proc_dep_vld_vec_189_reg;
    wire [2:0] in_chan_dep_vld_vec_189;
    wire [791:0] in_chan_dep_data_vec_189;
    wire [2:0] token_in_vec_189;
    wire [2:0] out_chan_dep_vld_vec_189;
    wire [263:0] out_chan_dep_data_189;
    wire [2:0] token_out_vec_189;
    wire dl_detect_out_189;
    wire dep_chan_vld_188_189;
    wire [263:0] dep_chan_data_188_189;
    wire token_188_189;
    wire dep_chan_vld_190_189;
    wire [263:0] dep_chan_data_190_189;
    wire token_190_189;
    wire dep_chan_vld_216_189;
    wire [263:0] dep_chan_data_216_189;
    wire token_216_189;
    wire [1:0] proc_190_data_FIFO_blk;
    wire [1:0] proc_190_data_PIPO_blk;
    wire [1:0] proc_190_start_FIFO_blk;
    wire [1:0] proc_190_TLF_FIFO_blk;
    wire [1:0] proc_190_input_sync_blk;
    wire [1:0] proc_190_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_190;
    reg [1:0] proc_dep_vld_vec_190_reg;
    wire [1:0] in_chan_dep_vld_vec_190;
    wire [527:0] in_chan_dep_data_vec_190;
    wire [1:0] token_in_vec_190;
    wire [1:0] out_chan_dep_vld_vec_190;
    wire [263:0] out_chan_dep_data_190;
    wire [1:0] token_out_vec_190;
    wire dl_detect_out_190;
    wire dep_chan_vld_189_190;
    wire [263:0] dep_chan_data_189_190;
    wire token_189_190;
    wire dep_chan_vld_218_190;
    wire [263:0] dep_chan_data_218_190;
    wire token_218_190;
    wire [2:0] proc_191_data_FIFO_blk;
    wire [2:0] proc_191_data_PIPO_blk;
    wire [2:0] proc_191_start_FIFO_blk;
    wire [2:0] proc_191_TLF_FIFO_blk;
    wire [2:0] proc_191_input_sync_blk;
    wire [2:0] proc_191_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_191;
    reg [2:0] proc_dep_vld_vec_191_reg;
    wire [2:0] in_chan_dep_vld_vec_191;
    wire [791:0] in_chan_dep_data_vec_191;
    wire [2:0] token_in_vec_191;
    wire [2:0] out_chan_dep_vld_vec_191;
    wire [263:0] out_chan_dep_data_191;
    wire [2:0] token_out_vec_191;
    wire dl_detect_out_191;
    wire dep_chan_vld_175_191;
    wire [263:0] dep_chan_data_175_191;
    wire token_175_191;
    wire dep_chan_vld_177_191;
    wire [263:0] dep_chan_data_177_191;
    wire token_177_191;
    wire dep_chan_vld_192_191;
    wire [263:0] dep_chan_data_192_191;
    wire token_192_191;
    wire [2:0] proc_192_data_FIFO_blk;
    wire [2:0] proc_192_data_PIPO_blk;
    wire [2:0] proc_192_start_FIFO_blk;
    wire [2:0] proc_192_TLF_FIFO_blk;
    wire [2:0] proc_192_input_sync_blk;
    wire [2:0] proc_192_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_192;
    reg [2:0] proc_dep_vld_vec_192_reg;
    wire [2:0] in_chan_dep_vld_vec_192;
    wire [791:0] in_chan_dep_data_vec_192;
    wire [2:0] token_in_vec_192;
    wire [2:0] out_chan_dep_vld_vec_192;
    wire [263:0] out_chan_dep_data_192;
    wire [2:0] token_out_vec_192;
    wire dl_detect_out_192;
    wire dep_chan_vld_191_192;
    wire [263:0] dep_chan_data_191_192;
    wire token_191_192;
    wire dep_chan_vld_193_192;
    wire [263:0] dep_chan_data_193_192;
    wire token_193_192;
    wire dep_chan_vld_194_192;
    wire [263:0] dep_chan_data_194_192;
    wire token_194_192;
    wire [1:0] proc_193_data_FIFO_blk;
    wire [1:0] proc_193_data_PIPO_blk;
    wire [1:0] proc_193_start_FIFO_blk;
    wire [1:0] proc_193_TLF_FIFO_blk;
    wire [1:0] proc_193_input_sync_blk;
    wire [1:0] proc_193_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_193;
    reg [1:0] proc_dep_vld_vec_193_reg;
    wire [1:0] in_chan_dep_vld_vec_193;
    wire [527:0] in_chan_dep_data_vec_193;
    wire [1:0] token_in_vec_193;
    wire [1:0] out_chan_dep_vld_vec_193;
    wire [263:0] out_chan_dep_data_193;
    wire [1:0] token_out_vec_193;
    wire dl_detect_out_193;
    wire dep_chan_vld_192_193;
    wire [263:0] dep_chan_data_192_193;
    wire token_192_193;
    wire dep_chan_vld_195_193;
    wire [263:0] dep_chan_data_195_193;
    wire token_195_193;
    wire [4:0] proc_194_data_FIFO_blk;
    wire [4:0] proc_194_data_PIPO_blk;
    wire [4:0] proc_194_start_FIFO_blk;
    wire [4:0] proc_194_TLF_FIFO_blk;
    wire [4:0] proc_194_input_sync_blk;
    wire [4:0] proc_194_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_194;
    reg [4:0] proc_dep_vld_vec_194_reg;
    wire [4:0] in_chan_dep_vld_vec_194;
    wire [1319:0] in_chan_dep_data_vec_194;
    wire [4:0] token_in_vec_194;
    wire [4:0] out_chan_dep_vld_vec_194;
    wire [263:0] out_chan_dep_data_194;
    wire [4:0] token_out_vec_194;
    wire dl_detect_out_194;
    wire dep_chan_vld_178_194;
    wire [263:0] dep_chan_data_178_194;
    wire token_178_194;
    wire dep_chan_vld_192_194;
    wire [263:0] dep_chan_data_192_194;
    wire token_192_194;
    wire dep_chan_vld_195_194;
    wire [263:0] dep_chan_data_195_194;
    wire token_195_194;
    wire dep_chan_vld_196_194;
    wire [263:0] dep_chan_data_196_194;
    wire token_196_194;
    wire dep_chan_vld_247_194;
    wire [263:0] dep_chan_data_247_194;
    wire token_247_194;
    wire [4:0] proc_195_data_FIFO_blk;
    wire [4:0] proc_195_data_PIPO_blk;
    wire [4:0] proc_195_start_FIFO_blk;
    wire [4:0] proc_195_TLF_FIFO_blk;
    wire [4:0] proc_195_input_sync_blk;
    wire [4:0] proc_195_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_195;
    reg [4:0] proc_dep_vld_vec_195_reg;
    wire [4:0] in_chan_dep_vld_vec_195;
    wire [1319:0] in_chan_dep_data_vec_195;
    wire [4:0] token_in_vec_195;
    wire [4:0] out_chan_dep_vld_vec_195;
    wire [263:0] out_chan_dep_data_195;
    wire [4:0] token_out_vec_195;
    wire dl_detect_out_195;
    wire dep_chan_vld_193_195;
    wire [263:0] dep_chan_data_193_195;
    wire token_193_195;
    wire dep_chan_vld_194_195;
    wire [263:0] dep_chan_data_194_195;
    wire token_194_195;
    wire dep_chan_vld_197_195;
    wire [263:0] dep_chan_data_197_195;
    wire token_197_195;
    wire dep_chan_vld_220_195;
    wire [263:0] dep_chan_data_220_195;
    wire token_220_195;
    wire dep_chan_vld_260_195;
    wire [263:0] dep_chan_data_260_195;
    wire token_260_195;
    wire [4:0] proc_196_data_FIFO_blk;
    wire [4:0] proc_196_data_PIPO_blk;
    wire [4:0] proc_196_start_FIFO_blk;
    wire [4:0] proc_196_TLF_FIFO_blk;
    wire [4:0] proc_196_input_sync_blk;
    wire [4:0] proc_196_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_196;
    reg [4:0] proc_dep_vld_vec_196_reg;
    wire [4:0] in_chan_dep_vld_vec_196;
    wire [1319:0] in_chan_dep_data_vec_196;
    wire [4:0] token_in_vec_196;
    wire [4:0] out_chan_dep_vld_vec_196;
    wire [263:0] out_chan_dep_data_196;
    wire [4:0] token_out_vec_196;
    wire dl_detect_out_196;
    wire dep_chan_vld_179_196;
    wire [263:0] dep_chan_data_179_196;
    wire token_179_196;
    wire dep_chan_vld_194_196;
    wire [263:0] dep_chan_data_194_196;
    wire token_194_196;
    wire dep_chan_vld_197_196;
    wire [263:0] dep_chan_data_197_196;
    wire token_197_196;
    wire dep_chan_vld_198_196;
    wire [263:0] dep_chan_data_198_196;
    wire token_198_196;
    wire dep_chan_vld_246_196;
    wire [263:0] dep_chan_data_246_196;
    wire token_246_196;
    wire [4:0] proc_197_data_FIFO_blk;
    wire [4:0] proc_197_data_PIPO_blk;
    wire [4:0] proc_197_start_FIFO_blk;
    wire [4:0] proc_197_TLF_FIFO_blk;
    wire [4:0] proc_197_input_sync_blk;
    wire [4:0] proc_197_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_197;
    reg [4:0] proc_dep_vld_vec_197_reg;
    wire [4:0] in_chan_dep_vld_vec_197;
    wire [1319:0] in_chan_dep_data_vec_197;
    wire [4:0] token_in_vec_197;
    wire [4:0] out_chan_dep_vld_vec_197;
    wire [263:0] out_chan_dep_data_197;
    wire [4:0] token_out_vec_197;
    wire dl_detect_out_197;
    wire dep_chan_vld_195_197;
    wire [263:0] dep_chan_data_195_197;
    wire token_195_197;
    wire dep_chan_vld_196_197;
    wire [263:0] dep_chan_data_196_197;
    wire token_196_197;
    wire dep_chan_vld_199_197;
    wire [263:0] dep_chan_data_199_197;
    wire token_199_197;
    wire dep_chan_vld_221_197;
    wire [263:0] dep_chan_data_221_197;
    wire token_221_197;
    wire dep_chan_vld_259_197;
    wire [263:0] dep_chan_data_259_197;
    wire token_259_197;
    wire [4:0] proc_198_data_FIFO_blk;
    wire [4:0] proc_198_data_PIPO_blk;
    wire [4:0] proc_198_start_FIFO_blk;
    wire [4:0] proc_198_TLF_FIFO_blk;
    wire [4:0] proc_198_input_sync_blk;
    wire [4:0] proc_198_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_198;
    reg [4:0] proc_dep_vld_vec_198_reg;
    wire [4:0] in_chan_dep_vld_vec_198;
    wire [1319:0] in_chan_dep_data_vec_198;
    wire [4:0] token_in_vec_198;
    wire [4:0] out_chan_dep_vld_vec_198;
    wire [263:0] out_chan_dep_data_198;
    wire [4:0] token_out_vec_198;
    wire dl_detect_out_198;
    wire dep_chan_vld_180_198;
    wire [263:0] dep_chan_data_180_198;
    wire token_180_198;
    wire dep_chan_vld_196_198;
    wire [263:0] dep_chan_data_196_198;
    wire token_196_198;
    wire dep_chan_vld_199_198;
    wire [263:0] dep_chan_data_199_198;
    wire token_199_198;
    wire dep_chan_vld_200_198;
    wire [263:0] dep_chan_data_200_198;
    wire token_200_198;
    wire dep_chan_vld_245_198;
    wire [263:0] dep_chan_data_245_198;
    wire token_245_198;
    wire [4:0] proc_199_data_FIFO_blk;
    wire [4:0] proc_199_data_PIPO_blk;
    wire [4:0] proc_199_start_FIFO_blk;
    wire [4:0] proc_199_TLF_FIFO_blk;
    wire [4:0] proc_199_input_sync_blk;
    wire [4:0] proc_199_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_199;
    reg [4:0] proc_dep_vld_vec_199_reg;
    wire [4:0] in_chan_dep_vld_vec_199;
    wire [1319:0] in_chan_dep_data_vec_199;
    wire [4:0] token_in_vec_199;
    wire [4:0] out_chan_dep_vld_vec_199;
    wire [263:0] out_chan_dep_data_199;
    wire [4:0] token_out_vec_199;
    wire dl_detect_out_199;
    wire dep_chan_vld_197_199;
    wire [263:0] dep_chan_data_197_199;
    wire token_197_199;
    wire dep_chan_vld_198_199;
    wire [263:0] dep_chan_data_198_199;
    wire token_198_199;
    wire dep_chan_vld_201_199;
    wire [263:0] dep_chan_data_201_199;
    wire token_201_199;
    wire dep_chan_vld_222_199;
    wire [263:0] dep_chan_data_222_199;
    wire token_222_199;
    wire dep_chan_vld_258_199;
    wire [263:0] dep_chan_data_258_199;
    wire token_258_199;
    wire [4:0] proc_200_data_FIFO_blk;
    wire [4:0] proc_200_data_PIPO_blk;
    wire [4:0] proc_200_start_FIFO_blk;
    wire [4:0] proc_200_TLF_FIFO_blk;
    wire [4:0] proc_200_input_sync_blk;
    wire [4:0] proc_200_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_200;
    reg [4:0] proc_dep_vld_vec_200_reg;
    wire [4:0] in_chan_dep_vld_vec_200;
    wire [1319:0] in_chan_dep_data_vec_200;
    wire [4:0] token_in_vec_200;
    wire [4:0] out_chan_dep_vld_vec_200;
    wire [263:0] out_chan_dep_data_200;
    wire [4:0] token_out_vec_200;
    wire dl_detect_out_200;
    wire dep_chan_vld_181_200;
    wire [263:0] dep_chan_data_181_200;
    wire token_181_200;
    wire dep_chan_vld_198_200;
    wire [263:0] dep_chan_data_198_200;
    wire token_198_200;
    wire dep_chan_vld_201_200;
    wire [263:0] dep_chan_data_201_200;
    wire token_201_200;
    wire dep_chan_vld_202_200;
    wire [263:0] dep_chan_data_202_200;
    wire token_202_200;
    wire dep_chan_vld_244_200;
    wire [263:0] dep_chan_data_244_200;
    wire token_244_200;
    wire [4:0] proc_201_data_FIFO_blk;
    wire [4:0] proc_201_data_PIPO_blk;
    wire [4:0] proc_201_start_FIFO_blk;
    wire [4:0] proc_201_TLF_FIFO_blk;
    wire [4:0] proc_201_input_sync_blk;
    wire [4:0] proc_201_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_201;
    reg [4:0] proc_dep_vld_vec_201_reg;
    wire [4:0] in_chan_dep_vld_vec_201;
    wire [1319:0] in_chan_dep_data_vec_201;
    wire [4:0] token_in_vec_201;
    wire [4:0] out_chan_dep_vld_vec_201;
    wire [263:0] out_chan_dep_data_201;
    wire [4:0] token_out_vec_201;
    wire dl_detect_out_201;
    wire dep_chan_vld_199_201;
    wire [263:0] dep_chan_data_199_201;
    wire token_199_201;
    wire dep_chan_vld_200_201;
    wire [263:0] dep_chan_data_200_201;
    wire token_200_201;
    wire dep_chan_vld_203_201;
    wire [263:0] dep_chan_data_203_201;
    wire token_203_201;
    wire dep_chan_vld_223_201;
    wire [263:0] dep_chan_data_223_201;
    wire token_223_201;
    wire dep_chan_vld_257_201;
    wire [263:0] dep_chan_data_257_201;
    wire token_257_201;
    wire [4:0] proc_202_data_FIFO_blk;
    wire [4:0] proc_202_data_PIPO_blk;
    wire [4:0] proc_202_start_FIFO_blk;
    wire [4:0] proc_202_TLF_FIFO_blk;
    wire [4:0] proc_202_input_sync_blk;
    wire [4:0] proc_202_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_202;
    reg [4:0] proc_dep_vld_vec_202_reg;
    wire [4:0] in_chan_dep_vld_vec_202;
    wire [1319:0] in_chan_dep_data_vec_202;
    wire [4:0] token_in_vec_202;
    wire [4:0] out_chan_dep_vld_vec_202;
    wire [263:0] out_chan_dep_data_202;
    wire [4:0] token_out_vec_202;
    wire dl_detect_out_202;
    wire dep_chan_vld_182_202;
    wire [263:0] dep_chan_data_182_202;
    wire token_182_202;
    wire dep_chan_vld_200_202;
    wire [263:0] dep_chan_data_200_202;
    wire token_200_202;
    wire dep_chan_vld_203_202;
    wire [263:0] dep_chan_data_203_202;
    wire token_203_202;
    wire dep_chan_vld_204_202;
    wire [263:0] dep_chan_data_204_202;
    wire token_204_202;
    wire dep_chan_vld_243_202;
    wire [263:0] dep_chan_data_243_202;
    wire token_243_202;
    wire [4:0] proc_203_data_FIFO_blk;
    wire [4:0] proc_203_data_PIPO_blk;
    wire [4:0] proc_203_start_FIFO_blk;
    wire [4:0] proc_203_TLF_FIFO_blk;
    wire [4:0] proc_203_input_sync_blk;
    wire [4:0] proc_203_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_203;
    reg [4:0] proc_dep_vld_vec_203_reg;
    wire [4:0] in_chan_dep_vld_vec_203;
    wire [1319:0] in_chan_dep_data_vec_203;
    wire [4:0] token_in_vec_203;
    wire [4:0] out_chan_dep_vld_vec_203;
    wire [263:0] out_chan_dep_data_203;
    wire [4:0] token_out_vec_203;
    wire dl_detect_out_203;
    wire dep_chan_vld_201_203;
    wire [263:0] dep_chan_data_201_203;
    wire token_201_203;
    wire dep_chan_vld_202_203;
    wire [263:0] dep_chan_data_202_203;
    wire token_202_203;
    wire dep_chan_vld_205_203;
    wire [263:0] dep_chan_data_205_203;
    wire token_205_203;
    wire dep_chan_vld_224_203;
    wire [263:0] dep_chan_data_224_203;
    wire token_224_203;
    wire dep_chan_vld_256_203;
    wire [263:0] dep_chan_data_256_203;
    wire token_256_203;
    wire [4:0] proc_204_data_FIFO_blk;
    wire [4:0] proc_204_data_PIPO_blk;
    wire [4:0] proc_204_start_FIFO_blk;
    wire [4:0] proc_204_TLF_FIFO_blk;
    wire [4:0] proc_204_input_sync_blk;
    wire [4:0] proc_204_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_204;
    reg [4:0] proc_dep_vld_vec_204_reg;
    wire [4:0] in_chan_dep_vld_vec_204;
    wire [1319:0] in_chan_dep_data_vec_204;
    wire [4:0] token_in_vec_204;
    wire [4:0] out_chan_dep_vld_vec_204;
    wire [263:0] out_chan_dep_data_204;
    wire [4:0] token_out_vec_204;
    wire dl_detect_out_204;
    wire dep_chan_vld_183_204;
    wire [263:0] dep_chan_data_183_204;
    wire token_183_204;
    wire dep_chan_vld_202_204;
    wire [263:0] dep_chan_data_202_204;
    wire token_202_204;
    wire dep_chan_vld_205_204;
    wire [263:0] dep_chan_data_205_204;
    wire token_205_204;
    wire dep_chan_vld_206_204;
    wire [263:0] dep_chan_data_206_204;
    wire token_206_204;
    wire dep_chan_vld_242_204;
    wire [263:0] dep_chan_data_242_204;
    wire token_242_204;
    wire [4:0] proc_205_data_FIFO_blk;
    wire [4:0] proc_205_data_PIPO_blk;
    wire [4:0] proc_205_start_FIFO_blk;
    wire [4:0] proc_205_TLF_FIFO_blk;
    wire [4:0] proc_205_input_sync_blk;
    wire [4:0] proc_205_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_205;
    reg [4:0] proc_dep_vld_vec_205_reg;
    wire [4:0] in_chan_dep_vld_vec_205;
    wire [1319:0] in_chan_dep_data_vec_205;
    wire [4:0] token_in_vec_205;
    wire [4:0] out_chan_dep_vld_vec_205;
    wire [263:0] out_chan_dep_data_205;
    wire [4:0] token_out_vec_205;
    wire dl_detect_out_205;
    wire dep_chan_vld_203_205;
    wire [263:0] dep_chan_data_203_205;
    wire token_203_205;
    wire dep_chan_vld_204_205;
    wire [263:0] dep_chan_data_204_205;
    wire token_204_205;
    wire dep_chan_vld_207_205;
    wire [263:0] dep_chan_data_207_205;
    wire token_207_205;
    wire dep_chan_vld_225_205;
    wire [263:0] dep_chan_data_225_205;
    wire token_225_205;
    wire dep_chan_vld_255_205;
    wire [263:0] dep_chan_data_255_205;
    wire token_255_205;
    wire [4:0] proc_206_data_FIFO_blk;
    wire [4:0] proc_206_data_PIPO_blk;
    wire [4:0] proc_206_start_FIFO_blk;
    wire [4:0] proc_206_TLF_FIFO_blk;
    wire [4:0] proc_206_input_sync_blk;
    wire [4:0] proc_206_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_206;
    reg [4:0] proc_dep_vld_vec_206_reg;
    wire [4:0] in_chan_dep_vld_vec_206;
    wire [1319:0] in_chan_dep_data_vec_206;
    wire [4:0] token_in_vec_206;
    wire [4:0] out_chan_dep_vld_vec_206;
    wire [263:0] out_chan_dep_data_206;
    wire [4:0] token_out_vec_206;
    wire dl_detect_out_206;
    wire dep_chan_vld_184_206;
    wire [263:0] dep_chan_data_184_206;
    wire token_184_206;
    wire dep_chan_vld_204_206;
    wire [263:0] dep_chan_data_204_206;
    wire token_204_206;
    wire dep_chan_vld_207_206;
    wire [263:0] dep_chan_data_207_206;
    wire token_207_206;
    wire dep_chan_vld_208_206;
    wire [263:0] dep_chan_data_208_206;
    wire token_208_206;
    wire dep_chan_vld_241_206;
    wire [263:0] dep_chan_data_241_206;
    wire token_241_206;
    wire [4:0] proc_207_data_FIFO_blk;
    wire [4:0] proc_207_data_PIPO_blk;
    wire [4:0] proc_207_start_FIFO_blk;
    wire [4:0] proc_207_TLF_FIFO_blk;
    wire [4:0] proc_207_input_sync_blk;
    wire [4:0] proc_207_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_207;
    reg [4:0] proc_dep_vld_vec_207_reg;
    wire [4:0] in_chan_dep_vld_vec_207;
    wire [1319:0] in_chan_dep_data_vec_207;
    wire [4:0] token_in_vec_207;
    wire [4:0] out_chan_dep_vld_vec_207;
    wire [263:0] out_chan_dep_data_207;
    wire [4:0] token_out_vec_207;
    wire dl_detect_out_207;
    wire dep_chan_vld_205_207;
    wire [263:0] dep_chan_data_205_207;
    wire token_205_207;
    wire dep_chan_vld_206_207;
    wire [263:0] dep_chan_data_206_207;
    wire token_206_207;
    wire dep_chan_vld_209_207;
    wire [263:0] dep_chan_data_209_207;
    wire token_209_207;
    wire dep_chan_vld_226_207;
    wire [263:0] dep_chan_data_226_207;
    wire token_226_207;
    wire dep_chan_vld_254_207;
    wire [263:0] dep_chan_data_254_207;
    wire token_254_207;
    wire [4:0] proc_208_data_FIFO_blk;
    wire [4:0] proc_208_data_PIPO_blk;
    wire [4:0] proc_208_start_FIFO_blk;
    wire [4:0] proc_208_TLF_FIFO_blk;
    wire [4:0] proc_208_input_sync_blk;
    wire [4:0] proc_208_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_208;
    reg [4:0] proc_dep_vld_vec_208_reg;
    wire [4:0] in_chan_dep_vld_vec_208;
    wire [1319:0] in_chan_dep_data_vec_208;
    wire [4:0] token_in_vec_208;
    wire [4:0] out_chan_dep_vld_vec_208;
    wire [263:0] out_chan_dep_data_208;
    wire [4:0] token_out_vec_208;
    wire dl_detect_out_208;
    wire dep_chan_vld_185_208;
    wire [263:0] dep_chan_data_185_208;
    wire token_185_208;
    wire dep_chan_vld_206_208;
    wire [263:0] dep_chan_data_206_208;
    wire token_206_208;
    wire dep_chan_vld_209_208;
    wire [263:0] dep_chan_data_209_208;
    wire token_209_208;
    wire dep_chan_vld_210_208;
    wire [263:0] dep_chan_data_210_208;
    wire token_210_208;
    wire dep_chan_vld_240_208;
    wire [263:0] dep_chan_data_240_208;
    wire token_240_208;
    wire [4:0] proc_209_data_FIFO_blk;
    wire [4:0] proc_209_data_PIPO_blk;
    wire [4:0] proc_209_start_FIFO_blk;
    wire [4:0] proc_209_TLF_FIFO_blk;
    wire [4:0] proc_209_input_sync_blk;
    wire [4:0] proc_209_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_209;
    reg [4:0] proc_dep_vld_vec_209_reg;
    wire [4:0] in_chan_dep_vld_vec_209;
    wire [1319:0] in_chan_dep_data_vec_209;
    wire [4:0] token_in_vec_209;
    wire [4:0] out_chan_dep_vld_vec_209;
    wire [263:0] out_chan_dep_data_209;
    wire [4:0] token_out_vec_209;
    wire dl_detect_out_209;
    wire dep_chan_vld_207_209;
    wire [263:0] dep_chan_data_207_209;
    wire token_207_209;
    wire dep_chan_vld_208_209;
    wire [263:0] dep_chan_data_208_209;
    wire token_208_209;
    wire dep_chan_vld_211_209;
    wire [263:0] dep_chan_data_211_209;
    wire token_211_209;
    wire dep_chan_vld_227_209;
    wire [263:0] dep_chan_data_227_209;
    wire token_227_209;
    wire dep_chan_vld_253_209;
    wire [263:0] dep_chan_data_253_209;
    wire token_253_209;
    wire [4:0] proc_210_data_FIFO_blk;
    wire [4:0] proc_210_data_PIPO_blk;
    wire [4:0] proc_210_start_FIFO_blk;
    wire [4:0] proc_210_TLF_FIFO_blk;
    wire [4:0] proc_210_input_sync_blk;
    wire [4:0] proc_210_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_210;
    reg [4:0] proc_dep_vld_vec_210_reg;
    wire [4:0] in_chan_dep_vld_vec_210;
    wire [1319:0] in_chan_dep_data_vec_210;
    wire [4:0] token_in_vec_210;
    wire [4:0] out_chan_dep_vld_vec_210;
    wire [263:0] out_chan_dep_data_210;
    wire [4:0] token_out_vec_210;
    wire dl_detect_out_210;
    wire dep_chan_vld_186_210;
    wire [263:0] dep_chan_data_186_210;
    wire token_186_210;
    wire dep_chan_vld_208_210;
    wire [263:0] dep_chan_data_208_210;
    wire token_208_210;
    wire dep_chan_vld_211_210;
    wire [263:0] dep_chan_data_211_210;
    wire token_211_210;
    wire dep_chan_vld_212_210;
    wire [263:0] dep_chan_data_212_210;
    wire token_212_210;
    wire dep_chan_vld_239_210;
    wire [263:0] dep_chan_data_239_210;
    wire token_239_210;
    wire [4:0] proc_211_data_FIFO_blk;
    wire [4:0] proc_211_data_PIPO_blk;
    wire [4:0] proc_211_start_FIFO_blk;
    wire [4:0] proc_211_TLF_FIFO_blk;
    wire [4:0] proc_211_input_sync_blk;
    wire [4:0] proc_211_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_211;
    reg [4:0] proc_dep_vld_vec_211_reg;
    wire [4:0] in_chan_dep_vld_vec_211;
    wire [1319:0] in_chan_dep_data_vec_211;
    wire [4:0] token_in_vec_211;
    wire [4:0] out_chan_dep_vld_vec_211;
    wire [263:0] out_chan_dep_data_211;
    wire [4:0] token_out_vec_211;
    wire dl_detect_out_211;
    wire dep_chan_vld_209_211;
    wire [263:0] dep_chan_data_209_211;
    wire token_209_211;
    wire dep_chan_vld_210_211;
    wire [263:0] dep_chan_data_210_211;
    wire token_210_211;
    wire dep_chan_vld_213_211;
    wire [263:0] dep_chan_data_213_211;
    wire token_213_211;
    wire dep_chan_vld_228_211;
    wire [263:0] dep_chan_data_228_211;
    wire token_228_211;
    wire dep_chan_vld_252_211;
    wire [263:0] dep_chan_data_252_211;
    wire token_252_211;
    wire [4:0] proc_212_data_FIFO_blk;
    wire [4:0] proc_212_data_PIPO_blk;
    wire [4:0] proc_212_start_FIFO_blk;
    wire [4:0] proc_212_TLF_FIFO_blk;
    wire [4:0] proc_212_input_sync_blk;
    wire [4:0] proc_212_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_212;
    reg [4:0] proc_dep_vld_vec_212_reg;
    wire [4:0] in_chan_dep_vld_vec_212;
    wire [1319:0] in_chan_dep_data_vec_212;
    wire [4:0] token_in_vec_212;
    wire [4:0] out_chan_dep_vld_vec_212;
    wire [263:0] out_chan_dep_data_212;
    wire [4:0] token_out_vec_212;
    wire dl_detect_out_212;
    wire dep_chan_vld_187_212;
    wire [263:0] dep_chan_data_187_212;
    wire token_187_212;
    wire dep_chan_vld_210_212;
    wire [263:0] dep_chan_data_210_212;
    wire token_210_212;
    wire dep_chan_vld_213_212;
    wire [263:0] dep_chan_data_213_212;
    wire token_213_212;
    wire dep_chan_vld_214_212;
    wire [263:0] dep_chan_data_214_212;
    wire token_214_212;
    wire dep_chan_vld_238_212;
    wire [263:0] dep_chan_data_238_212;
    wire token_238_212;
    wire [4:0] proc_213_data_FIFO_blk;
    wire [4:0] proc_213_data_PIPO_blk;
    wire [4:0] proc_213_start_FIFO_blk;
    wire [4:0] proc_213_TLF_FIFO_blk;
    wire [4:0] proc_213_input_sync_blk;
    wire [4:0] proc_213_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_213;
    reg [4:0] proc_dep_vld_vec_213_reg;
    wire [4:0] in_chan_dep_vld_vec_213;
    wire [1319:0] in_chan_dep_data_vec_213;
    wire [4:0] token_in_vec_213;
    wire [4:0] out_chan_dep_vld_vec_213;
    wire [263:0] out_chan_dep_data_213;
    wire [4:0] token_out_vec_213;
    wire dl_detect_out_213;
    wire dep_chan_vld_211_213;
    wire [263:0] dep_chan_data_211_213;
    wire token_211_213;
    wire dep_chan_vld_212_213;
    wire [263:0] dep_chan_data_212_213;
    wire token_212_213;
    wire dep_chan_vld_215_213;
    wire [263:0] dep_chan_data_215_213;
    wire token_215_213;
    wire dep_chan_vld_229_213;
    wire [263:0] dep_chan_data_229_213;
    wire token_229_213;
    wire dep_chan_vld_251_213;
    wire [263:0] dep_chan_data_251_213;
    wire token_251_213;
    wire [4:0] proc_214_data_FIFO_blk;
    wire [4:0] proc_214_data_PIPO_blk;
    wire [4:0] proc_214_start_FIFO_blk;
    wire [4:0] proc_214_TLF_FIFO_blk;
    wire [4:0] proc_214_input_sync_blk;
    wire [4:0] proc_214_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_214;
    reg [4:0] proc_dep_vld_vec_214_reg;
    wire [4:0] in_chan_dep_vld_vec_214;
    wire [1319:0] in_chan_dep_data_vec_214;
    wire [4:0] token_in_vec_214;
    wire [4:0] out_chan_dep_vld_vec_214;
    wire [263:0] out_chan_dep_data_214;
    wire [4:0] token_out_vec_214;
    wire dl_detect_out_214;
    wire dep_chan_vld_188_214;
    wire [263:0] dep_chan_data_188_214;
    wire token_188_214;
    wire dep_chan_vld_212_214;
    wire [263:0] dep_chan_data_212_214;
    wire token_212_214;
    wire dep_chan_vld_215_214;
    wire [263:0] dep_chan_data_215_214;
    wire token_215_214;
    wire dep_chan_vld_216_214;
    wire [263:0] dep_chan_data_216_214;
    wire token_216_214;
    wire dep_chan_vld_237_214;
    wire [263:0] dep_chan_data_237_214;
    wire token_237_214;
    wire [4:0] proc_215_data_FIFO_blk;
    wire [4:0] proc_215_data_PIPO_blk;
    wire [4:0] proc_215_start_FIFO_blk;
    wire [4:0] proc_215_TLF_FIFO_blk;
    wire [4:0] proc_215_input_sync_blk;
    wire [4:0] proc_215_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_215;
    reg [4:0] proc_dep_vld_vec_215_reg;
    wire [4:0] in_chan_dep_vld_vec_215;
    wire [1319:0] in_chan_dep_data_vec_215;
    wire [4:0] token_in_vec_215;
    wire [4:0] out_chan_dep_vld_vec_215;
    wire [263:0] out_chan_dep_data_215;
    wire [4:0] token_out_vec_215;
    wire dl_detect_out_215;
    wire dep_chan_vld_213_215;
    wire [263:0] dep_chan_data_213_215;
    wire token_213_215;
    wire dep_chan_vld_214_215;
    wire [263:0] dep_chan_data_214_215;
    wire token_214_215;
    wire dep_chan_vld_217_215;
    wire [263:0] dep_chan_data_217_215;
    wire token_217_215;
    wire dep_chan_vld_230_215;
    wire [263:0] dep_chan_data_230_215;
    wire token_230_215;
    wire dep_chan_vld_250_215;
    wire [263:0] dep_chan_data_250_215;
    wire token_250_215;
    wire [4:0] proc_216_data_FIFO_blk;
    wire [4:0] proc_216_data_PIPO_blk;
    wire [4:0] proc_216_start_FIFO_blk;
    wire [4:0] proc_216_TLF_FIFO_blk;
    wire [4:0] proc_216_input_sync_blk;
    wire [4:0] proc_216_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_216;
    reg [4:0] proc_dep_vld_vec_216_reg;
    wire [4:0] in_chan_dep_vld_vec_216;
    wire [1319:0] in_chan_dep_data_vec_216;
    wire [4:0] token_in_vec_216;
    wire [4:0] out_chan_dep_vld_vec_216;
    wire [263:0] out_chan_dep_data_216;
    wire [4:0] token_out_vec_216;
    wire dl_detect_out_216;
    wire dep_chan_vld_189_216;
    wire [263:0] dep_chan_data_189_216;
    wire token_189_216;
    wire dep_chan_vld_214_216;
    wire [263:0] dep_chan_data_214_216;
    wire token_214_216;
    wire dep_chan_vld_217_216;
    wire [263:0] dep_chan_data_217_216;
    wire token_217_216;
    wire dep_chan_vld_218_216;
    wire [263:0] dep_chan_data_218_216;
    wire token_218_216;
    wire dep_chan_vld_236_216;
    wire [263:0] dep_chan_data_236_216;
    wire token_236_216;
    wire [4:0] proc_217_data_FIFO_blk;
    wire [4:0] proc_217_data_PIPO_blk;
    wire [4:0] proc_217_start_FIFO_blk;
    wire [4:0] proc_217_TLF_FIFO_blk;
    wire [4:0] proc_217_input_sync_blk;
    wire [4:0] proc_217_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_217;
    reg [4:0] proc_dep_vld_vec_217_reg;
    wire [4:0] in_chan_dep_vld_vec_217;
    wire [1319:0] in_chan_dep_data_vec_217;
    wire [4:0] token_in_vec_217;
    wire [4:0] out_chan_dep_vld_vec_217;
    wire [263:0] out_chan_dep_data_217;
    wire [4:0] token_out_vec_217;
    wire dl_detect_out_217;
    wire dep_chan_vld_215_217;
    wire [263:0] dep_chan_data_215_217;
    wire token_215_217;
    wire dep_chan_vld_216_217;
    wire [263:0] dep_chan_data_216_217;
    wire token_216_217;
    wire dep_chan_vld_219_217;
    wire [263:0] dep_chan_data_219_217;
    wire token_219_217;
    wire dep_chan_vld_231_217;
    wire [263:0] dep_chan_data_231_217;
    wire token_231_217;
    wire dep_chan_vld_249_217;
    wire [263:0] dep_chan_data_249_217;
    wire token_249_217;
    wire [4:0] proc_218_data_FIFO_blk;
    wire [4:0] proc_218_data_PIPO_blk;
    wire [4:0] proc_218_start_FIFO_blk;
    wire [4:0] proc_218_TLF_FIFO_blk;
    wire [4:0] proc_218_input_sync_blk;
    wire [4:0] proc_218_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_218;
    reg [4:0] proc_dep_vld_vec_218_reg;
    wire [4:0] in_chan_dep_vld_vec_218;
    wire [1319:0] in_chan_dep_data_vec_218;
    wire [4:0] token_in_vec_218;
    wire [4:0] out_chan_dep_vld_vec_218;
    wire [263:0] out_chan_dep_data_218;
    wire [4:0] token_out_vec_218;
    wire dl_detect_out_218;
    wire dep_chan_vld_190_218;
    wire [263:0] dep_chan_data_190_218;
    wire token_190_218;
    wire dep_chan_vld_216_218;
    wire [263:0] dep_chan_data_216_218;
    wire token_216_218;
    wire dep_chan_vld_219_218;
    wire [263:0] dep_chan_data_219_218;
    wire token_219_218;
    wire dep_chan_vld_233_218;
    wire [263:0] dep_chan_data_233_218;
    wire token_233_218;
    wire dep_chan_vld_235_218;
    wire [263:0] dep_chan_data_235_218;
    wire token_235_218;
    wire [4:0] proc_219_data_FIFO_blk;
    wire [4:0] proc_219_data_PIPO_blk;
    wire [4:0] proc_219_start_FIFO_blk;
    wire [4:0] proc_219_TLF_FIFO_blk;
    wire [4:0] proc_219_input_sync_blk;
    wire [4:0] proc_219_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_219;
    reg [4:0] proc_dep_vld_vec_219_reg;
    wire [4:0] in_chan_dep_vld_vec_219;
    wire [1319:0] in_chan_dep_data_vec_219;
    wire [4:0] token_in_vec_219;
    wire [4:0] out_chan_dep_vld_vec_219;
    wire [263:0] out_chan_dep_data_219;
    wire [4:0] token_out_vec_219;
    wire dl_detect_out_219;
    wire dep_chan_vld_217_219;
    wire [263:0] dep_chan_data_217_219;
    wire token_217_219;
    wire dep_chan_vld_218_219;
    wire [263:0] dep_chan_data_218_219;
    wire token_218_219;
    wire dep_chan_vld_232_219;
    wire [263:0] dep_chan_data_232_219;
    wire token_232_219;
    wire dep_chan_vld_234_219;
    wire [263:0] dep_chan_data_234_219;
    wire token_234_219;
    wire dep_chan_vld_248_219;
    wire [263:0] dep_chan_data_248_219;
    wire token_248_219;
    wire [15:0] proc_220_data_FIFO_blk;
    wire [15:0] proc_220_data_PIPO_blk;
    wire [15:0] proc_220_start_FIFO_blk;
    wire [15:0] proc_220_TLF_FIFO_blk;
    wire [15:0] proc_220_input_sync_blk;
    wire [15:0] proc_220_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_220;
    reg [15:0] proc_dep_vld_vec_220_reg;
    wire [15:0] in_chan_dep_vld_vec_220;
    wire [4223:0] in_chan_dep_data_vec_220;
    wire [15:0] token_in_vec_220;
    wire [15:0] out_chan_dep_vld_vec_220;
    wire [263:0] out_chan_dep_data_220;
    wire [15:0] token_out_vec_220;
    wire dl_detect_out_220;
    wire dep_chan_vld_195_220;
    wire [263:0] dep_chan_data_195_220;
    wire token_195_220;
    wire dep_chan_vld_221_220;
    wire [263:0] dep_chan_data_221_220;
    wire token_221_220;
    wire dep_chan_vld_222_220;
    wire [263:0] dep_chan_data_222_220;
    wire token_222_220;
    wire dep_chan_vld_223_220;
    wire [263:0] dep_chan_data_223_220;
    wire token_223_220;
    wire dep_chan_vld_224_220;
    wire [263:0] dep_chan_data_224_220;
    wire token_224_220;
    wire dep_chan_vld_225_220;
    wire [263:0] dep_chan_data_225_220;
    wire token_225_220;
    wire dep_chan_vld_226_220;
    wire [263:0] dep_chan_data_226_220;
    wire token_226_220;
    wire dep_chan_vld_227_220;
    wire [263:0] dep_chan_data_227_220;
    wire token_227_220;
    wire dep_chan_vld_228_220;
    wire [263:0] dep_chan_data_228_220;
    wire token_228_220;
    wire dep_chan_vld_229_220;
    wire [263:0] dep_chan_data_229_220;
    wire token_229_220;
    wire dep_chan_vld_230_220;
    wire [263:0] dep_chan_data_230_220;
    wire token_230_220;
    wire dep_chan_vld_231_220;
    wire [263:0] dep_chan_data_231_220;
    wire token_231_220;
    wire dep_chan_vld_232_220;
    wire [263:0] dep_chan_data_232_220;
    wire token_232_220;
    wire dep_chan_vld_233_220;
    wire [263:0] dep_chan_data_233_220;
    wire token_233_220;
    wire dep_chan_vld_234_220;
    wire [263:0] dep_chan_data_234_220;
    wire token_234_220;
    wire dep_chan_vld_263_220;
    wire [263:0] dep_chan_data_263_220;
    wire token_263_220;
    wire [15:0] proc_221_data_FIFO_blk;
    wire [15:0] proc_221_data_PIPO_blk;
    wire [15:0] proc_221_start_FIFO_blk;
    wire [15:0] proc_221_TLF_FIFO_blk;
    wire [15:0] proc_221_input_sync_blk;
    wire [15:0] proc_221_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_221;
    reg [15:0] proc_dep_vld_vec_221_reg;
    wire [15:0] in_chan_dep_vld_vec_221;
    wire [4223:0] in_chan_dep_data_vec_221;
    wire [15:0] token_in_vec_221;
    wire [15:0] out_chan_dep_vld_vec_221;
    wire [263:0] out_chan_dep_data_221;
    wire [15:0] token_out_vec_221;
    wire dl_detect_out_221;
    wire dep_chan_vld_197_221;
    wire [263:0] dep_chan_data_197_221;
    wire token_197_221;
    wire dep_chan_vld_220_221;
    wire [263:0] dep_chan_data_220_221;
    wire token_220_221;
    wire dep_chan_vld_222_221;
    wire [263:0] dep_chan_data_222_221;
    wire token_222_221;
    wire dep_chan_vld_223_221;
    wire [263:0] dep_chan_data_223_221;
    wire token_223_221;
    wire dep_chan_vld_224_221;
    wire [263:0] dep_chan_data_224_221;
    wire token_224_221;
    wire dep_chan_vld_225_221;
    wire [263:0] dep_chan_data_225_221;
    wire token_225_221;
    wire dep_chan_vld_226_221;
    wire [263:0] dep_chan_data_226_221;
    wire token_226_221;
    wire dep_chan_vld_227_221;
    wire [263:0] dep_chan_data_227_221;
    wire token_227_221;
    wire dep_chan_vld_228_221;
    wire [263:0] dep_chan_data_228_221;
    wire token_228_221;
    wire dep_chan_vld_229_221;
    wire [263:0] dep_chan_data_229_221;
    wire token_229_221;
    wire dep_chan_vld_230_221;
    wire [263:0] dep_chan_data_230_221;
    wire token_230_221;
    wire dep_chan_vld_231_221;
    wire [263:0] dep_chan_data_231_221;
    wire token_231_221;
    wire dep_chan_vld_232_221;
    wire [263:0] dep_chan_data_232_221;
    wire token_232_221;
    wire dep_chan_vld_233_221;
    wire [263:0] dep_chan_data_233_221;
    wire token_233_221;
    wire dep_chan_vld_234_221;
    wire [263:0] dep_chan_data_234_221;
    wire token_234_221;
    wire dep_chan_vld_263_221;
    wire [263:0] dep_chan_data_263_221;
    wire token_263_221;
    wire [15:0] proc_222_data_FIFO_blk;
    wire [15:0] proc_222_data_PIPO_blk;
    wire [15:0] proc_222_start_FIFO_blk;
    wire [15:0] proc_222_TLF_FIFO_blk;
    wire [15:0] proc_222_input_sync_blk;
    wire [15:0] proc_222_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_222;
    reg [15:0] proc_dep_vld_vec_222_reg;
    wire [15:0] in_chan_dep_vld_vec_222;
    wire [4223:0] in_chan_dep_data_vec_222;
    wire [15:0] token_in_vec_222;
    wire [15:0] out_chan_dep_vld_vec_222;
    wire [263:0] out_chan_dep_data_222;
    wire [15:0] token_out_vec_222;
    wire dl_detect_out_222;
    wire dep_chan_vld_199_222;
    wire [263:0] dep_chan_data_199_222;
    wire token_199_222;
    wire dep_chan_vld_220_222;
    wire [263:0] dep_chan_data_220_222;
    wire token_220_222;
    wire dep_chan_vld_221_222;
    wire [263:0] dep_chan_data_221_222;
    wire token_221_222;
    wire dep_chan_vld_223_222;
    wire [263:0] dep_chan_data_223_222;
    wire token_223_222;
    wire dep_chan_vld_224_222;
    wire [263:0] dep_chan_data_224_222;
    wire token_224_222;
    wire dep_chan_vld_225_222;
    wire [263:0] dep_chan_data_225_222;
    wire token_225_222;
    wire dep_chan_vld_226_222;
    wire [263:0] dep_chan_data_226_222;
    wire token_226_222;
    wire dep_chan_vld_227_222;
    wire [263:0] dep_chan_data_227_222;
    wire token_227_222;
    wire dep_chan_vld_228_222;
    wire [263:0] dep_chan_data_228_222;
    wire token_228_222;
    wire dep_chan_vld_229_222;
    wire [263:0] dep_chan_data_229_222;
    wire token_229_222;
    wire dep_chan_vld_230_222;
    wire [263:0] dep_chan_data_230_222;
    wire token_230_222;
    wire dep_chan_vld_231_222;
    wire [263:0] dep_chan_data_231_222;
    wire token_231_222;
    wire dep_chan_vld_232_222;
    wire [263:0] dep_chan_data_232_222;
    wire token_232_222;
    wire dep_chan_vld_233_222;
    wire [263:0] dep_chan_data_233_222;
    wire token_233_222;
    wire dep_chan_vld_234_222;
    wire [263:0] dep_chan_data_234_222;
    wire token_234_222;
    wire dep_chan_vld_263_222;
    wire [263:0] dep_chan_data_263_222;
    wire token_263_222;
    wire [15:0] proc_223_data_FIFO_blk;
    wire [15:0] proc_223_data_PIPO_blk;
    wire [15:0] proc_223_start_FIFO_blk;
    wire [15:0] proc_223_TLF_FIFO_blk;
    wire [15:0] proc_223_input_sync_blk;
    wire [15:0] proc_223_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_223;
    reg [15:0] proc_dep_vld_vec_223_reg;
    wire [15:0] in_chan_dep_vld_vec_223;
    wire [4223:0] in_chan_dep_data_vec_223;
    wire [15:0] token_in_vec_223;
    wire [15:0] out_chan_dep_vld_vec_223;
    wire [263:0] out_chan_dep_data_223;
    wire [15:0] token_out_vec_223;
    wire dl_detect_out_223;
    wire dep_chan_vld_201_223;
    wire [263:0] dep_chan_data_201_223;
    wire token_201_223;
    wire dep_chan_vld_220_223;
    wire [263:0] dep_chan_data_220_223;
    wire token_220_223;
    wire dep_chan_vld_221_223;
    wire [263:0] dep_chan_data_221_223;
    wire token_221_223;
    wire dep_chan_vld_222_223;
    wire [263:0] dep_chan_data_222_223;
    wire token_222_223;
    wire dep_chan_vld_224_223;
    wire [263:0] dep_chan_data_224_223;
    wire token_224_223;
    wire dep_chan_vld_225_223;
    wire [263:0] dep_chan_data_225_223;
    wire token_225_223;
    wire dep_chan_vld_226_223;
    wire [263:0] dep_chan_data_226_223;
    wire token_226_223;
    wire dep_chan_vld_227_223;
    wire [263:0] dep_chan_data_227_223;
    wire token_227_223;
    wire dep_chan_vld_228_223;
    wire [263:0] dep_chan_data_228_223;
    wire token_228_223;
    wire dep_chan_vld_229_223;
    wire [263:0] dep_chan_data_229_223;
    wire token_229_223;
    wire dep_chan_vld_230_223;
    wire [263:0] dep_chan_data_230_223;
    wire token_230_223;
    wire dep_chan_vld_231_223;
    wire [263:0] dep_chan_data_231_223;
    wire token_231_223;
    wire dep_chan_vld_232_223;
    wire [263:0] dep_chan_data_232_223;
    wire token_232_223;
    wire dep_chan_vld_233_223;
    wire [263:0] dep_chan_data_233_223;
    wire token_233_223;
    wire dep_chan_vld_234_223;
    wire [263:0] dep_chan_data_234_223;
    wire token_234_223;
    wire dep_chan_vld_263_223;
    wire [263:0] dep_chan_data_263_223;
    wire token_263_223;
    wire [15:0] proc_224_data_FIFO_blk;
    wire [15:0] proc_224_data_PIPO_blk;
    wire [15:0] proc_224_start_FIFO_blk;
    wire [15:0] proc_224_TLF_FIFO_blk;
    wire [15:0] proc_224_input_sync_blk;
    wire [15:0] proc_224_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_224;
    reg [15:0] proc_dep_vld_vec_224_reg;
    wire [15:0] in_chan_dep_vld_vec_224;
    wire [4223:0] in_chan_dep_data_vec_224;
    wire [15:0] token_in_vec_224;
    wire [15:0] out_chan_dep_vld_vec_224;
    wire [263:0] out_chan_dep_data_224;
    wire [15:0] token_out_vec_224;
    wire dl_detect_out_224;
    wire dep_chan_vld_203_224;
    wire [263:0] dep_chan_data_203_224;
    wire token_203_224;
    wire dep_chan_vld_220_224;
    wire [263:0] dep_chan_data_220_224;
    wire token_220_224;
    wire dep_chan_vld_221_224;
    wire [263:0] dep_chan_data_221_224;
    wire token_221_224;
    wire dep_chan_vld_222_224;
    wire [263:0] dep_chan_data_222_224;
    wire token_222_224;
    wire dep_chan_vld_223_224;
    wire [263:0] dep_chan_data_223_224;
    wire token_223_224;
    wire dep_chan_vld_225_224;
    wire [263:0] dep_chan_data_225_224;
    wire token_225_224;
    wire dep_chan_vld_226_224;
    wire [263:0] dep_chan_data_226_224;
    wire token_226_224;
    wire dep_chan_vld_227_224;
    wire [263:0] dep_chan_data_227_224;
    wire token_227_224;
    wire dep_chan_vld_228_224;
    wire [263:0] dep_chan_data_228_224;
    wire token_228_224;
    wire dep_chan_vld_229_224;
    wire [263:0] dep_chan_data_229_224;
    wire token_229_224;
    wire dep_chan_vld_230_224;
    wire [263:0] dep_chan_data_230_224;
    wire token_230_224;
    wire dep_chan_vld_231_224;
    wire [263:0] dep_chan_data_231_224;
    wire token_231_224;
    wire dep_chan_vld_232_224;
    wire [263:0] dep_chan_data_232_224;
    wire token_232_224;
    wire dep_chan_vld_233_224;
    wire [263:0] dep_chan_data_233_224;
    wire token_233_224;
    wire dep_chan_vld_234_224;
    wire [263:0] dep_chan_data_234_224;
    wire token_234_224;
    wire dep_chan_vld_263_224;
    wire [263:0] dep_chan_data_263_224;
    wire token_263_224;
    wire [15:0] proc_225_data_FIFO_blk;
    wire [15:0] proc_225_data_PIPO_blk;
    wire [15:0] proc_225_start_FIFO_blk;
    wire [15:0] proc_225_TLF_FIFO_blk;
    wire [15:0] proc_225_input_sync_blk;
    wire [15:0] proc_225_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_225;
    reg [15:0] proc_dep_vld_vec_225_reg;
    wire [15:0] in_chan_dep_vld_vec_225;
    wire [4223:0] in_chan_dep_data_vec_225;
    wire [15:0] token_in_vec_225;
    wire [15:0] out_chan_dep_vld_vec_225;
    wire [263:0] out_chan_dep_data_225;
    wire [15:0] token_out_vec_225;
    wire dl_detect_out_225;
    wire dep_chan_vld_205_225;
    wire [263:0] dep_chan_data_205_225;
    wire token_205_225;
    wire dep_chan_vld_220_225;
    wire [263:0] dep_chan_data_220_225;
    wire token_220_225;
    wire dep_chan_vld_221_225;
    wire [263:0] dep_chan_data_221_225;
    wire token_221_225;
    wire dep_chan_vld_222_225;
    wire [263:0] dep_chan_data_222_225;
    wire token_222_225;
    wire dep_chan_vld_223_225;
    wire [263:0] dep_chan_data_223_225;
    wire token_223_225;
    wire dep_chan_vld_224_225;
    wire [263:0] dep_chan_data_224_225;
    wire token_224_225;
    wire dep_chan_vld_226_225;
    wire [263:0] dep_chan_data_226_225;
    wire token_226_225;
    wire dep_chan_vld_227_225;
    wire [263:0] dep_chan_data_227_225;
    wire token_227_225;
    wire dep_chan_vld_228_225;
    wire [263:0] dep_chan_data_228_225;
    wire token_228_225;
    wire dep_chan_vld_229_225;
    wire [263:0] dep_chan_data_229_225;
    wire token_229_225;
    wire dep_chan_vld_230_225;
    wire [263:0] dep_chan_data_230_225;
    wire token_230_225;
    wire dep_chan_vld_231_225;
    wire [263:0] dep_chan_data_231_225;
    wire token_231_225;
    wire dep_chan_vld_232_225;
    wire [263:0] dep_chan_data_232_225;
    wire token_232_225;
    wire dep_chan_vld_233_225;
    wire [263:0] dep_chan_data_233_225;
    wire token_233_225;
    wire dep_chan_vld_234_225;
    wire [263:0] dep_chan_data_234_225;
    wire token_234_225;
    wire dep_chan_vld_263_225;
    wire [263:0] dep_chan_data_263_225;
    wire token_263_225;
    wire [15:0] proc_226_data_FIFO_blk;
    wire [15:0] proc_226_data_PIPO_blk;
    wire [15:0] proc_226_start_FIFO_blk;
    wire [15:0] proc_226_TLF_FIFO_blk;
    wire [15:0] proc_226_input_sync_blk;
    wire [15:0] proc_226_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_226;
    reg [15:0] proc_dep_vld_vec_226_reg;
    wire [15:0] in_chan_dep_vld_vec_226;
    wire [4223:0] in_chan_dep_data_vec_226;
    wire [15:0] token_in_vec_226;
    wire [15:0] out_chan_dep_vld_vec_226;
    wire [263:0] out_chan_dep_data_226;
    wire [15:0] token_out_vec_226;
    wire dl_detect_out_226;
    wire dep_chan_vld_207_226;
    wire [263:0] dep_chan_data_207_226;
    wire token_207_226;
    wire dep_chan_vld_220_226;
    wire [263:0] dep_chan_data_220_226;
    wire token_220_226;
    wire dep_chan_vld_221_226;
    wire [263:0] dep_chan_data_221_226;
    wire token_221_226;
    wire dep_chan_vld_222_226;
    wire [263:0] dep_chan_data_222_226;
    wire token_222_226;
    wire dep_chan_vld_223_226;
    wire [263:0] dep_chan_data_223_226;
    wire token_223_226;
    wire dep_chan_vld_224_226;
    wire [263:0] dep_chan_data_224_226;
    wire token_224_226;
    wire dep_chan_vld_225_226;
    wire [263:0] dep_chan_data_225_226;
    wire token_225_226;
    wire dep_chan_vld_227_226;
    wire [263:0] dep_chan_data_227_226;
    wire token_227_226;
    wire dep_chan_vld_228_226;
    wire [263:0] dep_chan_data_228_226;
    wire token_228_226;
    wire dep_chan_vld_229_226;
    wire [263:0] dep_chan_data_229_226;
    wire token_229_226;
    wire dep_chan_vld_230_226;
    wire [263:0] dep_chan_data_230_226;
    wire token_230_226;
    wire dep_chan_vld_231_226;
    wire [263:0] dep_chan_data_231_226;
    wire token_231_226;
    wire dep_chan_vld_232_226;
    wire [263:0] dep_chan_data_232_226;
    wire token_232_226;
    wire dep_chan_vld_233_226;
    wire [263:0] dep_chan_data_233_226;
    wire token_233_226;
    wire dep_chan_vld_234_226;
    wire [263:0] dep_chan_data_234_226;
    wire token_234_226;
    wire dep_chan_vld_263_226;
    wire [263:0] dep_chan_data_263_226;
    wire token_263_226;
    wire [15:0] proc_227_data_FIFO_blk;
    wire [15:0] proc_227_data_PIPO_blk;
    wire [15:0] proc_227_start_FIFO_blk;
    wire [15:0] proc_227_TLF_FIFO_blk;
    wire [15:0] proc_227_input_sync_blk;
    wire [15:0] proc_227_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_227;
    reg [15:0] proc_dep_vld_vec_227_reg;
    wire [15:0] in_chan_dep_vld_vec_227;
    wire [4223:0] in_chan_dep_data_vec_227;
    wire [15:0] token_in_vec_227;
    wire [15:0] out_chan_dep_vld_vec_227;
    wire [263:0] out_chan_dep_data_227;
    wire [15:0] token_out_vec_227;
    wire dl_detect_out_227;
    wire dep_chan_vld_209_227;
    wire [263:0] dep_chan_data_209_227;
    wire token_209_227;
    wire dep_chan_vld_220_227;
    wire [263:0] dep_chan_data_220_227;
    wire token_220_227;
    wire dep_chan_vld_221_227;
    wire [263:0] dep_chan_data_221_227;
    wire token_221_227;
    wire dep_chan_vld_222_227;
    wire [263:0] dep_chan_data_222_227;
    wire token_222_227;
    wire dep_chan_vld_223_227;
    wire [263:0] dep_chan_data_223_227;
    wire token_223_227;
    wire dep_chan_vld_224_227;
    wire [263:0] dep_chan_data_224_227;
    wire token_224_227;
    wire dep_chan_vld_225_227;
    wire [263:0] dep_chan_data_225_227;
    wire token_225_227;
    wire dep_chan_vld_226_227;
    wire [263:0] dep_chan_data_226_227;
    wire token_226_227;
    wire dep_chan_vld_228_227;
    wire [263:0] dep_chan_data_228_227;
    wire token_228_227;
    wire dep_chan_vld_229_227;
    wire [263:0] dep_chan_data_229_227;
    wire token_229_227;
    wire dep_chan_vld_230_227;
    wire [263:0] dep_chan_data_230_227;
    wire token_230_227;
    wire dep_chan_vld_231_227;
    wire [263:0] dep_chan_data_231_227;
    wire token_231_227;
    wire dep_chan_vld_232_227;
    wire [263:0] dep_chan_data_232_227;
    wire token_232_227;
    wire dep_chan_vld_233_227;
    wire [263:0] dep_chan_data_233_227;
    wire token_233_227;
    wire dep_chan_vld_234_227;
    wire [263:0] dep_chan_data_234_227;
    wire token_234_227;
    wire dep_chan_vld_263_227;
    wire [263:0] dep_chan_data_263_227;
    wire token_263_227;
    wire [15:0] proc_228_data_FIFO_blk;
    wire [15:0] proc_228_data_PIPO_blk;
    wire [15:0] proc_228_start_FIFO_blk;
    wire [15:0] proc_228_TLF_FIFO_blk;
    wire [15:0] proc_228_input_sync_blk;
    wire [15:0] proc_228_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_228;
    reg [15:0] proc_dep_vld_vec_228_reg;
    wire [15:0] in_chan_dep_vld_vec_228;
    wire [4223:0] in_chan_dep_data_vec_228;
    wire [15:0] token_in_vec_228;
    wire [15:0] out_chan_dep_vld_vec_228;
    wire [263:0] out_chan_dep_data_228;
    wire [15:0] token_out_vec_228;
    wire dl_detect_out_228;
    wire dep_chan_vld_211_228;
    wire [263:0] dep_chan_data_211_228;
    wire token_211_228;
    wire dep_chan_vld_220_228;
    wire [263:0] dep_chan_data_220_228;
    wire token_220_228;
    wire dep_chan_vld_221_228;
    wire [263:0] dep_chan_data_221_228;
    wire token_221_228;
    wire dep_chan_vld_222_228;
    wire [263:0] dep_chan_data_222_228;
    wire token_222_228;
    wire dep_chan_vld_223_228;
    wire [263:0] dep_chan_data_223_228;
    wire token_223_228;
    wire dep_chan_vld_224_228;
    wire [263:0] dep_chan_data_224_228;
    wire token_224_228;
    wire dep_chan_vld_225_228;
    wire [263:0] dep_chan_data_225_228;
    wire token_225_228;
    wire dep_chan_vld_226_228;
    wire [263:0] dep_chan_data_226_228;
    wire token_226_228;
    wire dep_chan_vld_227_228;
    wire [263:0] dep_chan_data_227_228;
    wire token_227_228;
    wire dep_chan_vld_229_228;
    wire [263:0] dep_chan_data_229_228;
    wire token_229_228;
    wire dep_chan_vld_230_228;
    wire [263:0] dep_chan_data_230_228;
    wire token_230_228;
    wire dep_chan_vld_231_228;
    wire [263:0] dep_chan_data_231_228;
    wire token_231_228;
    wire dep_chan_vld_232_228;
    wire [263:0] dep_chan_data_232_228;
    wire token_232_228;
    wire dep_chan_vld_233_228;
    wire [263:0] dep_chan_data_233_228;
    wire token_233_228;
    wire dep_chan_vld_234_228;
    wire [263:0] dep_chan_data_234_228;
    wire token_234_228;
    wire dep_chan_vld_263_228;
    wire [263:0] dep_chan_data_263_228;
    wire token_263_228;
    wire [15:0] proc_229_data_FIFO_blk;
    wire [15:0] proc_229_data_PIPO_blk;
    wire [15:0] proc_229_start_FIFO_blk;
    wire [15:0] proc_229_TLF_FIFO_blk;
    wire [15:0] proc_229_input_sync_blk;
    wire [15:0] proc_229_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_229;
    reg [15:0] proc_dep_vld_vec_229_reg;
    wire [15:0] in_chan_dep_vld_vec_229;
    wire [4223:0] in_chan_dep_data_vec_229;
    wire [15:0] token_in_vec_229;
    wire [15:0] out_chan_dep_vld_vec_229;
    wire [263:0] out_chan_dep_data_229;
    wire [15:0] token_out_vec_229;
    wire dl_detect_out_229;
    wire dep_chan_vld_213_229;
    wire [263:0] dep_chan_data_213_229;
    wire token_213_229;
    wire dep_chan_vld_220_229;
    wire [263:0] dep_chan_data_220_229;
    wire token_220_229;
    wire dep_chan_vld_221_229;
    wire [263:0] dep_chan_data_221_229;
    wire token_221_229;
    wire dep_chan_vld_222_229;
    wire [263:0] dep_chan_data_222_229;
    wire token_222_229;
    wire dep_chan_vld_223_229;
    wire [263:0] dep_chan_data_223_229;
    wire token_223_229;
    wire dep_chan_vld_224_229;
    wire [263:0] dep_chan_data_224_229;
    wire token_224_229;
    wire dep_chan_vld_225_229;
    wire [263:0] dep_chan_data_225_229;
    wire token_225_229;
    wire dep_chan_vld_226_229;
    wire [263:0] dep_chan_data_226_229;
    wire token_226_229;
    wire dep_chan_vld_227_229;
    wire [263:0] dep_chan_data_227_229;
    wire token_227_229;
    wire dep_chan_vld_228_229;
    wire [263:0] dep_chan_data_228_229;
    wire token_228_229;
    wire dep_chan_vld_230_229;
    wire [263:0] dep_chan_data_230_229;
    wire token_230_229;
    wire dep_chan_vld_231_229;
    wire [263:0] dep_chan_data_231_229;
    wire token_231_229;
    wire dep_chan_vld_232_229;
    wire [263:0] dep_chan_data_232_229;
    wire token_232_229;
    wire dep_chan_vld_233_229;
    wire [263:0] dep_chan_data_233_229;
    wire token_233_229;
    wire dep_chan_vld_234_229;
    wire [263:0] dep_chan_data_234_229;
    wire token_234_229;
    wire dep_chan_vld_263_229;
    wire [263:0] dep_chan_data_263_229;
    wire token_263_229;
    wire [15:0] proc_230_data_FIFO_blk;
    wire [15:0] proc_230_data_PIPO_blk;
    wire [15:0] proc_230_start_FIFO_blk;
    wire [15:0] proc_230_TLF_FIFO_blk;
    wire [15:0] proc_230_input_sync_blk;
    wire [15:0] proc_230_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_230;
    reg [15:0] proc_dep_vld_vec_230_reg;
    wire [15:0] in_chan_dep_vld_vec_230;
    wire [4223:0] in_chan_dep_data_vec_230;
    wire [15:0] token_in_vec_230;
    wire [15:0] out_chan_dep_vld_vec_230;
    wire [263:0] out_chan_dep_data_230;
    wire [15:0] token_out_vec_230;
    wire dl_detect_out_230;
    wire dep_chan_vld_215_230;
    wire [263:0] dep_chan_data_215_230;
    wire token_215_230;
    wire dep_chan_vld_220_230;
    wire [263:0] dep_chan_data_220_230;
    wire token_220_230;
    wire dep_chan_vld_221_230;
    wire [263:0] dep_chan_data_221_230;
    wire token_221_230;
    wire dep_chan_vld_222_230;
    wire [263:0] dep_chan_data_222_230;
    wire token_222_230;
    wire dep_chan_vld_223_230;
    wire [263:0] dep_chan_data_223_230;
    wire token_223_230;
    wire dep_chan_vld_224_230;
    wire [263:0] dep_chan_data_224_230;
    wire token_224_230;
    wire dep_chan_vld_225_230;
    wire [263:0] dep_chan_data_225_230;
    wire token_225_230;
    wire dep_chan_vld_226_230;
    wire [263:0] dep_chan_data_226_230;
    wire token_226_230;
    wire dep_chan_vld_227_230;
    wire [263:0] dep_chan_data_227_230;
    wire token_227_230;
    wire dep_chan_vld_228_230;
    wire [263:0] dep_chan_data_228_230;
    wire token_228_230;
    wire dep_chan_vld_229_230;
    wire [263:0] dep_chan_data_229_230;
    wire token_229_230;
    wire dep_chan_vld_231_230;
    wire [263:0] dep_chan_data_231_230;
    wire token_231_230;
    wire dep_chan_vld_232_230;
    wire [263:0] dep_chan_data_232_230;
    wire token_232_230;
    wire dep_chan_vld_233_230;
    wire [263:0] dep_chan_data_233_230;
    wire token_233_230;
    wire dep_chan_vld_234_230;
    wire [263:0] dep_chan_data_234_230;
    wire token_234_230;
    wire dep_chan_vld_263_230;
    wire [263:0] dep_chan_data_263_230;
    wire token_263_230;
    wire [15:0] proc_231_data_FIFO_blk;
    wire [15:0] proc_231_data_PIPO_blk;
    wire [15:0] proc_231_start_FIFO_blk;
    wire [15:0] proc_231_TLF_FIFO_blk;
    wire [15:0] proc_231_input_sync_blk;
    wire [15:0] proc_231_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_231;
    reg [15:0] proc_dep_vld_vec_231_reg;
    wire [15:0] in_chan_dep_vld_vec_231;
    wire [4223:0] in_chan_dep_data_vec_231;
    wire [15:0] token_in_vec_231;
    wire [15:0] out_chan_dep_vld_vec_231;
    wire [263:0] out_chan_dep_data_231;
    wire [15:0] token_out_vec_231;
    wire dl_detect_out_231;
    wire dep_chan_vld_217_231;
    wire [263:0] dep_chan_data_217_231;
    wire token_217_231;
    wire dep_chan_vld_220_231;
    wire [263:0] dep_chan_data_220_231;
    wire token_220_231;
    wire dep_chan_vld_221_231;
    wire [263:0] dep_chan_data_221_231;
    wire token_221_231;
    wire dep_chan_vld_222_231;
    wire [263:0] dep_chan_data_222_231;
    wire token_222_231;
    wire dep_chan_vld_223_231;
    wire [263:0] dep_chan_data_223_231;
    wire token_223_231;
    wire dep_chan_vld_224_231;
    wire [263:0] dep_chan_data_224_231;
    wire token_224_231;
    wire dep_chan_vld_225_231;
    wire [263:0] dep_chan_data_225_231;
    wire token_225_231;
    wire dep_chan_vld_226_231;
    wire [263:0] dep_chan_data_226_231;
    wire token_226_231;
    wire dep_chan_vld_227_231;
    wire [263:0] dep_chan_data_227_231;
    wire token_227_231;
    wire dep_chan_vld_228_231;
    wire [263:0] dep_chan_data_228_231;
    wire token_228_231;
    wire dep_chan_vld_229_231;
    wire [263:0] dep_chan_data_229_231;
    wire token_229_231;
    wire dep_chan_vld_230_231;
    wire [263:0] dep_chan_data_230_231;
    wire token_230_231;
    wire dep_chan_vld_232_231;
    wire [263:0] dep_chan_data_232_231;
    wire token_232_231;
    wire dep_chan_vld_233_231;
    wire [263:0] dep_chan_data_233_231;
    wire token_233_231;
    wire dep_chan_vld_234_231;
    wire [263:0] dep_chan_data_234_231;
    wire token_234_231;
    wire dep_chan_vld_263_231;
    wire [263:0] dep_chan_data_263_231;
    wire token_263_231;
    wire [15:0] proc_232_data_FIFO_blk;
    wire [15:0] proc_232_data_PIPO_blk;
    wire [15:0] proc_232_start_FIFO_blk;
    wire [15:0] proc_232_TLF_FIFO_blk;
    wire [15:0] proc_232_input_sync_blk;
    wire [15:0] proc_232_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_232;
    reg [15:0] proc_dep_vld_vec_232_reg;
    wire [15:0] in_chan_dep_vld_vec_232;
    wire [4223:0] in_chan_dep_data_vec_232;
    wire [15:0] token_in_vec_232;
    wire [15:0] out_chan_dep_vld_vec_232;
    wire [263:0] out_chan_dep_data_232;
    wire [15:0] token_out_vec_232;
    wire dl_detect_out_232;
    wire dep_chan_vld_219_232;
    wire [263:0] dep_chan_data_219_232;
    wire token_219_232;
    wire dep_chan_vld_220_232;
    wire [263:0] dep_chan_data_220_232;
    wire token_220_232;
    wire dep_chan_vld_221_232;
    wire [263:0] dep_chan_data_221_232;
    wire token_221_232;
    wire dep_chan_vld_222_232;
    wire [263:0] dep_chan_data_222_232;
    wire token_222_232;
    wire dep_chan_vld_223_232;
    wire [263:0] dep_chan_data_223_232;
    wire token_223_232;
    wire dep_chan_vld_224_232;
    wire [263:0] dep_chan_data_224_232;
    wire token_224_232;
    wire dep_chan_vld_225_232;
    wire [263:0] dep_chan_data_225_232;
    wire token_225_232;
    wire dep_chan_vld_226_232;
    wire [263:0] dep_chan_data_226_232;
    wire token_226_232;
    wire dep_chan_vld_227_232;
    wire [263:0] dep_chan_data_227_232;
    wire token_227_232;
    wire dep_chan_vld_228_232;
    wire [263:0] dep_chan_data_228_232;
    wire token_228_232;
    wire dep_chan_vld_229_232;
    wire [263:0] dep_chan_data_229_232;
    wire token_229_232;
    wire dep_chan_vld_230_232;
    wire [263:0] dep_chan_data_230_232;
    wire token_230_232;
    wire dep_chan_vld_231_232;
    wire [263:0] dep_chan_data_231_232;
    wire token_231_232;
    wire dep_chan_vld_233_232;
    wire [263:0] dep_chan_data_233_232;
    wire token_233_232;
    wire dep_chan_vld_234_232;
    wire [263:0] dep_chan_data_234_232;
    wire token_234_232;
    wire dep_chan_vld_263_232;
    wire [263:0] dep_chan_data_263_232;
    wire token_263_232;
    wire [15:0] proc_233_data_FIFO_blk;
    wire [15:0] proc_233_data_PIPO_blk;
    wire [15:0] proc_233_start_FIFO_blk;
    wire [15:0] proc_233_TLF_FIFO_blk;
    wire [15:0] proc_233_input_sync_blk;
    wire [15:0] proc_233_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_233;
    reg [15:0] proc_dep_vld_vec_233_reg;
    wire [15:0] in_chan_dep_vld_vec_233;
    wire [4223:0] in_chan_dep_data_vec_233;
    wire [15:0] token_in_vec_233;
    wire [15:0] out_chan_dep_vld_vec_233;
    wire [263:0] out_chan_dep_data_233;
    wire [15:0] token_out_vec_233;
    wire dl_detect_out_233;
    wire dep_chan_vld_218_233;
    wire [263:0] dep_chan_data_218_233;
    wire token_218_233;
    wire dep_chan_vld_220_233;
    wire [263:0] dep_chan_data_220_233;
    wire token_220_233;
    wire dep_chan_vld_221_233;
    wire [263:0] dep_chan_data_221_233;
    wire token_221_233;
    wire dep_chan_vld_222_233;
    wire [263:0] dep_chan_data_222_233;
    wire token_222_233;
    wire dep_chan_vld_223_233;
    wire [263:0] dep_chan_data_223_233;
    wire token_223_233;
    wire dep_chan_vld_224_233;
    wire [263:0] dep_chan_data_224_233;
    wire token_224_233;
    wire dep_chan_vld_225_233;
    wire [263:0] dep_chan_data_225_233;
    wire token_225_233;
    wire dep_chan_vld_226_233;
    wire [263:0] dep_chan_data_226_233;
    wire token_226_233;
    wire dep_chan_vld_227_233;
    wire [263:0] dep_chan_data_227_233;
    wire token_227_233;
    wire dep_chan_vld_228_233;
    wire [263:0] dep_chan_data_228_233;
    wire token_228_233;
    wire dep_chan_vld_229_233;
    wire [263:0] dep_chan_data_229_233;
    wire token_229_233;
    wire dep_chan_vld_230_233;
    wire [263:0] dep_chan_data_230_233;
    wire token_230_233;
    wire dep_chan_vld_231_233;
    wire [263:0] dep_chan_data_231_233;
    wire token_231_233;
    wire dep_chan_vld_232_233;
    wire [263:0] dep_chan_data_232_233;
    wire token_232_233;
    wire dep_chan_vld_234_233;
    wire [263:0] dep_chan_data_234_233;
    wire token_234_233;
    wire dep_chan_vld_263_233;
    wire [263:0] dep_chan_data_263_233;
    wire token_263_233;
    wire [15:0] proc_234_data_FIFO_blk;
    wire [15:0] proc_234_data_PIPO_blk;
    wire [15:0] proc_234_start_FIFO_blk;
    wire [15:0] proc_234_TLF_FIFO_blk;
    wire [15:0] proc_234_input_sync_blk;
    wire [15:0] proc_234_output_sync_blk;
    wire [15:0] proc_dep_vld_vec_234;
    reg [15:0] proc_dep_vld_vec_234_reg;
    wire [15:0] in_chan_dep_vld_vec_234;
    wire [4223:0] in_chan_dep_data_vec_234;
    wire [15:0] token_in_vec_234;
    wire [15:0] out_chan_dep_vld_vec_234;
    wire [263:0] out_chan_dep_data_234;
    wire [15:0] token_out_vec_234;
    wire dl_detect_out_234;
    wire dep_chan_vld_219_234;
    wire [263:0] dep_chan_data_219_234;
    wire token_219_234;
    wire dep_chan_vld_220_234;
    wire [263:0] dep_chan_data_220_234;
    wire token_220_234;
    wire dep_chan_vld_221_234;
    wire [263:0] dep_chan_data_221_234;
    wire token_221_234;
    wire dep_chan_vld_222_234;
    wire [263:0] dep_chan_data_222_234;
    wire token_222_234;
    wire dep_chan_vld_223_234;
    wire [263:0] dep_chan_data_223_234;
    wire token_223_234;
    wire dep_chan_vld_224_234;
    wire [263:0] dep_chan_data_224_234;
    wire token_224_234;
    wire dep_chan_vld_225_234;
    wire [263:0] dep_chan_data_225_234;
    wire token_225_234;
    wire dep_chan_vld_226_234;
    wire [263:0] dep_chan_data_226_234;
    wire token_226_234;
    wire dep_chan_vld_227_234;
    wire [263:0] dep_chan_data_227_234;
    wire token_227_234;
    wire dep_chan_vld_228_234;
    wire [263:0] dep_chan_data_228_234;
    wire token_228_234;
    wire dep_chan_vld_229_234;
    wire [263:0] dep_chan_data_229_234;
    wire token_229_234;
    wire dep_chan_vld_230_234;
    wire [263:0] dep_chan_data_230_234;
    wire token_230_234;
    wire dep_chan_vld_231_234;
    wire [263:0] dep_chan_data_231_234;
    wire token_231_234;
    wire dep_chan_vld_232_234;
    wire [263:0] dep_chan_data_232_234;
    wire token_232_234;
    wire dep_chan_vld_233_234;
    wire [263:0] dep_chan_data_233_234;
    wire token_233_234;
    wire dep_chan_vld_263_234;
    wire [263:0] dep_chan_data_263_234;
    wire token_263_234;
    wire [1:0] proc_235_data_FIFO_blk;
    wire [1:0] proc_235_data_PIPO_blk;
    wire [1:0] proc_235_start_FIFO_blk;
    wire [1:0] proc_235_TLF_FIFO_blk;
    wire [1:0] proc_235_input_sync_blk;
    wire [1:0] proc_235_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_235;
    reg [1:0] proc_dep_vld_vec_235_reg;
    wire [1:0] in_chan_dep_vld_vec_235;
    wire [527:0] in_chan_dep_data_vec_235;
    wire [1:0] token_in_vec_235;
    wire [1:0] out_chan_dep_vld_vec_235;
    wire [263:0] out_chan_dep_data_235;
    wire [1:0] token_out_vec_235;
    wire dl_detect_out_235;
    wire dep_chan_vld_218_235;
    wire [263:0] dep_chan_data_218_235;
    wire token_218_235;
    wire dep_chan_vld_236_235;
    wire [263:0] dep_chan_data_236_235;
    wire token_236_235;
    wire [2:0] proc_236_data_FIFO_blk;
    wire [2:0] proc_236_data_PIPO_blk;
    wire [2:0] proc_236_start_FIFO_blk;
    wire [2:0] proc_236_TLF_FIFO_blk;
    wire [2:0] proc_236_input_sync_blk;
    wire [2:0] proc_236_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_236;
    reg [2:0] proc_dep_vld_vec_236_reg;
    wire [2:0] in_chan_dep_vld_vec_236;
    wire [791:0] in_chan_dep_data_vec_236;
    wire [2:0] token_in_vec_236;
    wire [2:0] out_chan_dep_vld_vec_236;
    wire [263:0] out_chan_dep_data_236;
    wire [2:0] token_out_vec_236;
    wire dl_detect_out_236;
    wire dep_chan_vld_216_236;
    wire [263:0] dep_chan_data_216_236;
    wire token_216_236;
    wire dep_chan_vld_235_236;
    wire [263:0] dep_chan_data_235_236;
    wire token_235_236;
    wire dep_chan_vld_237_236;
    wire [263:0] dep_chan_data_237_236;
    wire token_237_236;
    wire [2:0] proc_237_data_FIFO_blk;
    wire [2:0] proc_237_data_PIPO_blk;
    wire [2:0] proc_237_start_FIFO_blk;
    wire [2:0] proc_237_TLF_FIFO_blk;
    wire [2:0] proc_237_input_sync_blk;
    wire [2:0] proc_237_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_237;
    reg [2:0] proc_dep_vld_vec_237_reg;
    wire [2:0] in_chan_dep_vld_vec_237;
    wire [791:0] in_chan_dep_data_vec_237;
    wire [2:0] token_in_vec_237;
    wire [2:0] out_chan_dep_vld_vec_237;
    wire [263:0] out_chan_dep_data_237;
    wire [2:0] token_out_vec_237;
    wire dl_detect_out_237;
    wire dep_chan_vld_214_237;
    wire [263:0] dep_chan_data_214_237;
    wire token_214_237;
    wire dep_chan_vld_236_237;
    wire [263:0] dep_chan_data_236_237;
    wire token_236_237;
    wire dep_chan_vld_238_237;
    wire [263:0] dep_chan_data_238_237;
    wire token_238_237;
    wire [2:0] proc_238_data_FIFO_blk;
    wire [2:0] proc_238_data_PIPO_blk;
    wire [2:0] proc_238_start_FIFO_blk;
    wire [2:0] proc_238_TLF_FIFO_blk;
    wire [2:0] proc_238_input_sync_blk;
    wire [2:0] proc_238_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_238;
    reg [2:0] proc_dep_vld_vec_238_reg;
    wire [2:0] in_chan_dep_vld_vec_238;
    wire [791:0] in_chan_dep_data_vec_238;
    wire [2:0] token_in_vec_238;
    wire [2:0] out_chan_dep_vld_vec_238;
    wire [263:0] out_chan_dep_data_238;
    wire [2:0] token_out_vec_238;
    wire dl_detect_out_238;
    wire dep_chan_vld_212_238;
    wire [263:0] dep_chan_data_212_238;
    wire token_212_238;
    wire dep_chan_vld_237_238;
    wire [263:0] dep_chan_data_237_238;
    wire token_237_238;
    wire dep_chan_vld_239_238;
    wire [263:0] dep_chan_data_239_238;
    wire token_239_238;
    wire [2:0] proc_239_data_FIFO_blk;
    wire [2:0] proc_239_data_PIPO_blk;
    wire [2:0] proc_239_start_FIFO_blk;
    wire [2:0] proc_239_TLF_FIFO_blk;
    wire [2:0] proc_239_input_sync_blk;
    wire [2:0] proc_239_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_239;
    reg [2:0] proc_dep_vld_vec_239_reg;
    wire [2:0] in_chan_dep_vld_vec_239;
    wire [791:0] in_chan_dep_data_vec_239;
    wire [2:0] token_in_vec_239;
    wire [2:0] out_chan_dep_vld_vec_239;
    wire [263:0] out_chan_dep_data_239;
    wire [2:0] token_out_vec_239;
    wire dl_detect_out_239;
    wire dep_chan_vld_210_239;
    wire [263:0] dep_chan_data_210_239;
    wire token_210_239;
    wire dep_chan_vld_238_239;
    wire [263:0] dep_chan_data_238_239;
    wire token_238_239;
    wire dep_chan_vld_240_239;
    wire [263:0] dep_chan_data_240_239;
    wire token_240_239;
    wire [2:0] proc_240_data_FIFO_blk;
    wire [2:0] proc_240_data_PIPO_blk;
    wire [2:0] proc_240_start_FIFO_blk;
    wire [2:0] proc_240_TLF_FIFO_blk;
    wire [2:0] proc_240_input_sync_blk;
    wire [2:0] proc_240_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_240;
    reg [2:0] proc_dep_vld_vec_240_reg;
    wire [2:0] in_chan_dep_vld_vec_240;
    wire [791:0] in_chan_dep_data_vec_240;
    wire [2:0] token_in_vec_240;
    wire [2:0] out_chan_dep_vld_vec_240;
    wire [263:0] out_chan_dep_data_240;
    wire [2:0] token_out_vec_240;
    wire dl_detect_out_240;
    wire dep_chan_vld_208_240;
    wire [263:0] dep_chan_data_208_240;
    wire token_208_240;
    wire dep_chan_vld_239_240;
    wire [263:0] dep_chan_data_239_240;
    wire token_239_240;
    wire dep_chan_vld_241_240;
    wire [263:0] dep_chan_data_241_240;
    wire token_241_240;
    wire [2:0] proc_241_data_FIFO_blk;
    wire [2:0] proc_241_data_PIPO_blk;
    wire [2:0] proc_241_start_FIFO_blk;
    wire [2:0] proc_241_TLF_FIFO_blk;
    wire [2:0] proc_241_input_sync_blk;
    wire [2:0] proc_241_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_241;
    reg [2:0] proc_dep_vld_vec_241_reg;
    wire [2:0] in_chan_dep_vld_vec_241;
    wire [791:0] in_chan_dep_data_vec_241;
    wire [2:0] token_in_vec_241;
    wire [2:0] out_chan_dep_vld_vec_241;
    wire [263:0] out_chan_dep_data_241;
    wire [2:0] token_out_vec_241;
    wire dl_detect_out_241;
    wire dep_chan_vld_206_241;
    wire [263:0] dep_chan_data_206_241;
    wire token_206_241;
    wire dep_chan_vld_240_241;
    wire [263:0] dep_chan_data_240_241;
    wire token_240_241;
    wire dep_chan_vld_242_241;
    wire [263:0] dep_chan_data_242_241;
    wire token_242_241;
    wire [2:0] proc_242_data_FIFO_blk;
    wire [2:0] proc_242_data_PIPO_blk;
    wire [2:0] proc_242_start_FIFO_blk;
    wire [2:0] proc_242_TLF_FIFO_blk;
    wire [2:0] proc_242_input_sync_blk;
    wire [2:0] proc_242_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_242;
    reg [2:0] proc_dep_vld_vec_242_reg;
    wire [2:0] in_chan_dep_vld_vec_242;
    wire [791:0] in_chan_dep_data_vec_242;
    wire [2:0] token_in_vec_242;
    wire [2:0] out_chan_dep_vld_vec_242;
    wire [263:0] out_chan_dep_data_242;
    wire [2:0] token_out_vec_242;
    wire dl_detect_out_242;
    wire dep_chan_vld_204_242;
    wire [263:0] dep_chan_data_204_242;
    wire token_204_242;
    wire dep_chan_vld_241_242;
    wire [263:0] dep_chan_data_241_242;
    wire token_241_242;
    wire dep_chan_vld_243_242;
    wire [263:0] dep_chan_data_243_242;
    wire token_243_242;
    wire [2:0] proc_243_data_FIFO_blk;
    wire [2:0] proc_243_data_PIPO_blk;
    wire [2:0] proc_243_start_FIFO_blk;
    wire [2:0] proc_243_TLF_FIFO_blk;
    wire [2:0] proc_243_input_sync_blk;
    wire [2:0] proc_243_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_243;
    reg [2:0] proc_dep_vld_vec_243_reg;
    wire [2:0] in_chan_dep_vld_vec_243;
    wire [791:0] in_chan_dep_data_vec_243;
    wire [2:0] token_in_vec_243;
    wire [2:0] out_chan_dep_vld_vec_243;
    wire [263:0] out_chan_dep_data_243;
    wire [2:0] token_out_vec_243;
    wire dl_detect_out_243;
    wire dep_chan_vld_202_243;
    wire [263:0] dep_chan_data_202_243;
    wire token_202_243;
    wire dep_chan_vld_242_243;
    wire [263:0] dep_chan_data_242_243;
    wire token_242_243;
    wire dep_chan_vld_244_243;
    wire [263:0] dep_chan_data_244_243;
    wire token_244_243;
    wire [2:0] proc_244_data_FIFO_blk;
    wire [2:0] proc_244_data_PIPO_blk;
    wire [2:0] proc_244_start_FIFO_blk;
    wire [2:0] proc_244_TLF_FIFO_blk;
    wire [2:0] proc_244_input_sync_blk;
    wire [2:0] proc_244_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_244;
    reg [2:0] proc_dep_vld_vec_244_reg;
    wire [2:0] in_chan_dep_vld_vec_244;
    wire [791:0] in_chan_dep_data_vec_244;
    wire [2:0] token_in_vec_244;
    wire [2:0] out_chan_dep_vld_vec_244;
    wire [263:0] out_chan_dep_data_244;
    wire [2:0] token_out_vec_244;
    wire dl_detect_out_244;
    wire dep_chan_vld_200_244;
    wire [263:0] dep_chan_data_200_244;
    wire token_200_244;
    wire dep_chan_vld_243_244;
    wire [263:0] dep_chan_data_243_244;
    wire token_243_244;
    wire dep_chan_vld_245_244;
    wire [263:0] dep_chan_data_245_244;
    wire token_245_244;
    wire [2:0] proc_245_data_FIFO_blk;
    wire [2:0] proc_245_data_PIPO_blk;
    wire [2:0] proc_245_start_FIFO_blk;
    wire [2:0] proc_245_TLF_FIFO_blk;
    wire [2:0] proc_245_input_sync_blk;
    wire [2:0] proc_245_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_245;
    reg [2:0] proc_dep_vld_vec_245_reg;
    wire [2:0] in_chan_dep_vld_vec_245;
    wire [791:0] in_chan_dep_data_vec_245;
    wire [2:0] token_in_vec_245;
    wire [2:0] out_chan_dep_vld_vec_245;
    wire [263:0] out_chan_dep_data_245;
    wire [2:0] token_out_vec_245;
    wire dl_detect_out_245;
    wire dep_chan_vld_198_245;
    wire [263:0] dep_chan_data_198_245;
    wire token_198_245;
    wire dep_chan_vld_244_245;
    wire [263:0] dep_chan_data_244_245;
    wire token_244_245;
    wire dep_chan_vld_246_245;
    wire [263:0] dep_chan_data_246_245;
    wire token_246_245;
    wire [2:0] proc_246_data_FIFO_blk;
    wire [2:0] proc_246_data_PIPO_blk;
    wire [2:0] proc_246_start_FIFO_blk;
    wire [2:0] proc_246_TLF_FIFO_blk;
    wire [2:0] proc_246_input_sync_blk;
    wire [2:0] proc_246_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_246;
    reg [2:0] proc_dep_vld_vec_246_reg;
    wire [2:0] in_chan_dep_vld_vec_246;
    wire [791:0] in_chan_dep_data_vec_246;
    wire [2:0] token_in_vec_246;
    wire [2:0] out_chan_dep_vld_vec_246;
    wire [263:0] out_chan_dep_data_246;
    wire [2:0] token_out_vec_246;
    wire dl_detect_out_246;
    wire dep_chan_vld_196_246;
    wire [263:0] dep_chan_data_196_246;
    wire token_196_246;
    wire dep_chan_vld_245_246;
    wire [263:0] dep_chan_data_245_246;
    wire token_245_246;
    wire dep_chan_vld_247_246;
    wire [263:0] dep_chan_data_247_246;
    wire token_247_246;
    wire [2:0] proc_247_data_FIFO_blk;
    wire [2:0] proc_247_data_PIPO_blk;
    wire [2:0] proc_247_start_FIFO_blk;
    wire [2:0] proc_247_TLF_FIFO_blk;
    wire [2:0] proc_247_input_sync_blk;
    wire [2:0] proc_247_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_247;
    reg [2:0] proc_dep_vld_vec_247_reg;
    wire [2:0] in_chan_dep_vld_vec_247;
    wire [791:0] in_chan_dep_data_vec_247;
    wire [2:0] token_in_vec_247;
    wire [2:0] out_chan_dep_vld_vec_247;
    wire [263:0] out_chan_dep_data_247;
    wire [2:0] token_out_vec_247;
    wire dl_detect_out_247;
    wire dep_chan_vld_194_247;
    wire [263:0] dep_chan_data_194_247;
    wire token_194_247;
    wire dep_chan_vld_246_247;
    wire [263:0] dep_chan_data_246_247;
    wire token_246_247;
    wire dep_chan_vld_262_247;
    wire [263:0] dep_chan_data_262_247;
    wire token_262_247;
    wire [1:0] proc_248_data_FIFO_blk;
    wire [1:0] proc_248_data_PIPO_blk;
    wire [1:0] proc_248_start_FIFO_blk;
    wire [1:0] proc_248_TLF_FIFO_blk;
    wire [1:0] proc_248_input_sync_blk;
    wire [1:0] proc_248_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_248;
    reg [1:0] proc_dep_vld_vec_248_reg;
    wire [1:0] in_chan_dep_vld_vec_248;
    wire [527:0] in_chan_dep_data_vec_248;
    wire [1:0] token_in_vec_248;
    wire [1:0] out_chan_dep_vld_vec_248;
    wire [263:0] out_chan_dep_data_248;
    wire [1:0] token_out_vec_248;
    wire dl_detect_out_248;
    wire dep_chan_vld_219_248;
    wire [263:0] dep_chan_data_219_248;
    wire token_219_248;
    wire dep_chan_vld_249_248;
    wire [263:0] dep_chan_data_249_248;
    wire token_249_248;
    wire [2:0] proc_249_data_FIFO_blk;
    wire [2:0] proc_249_data_PIPO_blk;
    wire [2:0] proc_249_start_FIFO_blk;
    wire [2:0] proc_249_TLF_FIFO_blk;
    wire [2:0] proc_249_input_sync_blk;
    wire [2:0] proc_249_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_249;
    reg [2:0] proc_dep_vld_vec_249_reg;
    wire [2:0] in_chan_dep_vld_vec_249;
    wire [791:0] in_chan_dep_data_vec_249;
    wire [2:0] token_in_vec_249;
    wire [2:0] out_chan_dep_vld_vec_249;
    wire [263:0] out_chan_dep_data_249;
    wire [2:0] token_out_vec_249;
    wire dl_detect_out_249;
    wire dep_chan_vld_217_249;
    wire [263:0] dep_chan_data_217_249;
    wire token_217_249;
    wire dep_chan_vld_248_249;
    wire [263:0] dep_chan_data_248_249;
    wire token_248_249;
    wire dep_chan_vld_250_249;
    wire [263:0] dep_chan_data_250_249;
    wire token_250_249;
    wire [2:0] proc_250_data_FIFO_blk;
    wire [2:0] proc_250_data_PIPO_blk;
    wire [2:0] proc_250_start_FIFO_blk;
    wire [2:0] proc_250_TLF_FIFO_blk;
    wire [2:0] proc_250_input_sync_blk;
    wire [2:0] proc_250_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_250;
    reg [2:0] proc_dep_vld_vec_250_reg;
    wire [2:0] in_chan_dep_vld_vec_250;
    wire [791:0] in_chan_dep_data_vec_250;
    wire [2:0] token_in_vec_250;
    wire [2:0] out_chan_dep_vld_vec_250;
    wire [263:0] out_chan_dep_data_250;
    wire [2:0] token_out_vec_250;
    wire dl_detect_out_250;
    wire dep_chan_vld_215_250;
    wire [263:0] dep_chan_data_215_250;
    wire token_215_250;
    wire dep_chan_vld_249_250;
    wire [263:0] dep_chan_data_249_250;
    wire token_249_250;
    wire dep_chan_vld_251_250;
    wire [263:0] dep_chan_data_251_250;
    wire token_251_250;
    wire [2:0] proc_251_data_FIFO_blk;
    wire [2:0] proc_251_data_PIPO_blk;
    wire [2:0] proc_251_start_FIFO_blk;
    wire [2:0] proc_251_TLF_FIFO_blk;
    wire [2:0] proc_251_input_sync_blk;
    wire [2:0] proc_251_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_251;
    reg [2:0] proc_dep_vld_vec_251_reg;
    wire [2:0] in_chan_dep_vld_vec_251;
    wire [791:0] in_chan_dep_data_vec_251;
    wire [2:0] token_in_vec_251;
    wire [2:0] out_chan_dep_vld_vec_251;
    wire [263:0] out_chan_dep_data_251;
    wire [2:0] token_out_vec_251;
    wire dl_detect_out_251;
    wire dep_chan_vld_213_251;
    wire [263:0] dep_chan_data_213_251;
    wire token_213_251;
    wire dep_chan_vld_250_251;
    wire [263:0] dep_chan_data_250_251;
    wire token_250_251;
    wire dep_chan_vld_252_251;
    wire [263:0] dep_chan_data_252_251;
    wire token_252_251;
    wire [2:0] proc_252_data_FIFO_blk;
    wire [2:0] proc_252_data_PIPO_blk;
    wire [2:0] proc_252_start_FIFO_blk;
    wire [2:0] proc_252_TLF_FIFO_blk;
    wire [2:0] proc_252_input_sync_blk;
    wire [2:0] proc_252_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_252;
    reg [2:0] proc_dep_vld_vec_252_reg;
    wire [2:0] in_chan_dep_vld_vec_252;
    wire [791:0] in_chan_dep_data_vec_252;
    wire [2:0] token_in_vec_252;
    wire [2:0] out_chan_dep_vld_vec_252;
    wire [263:0] out_chan_dep_data_252;
    wire [2:0] token_out_vec_252;
    wire dl_detect_out_252;
    wire dep_chan_vld_211_252;
    wire [263:0] dep_chan_data_211_252;
    wire token_211_252;
    wire dep_chan_vld_251_252;
    wire [263:0] dep_chan_data_251_252;
    wire token_251_252;
    wire dep_chan_vld_253_252;
    wire [263:0] dep_chan_data_253_252;
    wire token_253_252;
    wire [2:0] proc_253_data_FIFO_blk;
    wire [2:0] proc_253_data_PIPO_blk;
    wire [2:0] proc_253_start_FIFO_blk;
    wire [2:0] proc_253_TLF_FIFO_blk;
    wire [2:0] proc_253_input_sync_blk;
    wire [2:0] proc_253_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_253;
    reg [2:0] proc_dep_vld_vec_253_reg;
    wire [2:0] in_chan_dep_vld_vec_253;
    wire [791:0] in_chan_dep_data_vec_253;
    wire [2:0] token_in_vec_253;
    wire [2:0] out_chan_dep_vld_vec_253;
    wire [263:0] out_chan_dep_data_253;
    wire [2:0] token_out_vec_253;
    wire dl_detect_out_253;
    wire dep_chan_vld_209_253;
    wire [263:0] dep_chan_data_209_253;
    wire token_209_253;
    wire dep_chan_vld_252_253;
    wire [263:0] dep_chan_data_252_253;
    wire token_252_253;
    wire dep_chan_vld_254_253;
    wire [263:0] dep_chan_data_254_253;
    wire token_254_253;
    wire [2:0] proc_254_data_FIFO_blk;
    wire [2:0] proc_254_data_PIPO_blk;
    wire [2:0] proc_254_start_FIFO_blk;
    wire [2:0] proc_254_TLF_FIFO_blk;
    wire [2:0] proc_254_input_sync_blk;
    wire [2:0] proc_254_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_254;
    reg [2:0] proc_dep_vld_vec_254_reg;
    wire [2:0] in_chan_dep_vld_vec_254;
    wire [791:0] in_chan_dep_data_vec_254;
    wire [2:0] token_in_vec_254;
    wire [2:0] out_chan_dep_vld_vec_254;
    wire [263:0] out_chan_dep_data_254;
    wire [2:0] token_out_vec_254;
    wire dl_detect_out_254;
    wire dep_chan_vld_207_254;
    wire [263:0] dep_chan_data_207_254;
    wire token_207_254;
    wire dep_chan_vld_253_254;
    wire [263:0] dep_chan_data_253_254;
    wire token_253_254;
    wire dep_chan_vld_255_254;
    wire [263:0] dep_chan_data_255_254;
    wire token_255_254;
    wire [2:0] proc_255_data_FIFO_blk;
    wire [2:0] proc_255_data_PIPO_blk;
    wire [2:0] proc_255_start_FIFO_blk;
    wire [2:0] proc_255_TLF_FIFO_blk;
    wire [2:0] proc_255_input_sync_blk;
    wire [2:0] proc_255_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_255;
    reg [2:0] proc_dep_vld_vec_255_reg;
    wire [2:0] in_chan_dep_vld_vec_255;
    wire [791:0] in_chan_dep_data_vec_255;
    wire [2:0] token_in_vec_255;
    wire [2:0] out_chan_dep_vld_vec_255;
    wire [263:0] out_chan_dep_data_255;
    wire [2:0] token_out_vec_255;
    wire dl_detect_out_255;
    wire dep_chan_vld_205_255;
    wire [263:0] dep_chan_data_205_255;
    wire token_205_255;
    wire dep_chan_vld_254_255;
    wire [263:0] dep_chan_data_254_255;
    wire token_254_255;
    wire dep_chan_vld_256_255;
    wire [263:0] dep_chan_data_256_255;
    wire token_256_255;
    wire [2:0] proc_256_data_FIFO_blk;
    wire [2:0] proc_256_data_PIPO_blk;
    wire [2:0] proc_256_start_FIFO_blk;
    wire [2:0] proc_256_TLF_FIFO_blk;
    wire [2:0] proc_256_input_sync_blk;
    wire [2:0] proc_256_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_256;
    reg [2:0] proc_dep_vld_vec_256_reg;
    wire [2:0] in_chan_dep_vld_vec_256;
    wire [791:0] in_chan_dep_data_vec_256;
    wire [2:0] token_in_vec_256;
    wire [2:0] out_chan_dep_vld_vec_256;
    wire [263:0] out_chan_dep_data_256;
    wire [2:0] token_out_vec_256;
    wire dl_detect_out_256;
    wire dep_chan_vld_203_256;
    wire [263:0] dep_chan_data_203_256;
    wire token_203_256;
    wire dep_chan_vld_255_256;
    wire [263:0] dep_chan_data_255_256;
    wire token_255_256;
    wire dep_chan_vld_257_256;
    wire [263:0] dep_chan_data_257_256;
    wire token_257_256;
    wire [2:0] proc_257_data_FIFO_blk;
    wire [2:0] proc_257_data_PIPO_blk;
    wire [2:0] proc_257_start_FIFO_blk;
    wire [2:0] proc_257_TLF_FIFO_blk;
    wire [2:0] proc_257_input_sync_blk;
    wire [2:0] proc_257_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_257;
    reg [2:0] proc_dep_vld_vec_257_reg;
    wire [2:0] in_chan_dep_vld_vec_257;
    wire [791:0] in_chan_dep_data_vec_257;
    wire [2:0] token_in_vec_257;
    wire [2:0] out_chan_dep_vld_vec_257;
    wire [263:0] out_chan_dep_data_257;
    wire [2:0] token_out_vec_257;
    wire dl_detect_out_257;
    wire dep_chan_vld_201_257;
    wire [263:0] dep_chan_data_201_257;
    wire token_201_257;
    wire dep_chan_vld_256_257;
    wire [263:0] dep_chan_data_256_257;
    wire token_256_257;
    wire dep_chan_vld_258_257;
    wire [263:0] dep_chan_data_258_257;
    wire token_258_257;
    wire [2:0] proc_258_data_FIFO_blk;
    wire [2:0] proc_258_data_PIPO_blk;
    wire [2:0] proc_258_start_FIFO_blk;
    wire [2:0] proc_258_TLF_FIFO_blk;
    wire [2:0] proc_258_input_sync_blk;
    wire [2:0] proc_258_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_258;
    reg [2:0] proc_dep_vld_vec_258_reg;
    wire [2:0] in_chan_dep_vld_vec_258;
    wire [791:0] in_chan_dep_data_vec_258;
    wire [2:0] token_in_vec_258;
    wire [2:0] out_chan_dep_vld_vec_258;
    wire [263:0] out_chan_dep_data_258;
    wire [2:0] token_out_vec_258;
    wire dl_detect_out_258;
    wire dep_chan_vld_199_258;
    wire [263:0] dep_chan_data_199_258;
    wire token_199_258;
    wire dep_chan_vld_257_258;
    wire [263:0] dep_chan_data_257_258;
    wire token_257_258;
    wire dep_chan_vld_259_258;
    wire [263:0] dep_chan_data_259_258;
    wire token_259_258;
    wire [2:0] proc_259_data_FIFO_blk;
    wire [2:0] proc_259_data_PIPO_blk;
    wire [2:0] proc_259_start_FIFO_blk;
    wire [2:0] proc_259_TLF_FIFO_blk;
    wire [2:0] proc_259_input_sync_blk;
    wire [2:0] proc_259_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_259;
    reg [2:0] proc_dep_vld_vec_259_reg;
    wire [2:0] in_chan_dep_vld_vec_259;
    wire [791:0] in_chan_dep_data_vec_259;
    wire [2:0] token_in_vec_259;
    wire [2:0] out_chan_dep_vld_vec_259;
    wire [263:0] out_chan_dep_data_259;
    wire [2:0] token_out_vec_259;
    wire dl_detect_out_259;
    wire dep_chan_vld_197_259;
    wire [263:0] dep_chan_data_197_259;
    wire token_197_259;
    wire dep_chan_vld_258_259;
    wire [263:0] dep_chan_data_258_259;
    wire token_258_259;
    wire dep_chan_vld_260_259;
    wire [263:0] dep_chan_data_260_259;
    wire token_260_259;
    wire [2:0] proc_260_data_FIFO_blk;
    wire [2:0] proc_260_data_PIPO_blk;
    wire [2:0] proc_260_start_FIFO_blk;
    wire [2:0] proc_260_TLF_FIFO_blk;
    wire [2:0] proc_260_input_sync_blk;
    wire [2:0] proc_260_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_260;
    reg [2:0] proc_dep_vld_vec_260_reg;
    wire [2:0] in_chan_dep_vld_vec_260;
    wire [791:0] in_chan_dep_data_vec_260;
    wire [2:0] token_in_vec_260;
    wire [2:0] out_chan_dep_vld_vec_260;
    wire [263:0] out_chan_dep_data_260;
    wire [2:0] token_out_vec_260;
    wire dl_detect_out_260;
    wire dep_chan_vld_195_260;
    wire [263:0] dep_chan_data_195_260;
    wire token_195_260;
    wire dep_chan_vld_259_260;
    wire [263:0] dep_chan_data_259_260;
    wire token_259_260;
    wire dep_chan_vld_261_260;
    wire [263:0] dep_chan_data_261_260;
    wire token_261_260;
    wire [1:0] proc_261_data_FIFO_blk;
    wire [1:0] proc_261_data_PIPO_blk;
    wire [1:0] proc_261_start_FIFO_blk;
    wire [1:0] proc_261_TLF_FIFO_blk;
    wire [1:0] proc_261_input_sync_blk;
    wire [1:0] proc_261_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_261;
    reg [1:0] proc_dep_vld_vec_261_reg;
    wire [1:0] in_chan_dep_vld_vec_261;
    wire [527:0] in_chan_dep_data_vec_261;
    wire [1:0] token_in_vec_261;
    wire [1:0] out_chan_dep_vld_vec_261;
    wire [263:0] out_chan_dep_data_261;
    wire [1:0] token_out_vec_261;
    wire dl_detect_out_261;
    wire dep_chan_vld_260_261;
    wire [263:0] dep_chan_data_260_261;
    wire token_260_261;
    wire dep_chan_vld_262_261;
    wire [263:0] dep_chan_data_262_261;
    wire token_262_261;
    wire [2:0] proc_262_data_FIFO_blk;
    wire [2:0] proc_262_data_PIPO_blk;
    wire [2:0] proc_262_start_FIFO_blk;
    wire [2:0] proc_262_TLF_FIFO_blk;
    wire [2:0] proc_262_input_sync_blk;
    wire [2:0] proc_262_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_262;
    reg [2:0] proc_dep_vld_vec_262_reg;
    wire [2:0] in_chan_dep_vld_vec_262;
    wire [791:0] in_chan_dep_data_vec_262;
    wire [2:0] token_in_vec_262;
    wire [2:0] out_chan_dep_vld_vec_262;
    wire [263:0] out_chan_dep_data_262;
    wire [2:0] token_out_vec_262;
    wire dl_detect_out_262;
    wire dep_chan_vld_247_262;
    wire [263:0] dep_chan_data_247_262;
    wire token_247_262;
    wire dep_chan_vld_261_262;
    wire [263:0] dep_chan_data_261_262;
    wire token_261_262;
    wire dep_chan_vld_263_262;
    wire [263:0] dep_chan_data_263_262;
    wire token_263_262;
    wire [16:0] proc_263_data_FIFO_blk;
    wire [16:0] proc_263_data_PIPO_blk;
    wire [16:0] proc_263_start_FIFO_blk;
    wire [16:0] proc_263_TLF_FIFO_blk;
    wire [16:0] proc_263_input_sync_blk;
    wire [16:0] proc_263_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_263;
    reg [16:0] proc_dep_vld_vec_263_reg;
    wire [16:0] in_chan_dep_vld_vec_263;
    wire [4487:0] in_chan_dep_data_vec_263;
    wire [16:0] token_in_vec_263;
    wire [16:0] out_chan_dep_vld_vec_263;
    wire [263:0] out_chan_dep_data_263;
    wire [16:0] token_out_vec_263;
    wire dl_detect_out_263;
    wire dep_chan_vld_176_263;
    wire [263:0] dep_chan_data_176_263;
    wire token_176_263;
    wire dep_chan_vld_220_263;
    wire [263:0] dep_chan_data_220_263;
    wire token_220_263;
    wire dep_chan_vld_221_263;
    wire [263:0] dep_chan_data_221_263;
    wire token_221_263;
    wire dep_chan_vld_222_263;
    wire [263:0] dep_chan_data_222_263;
    wire token_222_263;
    wire dep_chan_vld_223_263;
    wire [263:0] dep_chan_data_223_263;
    wire token_223_263;
    wire dep_chan_vld_224_263;
    wire [263:0] dep_chan_data_224_263;
    wire token_224_263;
    wire dep_chan_vld_225_263;
    wire [263:0] dep_chan_data_225_263;
    wire token_225_263;
    wire dep_chan_vld_226_263;
    wire [263:0] dep_chan_data_226_263;
    wire token_226_263;
    wire dep_chan_vld_227_263;
    wire [263:0] dep_chan_data_227_263;
    wire token_227_263;
    wire dep_chan_vld_228_263;
    wire [263:0] dep_chan_data_228_263;
    wire token_228_263;
    wire dep_chan_vld_229_263;
    wire [263:0] dep_chan_data_229_263;
    wire token_229_263;
    wire dep_chan_vld_230_263;
    wire [263:0] dep_chan_data_230_263;
    wire token_230_263;
    wire dep_chan_vld_231_263;
    wire [263:0] dep_chan_data_231_263;
    wire token_231_263;
    wire dep_chan_vld_232_263;
    wire [263:0] dep_chan_data_232_263;
    wire token_232_263;
    wire dep_chan_vld_233_263;
    wire [263:0] dep_chan_data_233_263;
    wire token_233_263;
    wire dep_chan_vld_234_263;
    wire [263:0] dep_chan_data_234_263;
    wire token_234_263;
    wire dep_chan_vld_262_263;
    wire [263:0] dep_chan_data_262_263;
    wire token_262_263;
    wire [263:0] dl_in_vec;
    wire dl_detect_out;
    wire token_clear;
    reg [263:0] origin;

    reg ap_done_reg_0;// for module grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_0 <= 'b0;
        end
        else begin
            ap_done_reg_0 <= grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_1;// for module grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_1 <= 'b0;
        end
        else begin
            ap_done_reg_1 <= grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_2;// for module grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_2 <= 'b0;
        end
        else begin
            ap_done_reg_2 <= grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_3;// for module grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_3 <= 'b0;
        end
        else begin
            ap_done_reg_3 <= grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_4;// for module grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_4 <= 'b0;
        end
        else begin
            ap_done_reg_4 <= grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_5;// for module grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_5 <= 'b0;
        end
        else begin
            ap_done_reg_5 <= grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_6;// for module grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_6 <= 'b0;
        end
        else begin
            ap_done_reg_6 <= grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_7;// for module grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_7 <= 'b0;
        end
        else begin
            ap_done_reg_7 <= grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_8;// for module grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_8 <= 'b0;
        end
        else begin
            ap_done_reg_8 <= grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_9;// for module grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_9 <= 'b0;
        end
        else begin
            ap_done_reg_9 <= grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_10;// for module grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_10 <= 'b0;
        end
        else begin
            ap_done_reg_10 <= grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_11;// for module grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_11 <= 'b0;
        end
        else begin
            ap_done_reg_11 <= grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_12;// for module grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_12 <= 'b0;
        end
        else begin
            ap_done_reg_12 <= grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_13;// for module grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_13 <= 'b0;
        end
        else begin
            ap_done_reg_13 <= grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_14;// for module grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_14 <= 'b0;
        end
        else begin
            ap_done_reg_14 <= grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_15;// for module grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_15 <= 'b0;
        end
        else begin
            ap_done_reg_15 <= grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_16;// for module grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_16 <= 'b0;
        end
        else begin
            ap_done_reg_16 <= grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_17;// for module grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_17 <= 'b0;
        end
        else begin
            ap_done_reg_17 <= grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_18;// for module grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_18 <= 'b0;
        end
        else begin
            ap_done_reg_18 <= grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_19;// for module grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_19 <= 'b0;
        end
        else begin
            ap_done_reg_19 <= grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_20;// for module grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_20 <= 'b0;
        end
        else begin
            ap_done_reg_20 <= grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_21;// for module grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_21 <= 'b0;
        end
        else begin
            ap_done_reg_21 <= grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_22;// for module grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_22 <= 'b0;
        end
        else begin
            ap_done_reg_22 <= grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_23;// for module grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_23 <= 'b0;
        end
        else begin
            ap_done_reg_23 <= grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_24;// for module grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_24 <= 'b0;
        end
        else begin
            ap_done_reg_24 <= grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_25;// for module grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_25 <= 'b0;
        end
        else begin
            ap_done_reg_25 <= grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_26;// for module grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_26 <= 'b0;
        end
        else begin
            ap_done_reg_26 <= grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_27;// for module grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_27 <= 'b0;
        end
        else begin
            ap_done_reg_27 <= grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_28;// for module grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_28 <= 'b0;
        end
        else begin
            ap_done_reg_28 <= grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_29;// for module grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_29 <= 'b0;
        end
        else begin
            ap_done_reg_29 <= grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_30;// for module grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_30 <= 'b0;
        end
        else begin
            ap_done_reg_30 <= grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_31;// for module grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_31 <= 'b0;
        end
        else begin
            ap_done_reg_31 <= grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_32;// for module grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_32 <= 'b0;
        end
        else begin
            ap_done_reg_32 <= grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_33;// for module grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_33 <= 'b0;
        end
        else begin
            ap_done_reg_33 <= grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_34;// for module grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_34 <= 'b0;
        end
        else begin
            ap_done_reg_34 <= grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_35;// for module grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_35 <= 'b0;
        end
        else begin
            ap_done_reg_35 <= grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_36;// for module grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_36 <= 'b0;
        end
        else begin
            ap_done_reg_36 <= grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_37;// for module grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_37 <= 'b0;
        end
        else begin
            ap_done_reg_37 <= grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_38;// for module grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_38 <= 'b0;
        end
        else begin
            ap_done_reg_38 <= grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_39;// for module grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_39 <= 'b0;
        end
        else begin
            ap_done_reg_39 <= grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_40;// for module grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_40 <= 'b0;
        end
        else begin
            ap_done_reg_40 <= grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_41;// for module grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_41 <= 'b0;
        end
        else begin
            ap_done_reg_41 <= grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_42;// for module grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_42 <= 'b0;
        end
        else begin
            ap_done_reg_42 <= grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_43;// for module grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_43 <= 'b0;
        end
        else begin
            ap_done_reg_43 <= grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_44;// for module grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_44 <= 'b0;
        end
        else begin
            ap_done_reg_44 <= grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_45;// for module grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_45 <= 'b0;
        end
        else begin
            ap_done_reg_45 <= grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_46;// for module grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_46 <= 'b0;
        end
        else begin
            ap_done_reg_46 <= grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_continue;
        end
    end

    reg ap_done_reg_47;// for module grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_47 <= 'b0;
        end
        else begin
            ap_done_reg_47 <= grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_continue;
        end
    end

    // Process: grp_kernel3_x0_fu_104.kernel3_x0_entry61_U0
    top_hls_deadlock_detect_unit #(264, 0, 2, 2) top_hls_deadlock_detect_unit_0 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_0),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_0),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_0),
        .token_in_vec(token_in_vec_0),
        .dl_detect_in(dl_detect_out),
        .origin(origin[0]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_0),
        .out_chan_dep_data(out_chan_dep_data_0),
        .token_out_vec(token_out_vec_0),
        .dl_detect_out(dl_in_vec[0]));

    assign proc_0_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.kernel3_x0_entry61_U0.A_out_blk_n);
    assign proc_0_data_PIPO_blk[0] = 1'b0;
    assign proc_0_start_FIFO_blk[0] = 1'b0;
    assign proc_0_TLF_FIFO_blk[0] = 1'b0;
    assign proc_0_input_sync_blk[0] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_kernel3_x0_entry61_U0_ap_ready & grp_kernel3_x0_fu_104.kernel3_x0_entry61_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_A_IO_L3_in_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_0[0] = dl_detect_out ? proc_dep_vld_vec_0_reg[0] : (proc_0_data_FIFO_blk[0] | proc_0_data_PIPO_blk[0] | proc_0_start_FIFO_blk[0] | proc_0_TLF_FIFO_blk[0] | proc_0_input_sync_blk[0] | proc_0_output_sync_blk[0]);
    assign proc_0_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.kernel3_x0_entry61_U0.B_out_blk_n);
    assign proc_0_data_PIPO_blk[1] = 1'b0;
    assign proc_0_start_FIFO_blk[1] = 1'b0;
    assign proc_0_TLF_FIFO_blk[1] = 1'b0;
    assign proc_0_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_kernel3_x0_entry61_U0_ap_ready & grp_kernel3_x0_fu_104.kernel3_x0_entry61_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_B_IO_L3_in_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_0[1] = dl_detect_out ? proc_dep_vld_vec_0_reg[1] : (proc_0_data_FIFO_blk[1] | proc_0_data_PIPO_blk[1] | proc_0_start_FIFO_blk[1] | proc_0_TLF_FIFO_blk[1] | proc_0_input_sync_blk[1] | proc_0_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_0_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_0_reg <= proc_dep_vld_vec_0;
        end
    end
    assign in_chan_dep_vld_vec_0[0] = dep_chan_vld_1_0;
    assign in_chan_dep_data_vec_0[263 : 0] = dep_chan_data_1_0;
    assign token_in_vec_0[0] = token_1_0;
    assign in_chan_dep_vld_vec_0[1] = dep_chan_vld_15_0;
    assign in_chan_dep_data_vec_0[527 : 264] = dep_chan_data_15_0;
    assign token_in_vec_0[1] = token_15_0;
    assign dep_chan_vld_0_1 = out_chan_dep_vld_vec_0[0];
    assign dep_chan_data_0_1 = out_chan_dep_data_0;
    assign token_0_1 = token_out_vec_0[0];
    assign dep_chan_vld_0_15 = out_chan_dep_vld_vec_0[1];
    assign dep_chan_data_0_15 = out_chan_dep_data_0;
    assign token_0_15 = token_out_vec_0[1];

    // Process: grp_kernel3_x0_fu_104.A_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(264, 1, 3, 3) top_hls_deadlock_detect_unit_1 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_1),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_1),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_1),
        .token_in_vec(token_in_vec_1),
        .dl_detect_in(dl_detect_out),
        .origin(origin[1]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_1),
        .out_chan_dep_data(out_chan_dep_data_1),
        .token_out_vec(token_out_vec_1),
        .dl_detect_out(dl_in_vec[1]));

    assign proc_1_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L3_in_x0_U0.fifo_A_local_out_blk_n);
    assign proc_1_data_PIPO_blk[0] = 1'b0;
    assign proc_1_start_FIFO_blk[0] = 1'b0;
    assign proc_1_TLF_FIFO_blk[0] = 1'b0;
    assign proc_1_input_sync_blk[0] = 1'b0;
    assign proc_1_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_1[0] = dl_detect_out ? proc_dep_vld_vec_1_reg[0] : (proc_1_data_FIFO_blk[0] | proc_1_data_PIPO_blk[0] | proc_1_start_FIFO_blk[0] | proc_1_TLF_FIFO_blk[0] | proc_1_input_sync_blk[0] | proc_1_output_sync_blk[0]);
    assign proc_1_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L3_in_x0_U0.A_blk_n);
    assign proc_1_data_PIPO_blk[1] = 1'b0;
    assign proc_1_start_FIFO_blk[1] = 1'b0;
    assign proc_1_TLF_FIFO_blk[1] = 1'b0;
    assign proc_1_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_A_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_104.A_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_kernel3_x0_entry61_U0_ap_ready);
    assign proc_1_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_1[1] = dl_detect_out ? proc_dep_vld_vec_1_reg[1] : (proc_1_data_FIFO_blk[1] | proc_1_data_PIPO_blk[1] | proc_1_start_FIFO_blk[1] | proc_1_TLF_FIFO_blk[1] | proc_1_input_sync_blk[1] | proc_1_output_sync_blk[1]);
    assign proc_1_data_FIFO_blk[2] = 1'b0;
    assign proc_1_data_PIPO_blk[2] = 1'b0;
    assign proc_1_start_FIFO_blk[2] = 1'b0;
    assign proc_1_TLF_FIFO_blk[2] = 1'b0;
    assign proc_1_input_sync_blk[2] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_A_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_104.A_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_B_IO_L3_in_x0_U0_ap_ready);
    assign proc_1_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_1[2] = dl_detect_out ? proc_dep_vld_vec_1_reg[2] : (proc_1_data_FIFO_blk[2] | proc_1_data_PIPO_blk[2] | proc_1_start_FIFO_blk[2] | proc_1_TLF_FIFO_blk[2] | proc_1_input_sync_blk[2] | proc_1_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_1_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_1_reg <= proc_dep_vld_vec_1;
        end
    end
    assign in_chan_dep_vld_vec_1[0] = dep_chan_vld_0_1;
    assign in_chan_dep_data_vec_1[263 : 0] = dep_chan_data_0_1;
    assign token_in_vec_1[0] = token_0_1;
    assign in_chan_dep_vld_vec_1[1] = dep_chan_vld_2_1;
    assign in_chan_dep_data_vec_1[527 : 264] = dep_chan_data_2_1;
    assign token_in_vec_1[1] = token_2_1;
    assign in_chan_dep_vld_vec_1[2] = dep_chan_vld_15_1;
    assign in_chan_dep_data_vec_1[791 : 528] = dep_chan_data_15_1;
    assign token_in_vec_1[2] = token_15_1;
    assign dep_chan_vld_1_2 = out_chan_dep_vld_vec_1[0];
    assign dep_chan_data_1_2 = out_chan_dep_data_1;
    assign token_1_2 = token_out_vec_1[0];
    assign dep_chan_vld_1_0 = out_chan_dep_vld_vec_1[1];
    assign dep_chan_data_1_0 = out_chan_dep_data_1;
    assign token_1_0 = token_out_vec_1[1];
    assign dep_chan_vld_1_15 = out_chan_dep_vld_vec_1[2];
    assign dep_chan_data_1_15 = out_chan_dep_data_1;
    assign token_1_15 = token_out_vec_1[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 2, 3, 3) top_hls_deadlock_detect_unit_2 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_2),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_2),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_2),
        .token_in_vec(token_in_vec_2),
        .dl_detect_in(dl_detect_out),
        .origin(origin[2]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_2),
        .out_chan_dep_data(out_chan_dep_data_2),
        .token_out_vec(token_out_vec_2),
        .dl_detect_out(dl_in_vec[2]));

    assign proc_2_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_0_x01_blk_n);
    assign proc_2_data_PIPO_blk[0] = 1'b0;
    assign proc_2_start_FIFO_blk[0] = 1'b0;
    assign proc_2_TLF_FIFO_blk[0] = 1'b0;
    assign proc_2_input_sync_blk[0] = 1'b0;
    assign proc_2_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_2[0] = dl_detect_out ? proc_dep_vld_vec_2_reg[0] : (proc_2_data_FIFO_blk[0] | proc_2_data_PIPO_blk[0] | proc_2_start_FIFO_blk[0] | proc_2_TLF_FIFO_blk[0] | proc_2_input_sync_blk[0] | proc_2_output_sync_blk[0]);
    assign proc_2_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_1_x02_blk_n);
    assign proc_2_data_PIPO_blk[1] = 1'b0;
    assign proc_2_start_FIFO_blk[1] = 1'b0;
    assign proc_2_TLF_FIFO_blk[1] = 1'b0;
    assign proc_2_input_sync_blk[1] = 1'b0;
    assign proc_2_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_2[1] = dl_detect_out ? proc_dep_vld_vec_2_reg[1] : (proc_2_data_FIFO_blk[1] | proc_2_data_PIPO_blk[1] | proc_2_start_FIFO_blk[1] | proc_2_TLF_FIFO_blk[1] | proc_2_input_sync_blk[1] | proc_2_output_sync_blk[1]);
    assign proc_2_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_0_x0_U0.fifo_A_PE_0_0_x016_blk_n);
    assign proc_2_data_PIPO_blk[2] = 1'b0;
    assign proc_2_start_FIFO_blk[2] = 1'b0;
    assign proc_2_TLF_FIFO_blk[2] = 1'b0;
    assign proc_2_input_sync_blk[2] = 1'b0;
    assign proc_2_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_2[2] = dl_detect_out ? proc_dep_vld_vec_2_reg[2] : (proc_2_data_FIFO_blk[2] | proc_2_data_PIPO_blk[2] | proc_2_start_FIFO_blk[2] | proc_2_TLF_FIFO_blk[2] | proc_2_input_sync_blk[2] | proc_2_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_2_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_2_reg <= proc_dep_vld_vec_2;
        end
    end
    assign in_chan_dep_vld_vec_2[0] = dep_chan_vld_1_2;
    assign in_chan_dep_data_vec_2[263 : 0] = dep_chan_data_1_2;
    assign token_in_vec_2[0] = token_1_2;
    assign in_chan_dep_vld_vec_2[1] = dep_chan_vld_3_2;
    assign in_chan_dep_data_vec_2[527 : 264] = dep_chan_data_3_2;
    assign token_in_vec_2[1] = token_3_2;
    assign in_chan_dep_vld_vec_2[2] = dep_chan_vld_18_2;
    assign in_chan_dep_data_vec_2[791 : 528] = dep_chan_data_18_2;
    assign token_in_vec_2[2] = token_18_2;
    assign dep_chan_vld_2_1 = out_chan_dep_vld_vec_2[0];
    assign dep_chan_data_2_1 = out_chan_dep_data_2;
    assign token_2_1 = token_out_vec_2[0];
    assign dep_chan_vld_2_3 = out_chan_dep_vld_vec_2[1];
    assign dep_chan_data_2_3 = out_chan_dep_data_2;
    assign token_2_3 = token_out_vec_2[1];
    assign dep_chan_vld_2_18 = out_chan_dep_vld_vec_2[2];
    assign dep_chan_data_2_18 = out_chan_dep_data_2;
    assign token_2_18 = token_out_vec_2[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 3, 3, 3) top_hls_deadlock_detect_unit_3 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_3),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_3),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_3),
        .token_in_vec(token_in_vec_3),
        .dl_detect_in(dl_detect_out),
        .origin(origin[3]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_3),
        .out_chan_dep_data(out_chan_dep_data_3),
        .token_out_vec(token_out_vec_3),
        .dl_detect_out(dl_in_vec[3]));

    assign proc_3_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_1_x02_blk_n);
    assign proc_3_data_PIPO_blk[0] = 1'b0;
    assign proc_3_start_FIFO_blk[0] = 1'b0;
    assign proc_3_TLF_FIFO_blk[0] = 1'b0;
    assign proc_3_input_sync_blk[0] = 1'b0;
    assign proc_3_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_3[0] = dl_detect_out ? proc_dep_vld_vec_3_reg[0] : (proc_3_data_FIFO_blk[0] | proc_3_data_PIPO_blk[0] | proc_3_start_FIFO_blk[0] | proc_3_TLF_FIFO_blk[0] | proc_3_input_sync_blk[0] | proc_3_output_sync_blk[0]);
    assign proc_3_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_2_x03_blk_n);
    assign proc_3_data_PIPO_blk[1] = 1'b0;
    assign proc_3_start_FIFO_blk[1] = 1'b0;
    assign proc_3_TLF_FIFO_blk[1] = 1'b0;
    assign proc_3_input_sync_blk[1] = 1'b0;
    assign proc_3_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_3[1] = dl_detect_out ? proc_dep_vld_vec_3_reg[1] : (proc_3_data_FIFO_blk[1] | proc_3_data_PIPO_blk[1] | proc_3_start_FIFO_blk[1] | proc_3_TLF_FIFO_blk[1] | proc_3_input_sync_blk[1] | proc_3_output_sync_blk[1]);
    assign proc_3_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_1_x0_U0.fifo_A_PE_1_0_x019_blk_n);
    assign proc_3_data_PIPO_blk[2] = 1'b0;
    assign proc_3_start_FIFO_blk[2] = 1'b0;
    assign proc_3_TLF_FIFO_blk[2] = 1'b0;
    assign proc_3_input_sync_blk[2] = 1'b0;
    assign proc_3_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_3[2] = dl_detect_out ? proc_dep_vld_vec_3_reg[2] : (proc_3_data_FIFO_blk[2] | proc_3_data_PIPO_blk[2] | proc_3_start_FIFO_blk[2] | proc_3_TLF_FIFO_blk[2] | proc_3_input_sync_blk[2] | proc_3_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_3_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_3_reg <= proc_dep_vld_vec_3;
        end
    end
    assign in_chan_dep_vld_vec_3[0] = dep_chan_vld_2_3;
    assign in_chan_dep_data_vec_3[263 : 0] = dep_chan_data_2_3;
    assign token_in_vec_3[0] = token_2_3;
    assign in_chan_dep_vld_vec_3[1] = dep_chan_vld_4_3;
    assign in_chan_dep_data_vec_3[527 : 264] = dep_chan_data_4_3;
    assign token_in_vec_3[1] = token_4_3;
    assign in_chan_dep_vld_vec_3[2] = dep_chan_vld_20_3;
    assign in_chan_dep_data_vec_3[791 : 528] = dep_chan_data_20_3;
    assign token_in_vec_3[2] = token_20_3;
    assign dep_chan_vld_3_2 = out_chan_dep_vld_vec_3[0];
    assign dep_chan_data_3_2 = out_chan_dep_data_3;
    assign token_3_2 = token_out_vec_3[0];
    assign dep_chan_vld_3_4 = out_chan_dep_vld_vec_3[1];
    assign dep_chan_data_3_4 = out_chan_dep_data_3;
    assign token_3_4 = token_out_vec_3[1];
    assign dep_chan_vld_3_20 = out_chan_dep_vld_vec_3[2];
    assign dep_chan_data_3_20 = out_chan_dep_data_3;
    assign token_3_20 = token_out_vec_3[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(264, 4, 3, 3) top_hls_deadlock_detect_unit_4 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_4),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_4),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_4),
        .token_in_vec(token_in_vec_4),
        .dl_detect_in(dl_detect_out),
        .origin(origin[4]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_4),
        .out_chan_dep_data(out_chan_dep_data_4),
        .token_out_vec(token_out_vec_4),
        .dl_detect_out(dl_in_vec[4]));

    assign proc_4_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_2_x03_blk_n);
    assign proc_4_data_PIPO_blk[0] = 1'b0;
    assign proc_4_start_FIFO_blk[0] = 1'b0;
    assign proc_4_TLF_FIFO_blk[0] = 1'b0;
    assign proc_4_input_sync_blk[0] = 1'b0;
    assign proc_4_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_4[0] = dl_detect_out ? proc_dep_vld_vec_4_reg[0] : (proc_4_data_FIFO_blk[0] | proc_4_data_PIPO_blk[0] | proc_4_start_FIFO_blk[0] | proc_4_TLF_FIFO_blk[0] | proc_4_input_sync_blk[0] | proc_4_output_sync_blk[0]);
    assign proc_4_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_3_x04_blk_n);
    assign proc_4_data_PIPO_blk[1] = 1'b0;
    assign proc_4_start_FIFO_blk[1] = 1'b0;
    assign proc_4_TLF_FIFO_blk[1] = 1'b0;
    assign proc_4_input_sync_blk[1] = 1'b0;
    assign proc_4_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_4[1] = dl_detect_out ? proc_dep_vld_vec_4_reg[1] : (proc_4_data_FIFO_blk[1] | proc_4_data_PIPO_blk[1] | proc_4_start_FIFO_blk[1] | proc_4_TLF_FIFO_blk[1] | proc_4_input_sync_blk[1] | proc_4_output_sync_blk[1]);
    assign proc_4_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_2_x0_U0.fifo_A_PE_2_0_x022_blk_n);
    assign proc_4_data_PIPO_blk[2] = 1'b0;
    assign proc_4_start_FIFO_blk[2] = 1'b0;
    assign proc_4_TLF_FIFO_blk[2] = 1'b0;
    assign proc_4_input_sync_blk[2] = 1'b0;
    assign proc_4_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_4[2] = dl_detect_out ? proc_dep_vld_vec_4_reg[2] : (proc_4_data_FIFO_blk[2] | proc_4_data_PIPO_blk[2] | proc_4_start_FIFO_blk[2] | proc_4_TLF_FIFO_blk[2] | proc_4_input_sync_blk[2] | proc_4_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_4_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_4_reg <= proc_dep_vld_vec_4;
        end
    end
    assign in_chan_dep_vld_vec_4[0] = dep_chan_vld_3_4;
    assign in_chan_dep_data_vec_4[263 : 0] = dep_chan_data_3_4;
    assign token_in_vec_4[0] = token_3_4;
    assign in_chan_dep_vld_vec_4[1] = dep_chan_vld_5_4;
    assign in_chan_dep_data_vec_4[527 : 264] = dep_chan_data_5_4;
    assign token_in_vec_4[1] = token_5_4;
    assign in_chan_dep_vld_vec_4[2] = dep_chan_vld_22_4;
    assign in_chan_dep_data_vec_4[791 : 528] = dep_chan_data_22_4;
    assign token_in_vec_4[2] = token_22_4;
    assign dep_chan_vld_4_3 = out_chan_dep_vld_vec_4[0];
    assign dep_chan_data_4_3 = out_chan_dep_data_4;
    assign token_4_3 = token_out_vec_4[0];
    assign dep_chan_vld_4_5 = out_chan_dep_vld_vec_4[1];
    assign dep_chan_data_4_5 = out_chan_dep_data_4;
    assign token_4_5 = token_out_vec_4[1];
    assign dep_chan_vld_4_22 = out_chan_dep_vld_vec_4[2];
    assign dep_chan_data_4_22 = out_chan_dep_data_4;
    assign token_4_22 = token_out_vec_4[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(264, 5, 3, 3) top_hls_deadlock_detect_unit_5 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_5),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_5),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_5),
        .token_in_vec(token_in_vec_5),
        .dl_detect_in(dl_detect_out),
        .origin(origin[5]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_5),
        .out_chan_dep_data(out_chan_dep_data_5),
        .token_out_vec(token_out_vec_5),
        .dl_detect_out(dl_in_vec[5]));

    assign proc_5_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_3_x04_blk_n);
    assign proc_5_data_PIPO_blk[0] = 1'b0;
    assign proc_5_start_FIFO_blk[0] = 1'b0;
    assign proc_5_TLF_FIFO_blk[0] = 1'b0;
    assign proc_5_input_sync_blk[0] = 1'b0;
    assign proc_5_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_5[0] = dl_detect_out ? proc_dep_vld_vec_5_reg[0] : (proc_5_data_FIFO_blk[0] | proc_5_data_PIPO_blk[0] | proc_5_start_FIFO_blk[0] | proc_5_TLF_FIFO_blk[0] | proc_5_input_sync_blk[0] | proc_5_output_sync_blk[0]);
    assign proc_5_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_4_x05_blk_n);
    assign proc_5_data_PIPO_blk[1] = 1'b0;
    assign proc_5_start_FIFO_blk[1] = 1'b0;
    assign proc_5_TLF_FIFO_blk[1] = 1'b0;
    assign proc_5_input_sync_blk[1] = 1'b0;
    assign proc_5_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_5[1] = dl_detect_out ? proc_dep_vld_vec_5_reg[1] : (proc_5_data_FIFO_blk[1] | proc_5_data_PIPO_blk[1] | proc_5_start_FIFO_blk[1] | proc_5_TLF_FIFO_blk[1] | proc_5_input_sync_blk[1] | proc_5_output_sync_blk[1]);
    assign proc_5_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_3_x0_U0.fifo_A_PE_3_0_x025_blk_n);
    assign proc_5_data_PIPO_blk[2] = 1'b0;
    assign proc_5_start_FIFO_blk[2] = 1'b0;
    assign proc_5_TLF_FIFO_blk[2] = 1'b0;
    assign proc_5_input_sync_blk[2] = 1'b0;
    assign proc_5_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_5[2] = dl_detect_out ? proc_dep_vld_vec_5_reg[2] : (proc_5_data_FIFO_blk[2] | proc_5_data_PIPO_blk[2] | proc_5_start_FIFO_blk[2] | proc_5_TLF_FIFO_blk[2] | proc_5_input_sync_blk[2] | proc_5_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_5_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_5_reg <= proc_dep_vld_vec_5;
        end
    end
    assign in_chan_dep_vld_vec_5[0] = dep_chan_vld_4_5;
    assign in_chan_dep_data_vec_5[263 : 0] = dep_chan_data_4_5;
    assign token_in_vec_5[0] = token_4_5;
    assign in_chan_dep_vld_vec_5[1] = dep_chan_vld_6_5;
    assign in_chan_dep_data_vec_5[527 : 264] = dep_chan_data_6_5;
    assign token_in_vec_5[1] = token_6_5;
    assign in_chan_dep_vld_vec_5[2] = dep_chan_vld_24_5;
    assign in_chan_dep_data_vec_5[791 : 528] = dep_chan_data_24_5;
    assign token_in_vec_5[2] = token_24_5;
    assign dep_chan_vld_5_4 = out_chan_dep_vld_vec_5[0];
    assign dep_chan_data_5_4 = out_chan_dep_data_5;
    assign token_5_4 = token_out_vec_5[0];
    assign dep_chan_vld_5_6 = out_chan_dep_vld_vec_5[1];
    assign dep_chan_data_5_6 = out_chan_dep_data_5;
    assign token_5_6 = token_out_vec_5[1];
    assign dep_chan_vld_5_24 = out_chan_dep_vld_vec_5[2];
    assign dep_chan_data_5_24 = out_chan_dep_data_5;
    assign token_5_24 = token_out_vec_5[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(264, 6, 3, 3) top_hls_deadlock_detect_unit_6 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_6),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_6),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_6),
        .token_in_vec(token_in_vec_6),
        .dl_detect_in(dl_detect_out),
        .origin(origin[6]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_6),
        .out_chan_dep_data(out_chan_dep_data_6),
        .token_out_vec(token_out_vec_6),
        .dl_detect_out(dl_in_vec[6]));

    assign proc_6_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_4_x05_blk_n);
    assign proc_6_data_PIPO_blk[0] = 1'b0;
    assign proc_6_start_FIFO_blk[0] = 1'b0;
    assign proc_6_TLF_FIFO_blk[0] = 1'b0;
    assign proc_6_input_sync_blk[0] = 1'b0;
    assign proc_6_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_6[0] = dl_detect_out ? proc_dep_vld_vec_6_reg[0] : (proc_6_data_FIFO_blk[0] | proc_6_data_PIPO_blk[0] | proc_6_start_FIFO_blk[0] | proc_6_TLF_FIFO_blk[0] | proc_6_input_sync_blk[0] | proc_6_output_sync_blk[0]);
    assign proc_6_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_5_x06_blk_n);
    assign proc_6_data_PIPO_blk[1] = 1'b0;
    assign proc_6_start_FIFO_blk[1] = 1'b0;
    assign proc_6_TLF_FIFO_blk[1] = 1'b0;
    assign proc_6_input_sync_blk[1] = 1'b0;
    assign proc_6_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_6[1] = dl_detect_out ? proc_dep_vld_vec_6_reg[1] : (proc_6_data_FIFO_blk[1] | proc_6_data_PIPO_blk[1] | proc_6_start_FIFO_blk[1] | proc_6_TLF_FIFO_blk[1] | proc_6_input_sync_blk[1] | proc_6_output_sync_blk[1]);
    assign proc_6_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_4_x0_U0.fifo_A_PE_4_0_x028_blk_n);
    assign proc_6_data_PIPO_blk[2] = 1'b0;
    assign proc_6_start_FIFO_blk[2] = 1'b0;
    assign proc_6_TLF_FIFO_blk[2] = 1'b0;
    assign proc_6_input_sync_blk[2] = 1'b0;
    assign proc_6_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_6[2] = dl_detect_out ? proc_dep_vld_vec_6_reg[2] : (proc_6_data_FIFO_blk[2] | proc_6_data_PIPO_blk[2] | proc_6_start_FIFO_blk[2] | proc_6_TLF_FIFO_blk[2] | proc_6_input_sync_blk[2] | proc_6_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_6_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_6_reg <= proc_dep_vld_vec_6;
        end
    end
    assign in_chan_dep_vld_vec_6[0] = dep_chan_vld_5_6;
    assign in_chan_dep_data_vec_6[263 : 0] = dep_chan_data_5_6;
    assign token_in_vec_6[0] = token_5_6;
    assign in_chan_dep_vld_vec_6[1] = dep_chan_vld_7_6;
    assign in_chan_dep_data_vec_6[527 : 264] = dep_chan_data_7_6;
    assign token_in_vec_6[1] = token_7_6;
    assign in_chan_dep_vld_vec_6[2] = dep_chan_vld_26_6;
    assign in_chan_dep_data_vec_6[791 : 528] = dep_chan_data_26_6;
    assign token_in_vec_6[2] = token_26_6;
    assign dep_chan_vld_6_5 = out_chan_dep_vld_vec_6[0];
    assign dep_chan_data_6_5 = out_chan_dep_data_6;
    assign token_6_5 = token_out_vec_6[0];
    assign dep_chan_vld_6_7 = out_chan_dep_vld_vec_6[1];
    assign dep_chan_data_6_7 = out_chan_dep_data_6;
    assign token_6_7 = token_out_vec_6[1];
    assign dep_chan_vld_6_26 = out_chan_dep_vld_vec_6[2];
    assign dep_chan_data_6_26 = out_chan_dep_data_6;
    assign token_6_26 = token_out_vec_6[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(264, 7, 3, 3) top_hls_deadlock_detect_unit_7 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_7),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_7),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_7),
        .token_in_vec(token_in_vec_7),
        .dl_detect_in(dl_detect_out),
        .origin(origin[7]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_7),
        .out_chan_dep_data(out_chan_dep_data_7),
        .token_out_vec(token_out_vec_7),
        .dl_detect_out(dl_in_vec[7]));

    assign proc_7_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_5_x06_blk_n);
    assign proc_7_data_PIPO_blk[0] = 1'b0;
    assign proc_7_start_FIFO_blk[0] = 1'b0;
    assign proc_7_TLF_FIFO_blk[0] = 1'b0;
    assign proc_7_input_sync_blk[0] = 1'b0;
    assign proc_7_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_7[0] = dl_detect_out ? proc_dep_vld_vec_7_reg[0] : (proc_7_data_FIFO_blk[0] | proc_7_data_PIPO_blk[0] | proc_7_start_FIFO_blk[0] | proc_7_TLF_FIFO_blk[0] | proc_7_input_sync_blk[0] | proc_7_output_sync_blk[0]);
    assign proc_7_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_6_x07_blk_n);
    assign proc_7_data_PIPO_blk[1] = 1'b0;
    assign proc_7_start_FIFO_blk[1] = 1'b0;
    assign proc_7_TLF_FIFO_blk[1] = 1'b0;
    assign proc_7_input_sync_blk[1] = 1'b0;
    assign proc_7_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_7[1] = dl_detect_out ? proc_dep_vld_vec_7_reg[1] : (proc_7_data_FIFO_blk[1] | proc_7_data_PIPO_blk[1] | proc_7_start_FIFO_blk[1] | proc_7_TLF_FIFO_blk[1] | proc_7_input_sync_blk[1] | proc_7_output_sync_blk[1]);
    assign proc_7_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_5_x0_U0.fifo_A_PE_5_0_x031_blk_n);
    assign proc_7_data_PIPO_blk[2] = 1'b0;
    assign proc_7_start_FIFO_blk[2] = 1'b0;
    assign proc_7_TLF_FIFO_blk[2] = 1'b0;
    assign proc_7_input_sync_blk[2] = 1'b0;
    assign proc_7_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_7[2] = dl_detect_out ? proc_dep_vld_vec_7_reg[2] : (proc_7_data_FIFO_blk[2] | proc_7_data_PIPO_blk[2] | proc_7_start_FIFO_blk[2] | proc_7_TLF_FIFO_blk[2] | proc_7_input_sync_blk[2] | proc_7_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_7_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_7_reg <= proc_dep_vld_vec_7;
        end
    end
    assign in_chan_dep_vld_vec_7[0] = dep_chan_vld_6_7;
    assign in_chan_dep_data_vec_7[263 : 0] = dep_chan_data_6_7;
    assign token_in_vec_7[0] = token_6_7;
    assign in_chan_dep_vld_vec_7[1] = dep_chan_vld_8_7;
    assign in_chan_dep_data_vec_7[527 : 264] = dep_chan_data_8_7;
    assign token_in_vec_7[1] = token_8_7;
    assign in_chan_dep_vld_vec_7[2] = dep_chan_vld_28_7;
    assign in_chan_dep_data_vec_7[791 : 528] = dep_chan_data_28_7;
    assign token_in_vec_7[2] = token_28_7;
    assign dep_chan_vld_7_6 = out_chan_dep_vld_vec_7[0];
    assign dep_chan_data_7_6 = out_chan_dep_data_7;
    assign token_7_6 = token_out_vec_7[0];
    assign dep_chan_vld_7_8 = out_chan_dep_vld_vec_7[1];
    assign dep_chan_data_7_8 = out_chan_dep_data_7;
    assign token_7_8 = token_out_vec_7[1];
    assign dep_chan_vld_7_28 = out_chan_dep_vld_vec_7[2];
    assign dep_chan_data_7_28 = out_chan_dep_data_7;
    assign token_7_28 = token_out_vec_7[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(264, 8, 3, 3) top_hls_deadlock_detect_unit_8 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_8),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_8),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_8),
        .token_in_vec(token_in_vec_8),
        .dl_detect_in(dl_detect_out),
        .origin(origin[8]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_8),
        .out_chan_dep_data(out_chan_dep_data_8),
        .token_out_vec(token_out_vec_8),
        .dl_detect_out(dl_in_vec[8]));

    assign proc_8_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_6_x07_blk_n);
    assign proc_8_data_PIPO_blk[0] = 1'b0;
    assign proc_8_start_FIFO_blk[0] = 1'b0;
    assign proc_8_TLF_FIFO_blk[0] = 1'b0;
    assign proc_8_input_sync_blk[0] = 1'b0;
    assign proc_8_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_8[0] = dl_detect_out ? proc_dep_vld_vec_8_reg[0] : (proc_8_data_FIFO_blk[0] | proc_8_data_PIPO_blk[0] | proc_8_start_FIFO_blk[0] | proc_8_TLF_FIFO_blk[0] | proc_8_input_sync_blk[0] | proc_8_output_sync_blk[0]);
    assign proc_8_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_7_x08_blk_n);
    assign proc_8_data_PIPO_blk[1] = 1'b0;
    assign proc_8_start_FIFO_blk[1] = 1'b0;
    assign proc_8_TLF_FIFO_blk[1] = 1'b0;
    assign proc_8_input_sync_blk[1] = 1'b0;
    assign proc_8_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_8[1] = dl_detect_out ? proc_dep_vld_vec_8_reg[1] : (proc_8_data_FIFO_blk[1] | proc_8_data_PIPO_blk[1] | proc_8_start_FIFO_blk[1] | proc_8_TLF_FIFO_blk[1] | proc_8_input_sync_blk[1] | proc_8_output_sync_blk[1]);
    assign proc_8_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_6_x0_U0.fifo_A_PE_6_0_x034_blk_n);
    assign proc_8_data_PIPO_blk[2] = 1'b0;
    assign proc_8_start_FIFO_blk[2] = 1'b0;
    assign proc_8_TLF_FIFO_blk[2] = 1'b0;
    assign proc_8_input_sync_blk[2] = 1'b0;
    assign proc_8_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_8[2] = dl_detect_out ? proc_dep_vld_vec_8_reg[2] : (proc_8_data_FIFO_blk[2] | proc_8_data_PIPO_blk[2] | proc_8_start_FIFO_blk[2] | proc_8_TLF_FIFO_blk[2] | proc_8_input_sync_blk[2] | proc_8_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_8_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_8_reg <= proc_dep_vld_vec_8;
        end
    end
    assign in_chan_dep_vld_vec_8[0] = dep_chan_vld_7_8;
    assign in_chan_dep_data_vec_8[263 : 0] = dep_chan_data_7_8;
    assign token_in_vec_8[0] = token_7_8;
    assign in_chan_dep_vld_vec_8[1] = dep_chan_vld_9_8;
    assign in_chan_dep_data_vec_8[527 : 264] = dep_chan_data_9_8;
    assign token_in_vec_8[1] = token_9_8;
    assign in_chan_dep_vld_vec_8[2] = dep_chan_vld_30_8;
    assign in_chan_dep_data_vec_8[791 : 528] = dep_chan_data_30_8;
    assign token_in_vec_8[2] = token_30_8;
    assign dep_chan_vld_8_7 = out_chan_dep_vld_vec_8[0];
    assign dep_chan_data_8_7 = out_chan_dep_data_8;
    assign token_8_7 = token_out_vec_8[0];
    assign dep_chan_vld_8_9 = out_chan_dep_vld_vec_8[1];
    assign dep_chan_data_8_9 = out_chan_dep_data_8;
    assign token_8_9 = token_out_vec_8[1];
    assign dep_chan_vld_8_30 = out_chan_dep_vld_vec_8[2];
    assign dep_chan_data_8_30 = out_chan_dep_data_8;
    assign token_8_30 = token_out_vec_8[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_7_x0_U0
    top_hls_deadlock_detect_unit #(264, 9, 3, 3) top_hls_deadlock_detect_unit_9 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_9),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_9),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_9),
        .token_in_vec(token_in_vec_9),
        .dl_detect_in(dl_detect_out),
        .origin(origin[9]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_9),
        .out_chan_dep_data(out_chan_dep_data_9),
        .token_out_vec(token_out_vec_9),
        .dl_detect_out(dl_in_vec[9]));

    assign proc_9_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_7_x0_U0.fifo_A_A_IO_L2_in_7_x08_blk_n);
    assign proc_9_data_PIPO_blk[0] = 1'b0;
    assign proc_9_start_FIFO_blk[0] = 1'b0;
    assign proc_9_TLF_FIFO_blk[0] = 1'b0;
    assign proc_9_input_sync_blk[0] = 1'b0;
    assign proc_9_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_9[0] = dl_detect_out ? proc_dep_vld_vec_9_reg[0] : (proc_9_data_FIFO_blk[0] | proc_9_data_PIPO_blk[0] | proc_9_start_FIFO_blk[0] | proc_9_TLF_FIFO_blk[0] | proc_9_input_sync_blk[0] | proc_9_output_sync_blk[0]);
    assign proc_9_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_7_x0_U0.fifo_A_A_IO_L2_in_8_x09_blk_n);
    assign proc_9_data_PIPO_blk[1] = 1'b0;
    assign proc_9_start_FIFO_blk[1] = 1'b0;
    assign proc_9_TLF_FIFO_blk[1] = 1'b0;
    assign proc_9_input_sync_blk[1] = 1'b0;
    assign proc_9_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_9[1] = dl_detect_out ? proc_dep_vld_vec_9_reg[1] : (proc_9_data_FIFO_blk[1] | proc_9_data_PIPO_blk[1] | proc_9_start_FIFO_blk[1] | proc_9_TLF_FIFO_blk[1] | proc_9_input_sync_blk[1] | proc_9_output_sync_blk[1]);
    assign proc_9_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_7_x0_U0.fifo_A_PE_7_0_x037_blk_n);
    assign proc_9_data_PIPO_blk[2] = 1'b0;
    assign proc_9_start_FIFO_blk[2] = 1'b0;
    assign proc_9_TLF_FIFO_blk[2] = 1'b0;
    assign proc_9_input_sync_blk[2] = 1'b0;
    assign proc_9_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_9[2] = dl_detect_out ? proc_dep_vld_vec_9_reg[2] : (proc_9_data_FIFO_blk[2] | proc_9_data_PIPO_blk[2] | proc_9_start_FIFO_blk[2] | proc_9_TLF_FIFO_blk[2] | proc_9_input_sync_blk[2] | proc_9_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_9_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_9_reg <= proc_dep_vld_vec_9;
        end
    end
    assign in_chan_dep_vld_vec_9[0] = dep_chan_vld_8_9;
    assign in_chan_dep_data_vec_9[263 : 0] = dep_chan_data_8_9;
    assign token_in_vec_9[0] = token_8_9;
    assign in_chan_dep_vld_vec_9[1] = dep_chan_vld_10_9;
    assign in_chan_dep_data_vec_9[527 : 264] = dep_chan_data_10_9;
    assign token_in_vec_9[1] = token_10_9;
    assign in_chan_dep_vld_vec_9[2] = dep_chan_vld_32_9;
    assign in_chan_dep_data_vec_9[791 : 528] = dep_chan_data_32_9;
    assign token_in_vec_9[2] = token_32_9;
    assign dep_chan_vld_9_8 = out_chan_dep_vld_vec_9[0];
    assign dep_chan_data_9_8 = out_chan_dep_data_9;
    assign token_9_8 = token_out_vec_9[0];
    assign dep_chan_vld_9_10 = out_chan_dep_vld_vec_9[1];
    assign dep_chan_data_9_10 = out_chan_dep_data_9;
    assign token_9_10 = token_out_vec_9[1];
    assign dep_chan_vld_9_32 = out_chan_dep_vld_vec_9[2];
    assign dep_chan_data_9_32 = out_chan_dep_data_9;
    assign token_9_32 = token_out_vec_9[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_8_x0_U0
    top_hls_deadlock_detect_unit #(264, 10, 3, 3) top_hls_deadlock_detect_unit_10 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_10),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_10),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_10),
        .token_in_vec(token_in_vec_10),
        .dl_detect_in(dl_detect_out),
        .origin(origin[10]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_10),
        .out_chan_dep_data(out_chan_dep_data_10),
        .token_out_vec(token_out_vec_10),
        .dl_detect_out(dl_in_vec[10]));

    assign proc_10_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_8_x0_U0.fifo_A_A_IO_L2_in_8_x09_blk_n);
    assign proc_10_data_PIPO_blk[0] = 1'b0;
    assign proc_10_start_FIFO_blk[0] = 1'b0;
    assign proc_10_TLF_FIFO_blk[0] = 1'b0;
    assign proc_10_input_sync_blk[0] = 1'b0;
    assign proc_10_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_10[0] = dl_detect_out ? proc_dep_vld_vec_10_reg[0] : (proc_10_data_FIFO_blk[0] | proc_10_data_PIPO_blk[0] | proc_10_start_FIFO_blk[0] | proc_10_TLF_FIFO_blk[0] | proc_10_input_sync_blk[0] | proc_10_output_sync_blk[0]);
    assign proc_10_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_8_x0_U0.fifo_A_A_IO_L2_in_9_x010_blk_n);
    assign proc_10_data_PIPO_blk[1] = 1'b0;
    assign proc_10_start_FIFO_blk[1] = 1'b0;
    assign proc_10_TLF_FIFO_blk[1] = 1'b0;
    assign proc_10_input_sync_blk[1] = 1'b0;
    assign proc_10_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_10[1] = dl_detect_out ? proc_dep_vld_vec_10_reg[1] : (proc_10_data_FIFO_blk[1] | proc_10_data_PIPO_blk[1] | proc_10_start_FIFO_blk[1] | proc_10_TLF_FIFO_blk[1] | proc_10_input_sync_blk[1] | proc_10_output_sync_blk[1]);
    assign proc_10_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_8_x0_U0.fifo_A_PE_8_0_x040_blk_n);
    assign proc_10_data_PIPO_blk[2] = 1'b0;
    assign proc_10_start_FIFO_blk[2] = 1'b0;
    assign proc_10_TLF_FIFO_blk[2] = 1'b0;
    assign proc_10_input_sync_blk[2] = 1'b0;
    assign proc_10_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_10[2] = dl_detect_out ? proc_dep_vld_vec_10_reg[2] : (proc_10_data_FIFO_blk[2] | proc_10_data_PIPO_blk[2] | proc_10_start_FIFO_blk[2] | proc_10_TLF_FIFO_blk[2] | proc_10_input_sync_blk[2] | proc_10_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_10_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_10_reg <= proc_dep_vld_vec_10;
        end
    end
    assign in_chan_dep_vld_vec_10[0] = dep_chan_vld_9_10;
    assign in_chan_dep_data_vec_10[263 : 0] = dep_chan_data_9_10;
    assign token_in_vec_10[0] = token_9_10;
    assign in_chan_dep_vld_vec_10[1] = dep_chan_vld_11_10;
    assign in_chan_dep_data_vec_10[527 : 264] = dep_chan_data_11_10;
    assign token_in_vec_10[1] = token_11_10;
    assign in_chan_dep_vld_vec_10[2] = dep_chan_vld_34_10;
    assign in_chan_dep_data_vec_10[791 : 528] = dep_chan_data_34_10;
    assign token_in_vec_10[2] = token_34_10;
    assign dep_chan_vld_10_9 = out_chan_dep_vld_vec_10[0];
    assign dep_chan_data_10_9 = out_chan_dep_data_10;
    assign token_10_9 = token_out_vec_10[0];
    assign dep_chan_vld_10_11 = out_chan_dep_vld_vec_10[1];
    assign dep_chan_data_10_11 = out_chan_dep_data_10;
    assign token_10_11 = token_out_vec_10[1];
    assign dep_chan_vld_10_34 = out_chan_dep_vld_vec_10[2];
    assign dep_chan_data_10_34 = out_chan_dep_data_10;
    assign token_10_34 = token_out_vec_10[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_9_x0_U0
    top_hls_deadlock_detect_unit #(264, 11, 3, 3) top_hls_deadlock_detect_unit_11 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_11),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_11),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_11),
        .token_in_vec(token_in_vec_11),
        .dl_detect_in(dl_detect_out),
        .origin(origin[11]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_11),
        .out_chan_dep_data(out_chan_dep_data_11),
        .token_out_vec(token_out_vec_11),
        .dl_detect_out(dl_in_vec[11]));

    assign proc_11_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_9_x0_U0.fifo_A_A_IO_L2_in_9_x010_blk_n);
    assign proc_11_data_PIPO_blk[0] = 1'b0;
    assign proc_11_start_FIFO_blk[0] = 1'b0;
    assign proc_11_TLF_FIFO_blk[0] = 1'b0;
    assign proc_11_input_sync_blk[0] = 1'b0;
    assign proc_11_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_11[0] = dl_detect_out ? proc_dep_vld_vec_11_reg[0] : (proc_11_data_FIFO_blk[0] | proc_11_data_PIPO_blk[0] | proc_11_start_FIFO_blk[0] | proc_11_TLF_FIFO_blk[0] | proc_11_input_sync_blk[0] | proc_11_output_sync_blk[0]);
    assign proc_11_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_9_x0_U0.fifo_A_A_IO_L2_in_10_x011_blk_n);
    assign proc_11_data_PIPO_blk[1] = 1'b0;
    assign proc_11_start_FIFO_blk[1] = 1'b0;
    assign proc_11_TLF_FIFO_blk[1] = 1'b0;
    assign proc_11_input_sync_blk[1] = 1'b0;
    assign proc_11_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_11[1] = dl_detect_out ? proc_dep_vld_vec_11_reg[1] : (proc_11_data_FIFO_blk[1] | proc_11_data_PIPO_blk[1] | proc_11_start_FIFO_blk[1] | proc_11_TLF_FIFO_blk[1] | proc_11_input_sync_blk[1] | proc_11_output_sync_blk[1]);
    assign proc_11_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_9_x0_U0.fifo_A_PE_9_0_x043_blk_n);
    assign proc_11_data_PIPO_blk[2] = 1'b0;
    assign proc_11_start_FIFO_blk[2] = 1'b0;
    assign proc_11_TLF_FIFO_blk[2] = 1'b0;
    assign proc_11_input_sync_blk[2] = 1'b0;
    assign proc_11_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_11[2] = dl_detect_out ? proc_dep_vld_vec_11_reg[2] : (proc_11_data_FIFO_blk[2] | proc_11_data_PIPO_blk[2] | proc_11_start_FIFO_blk[2] | proc_11_TLF_FIFO_blk[2] | proc_11_input_sync_blk[2] | proc_11_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_11_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_11_reg <= proc_dep_vld_vec_11;
        end
    end
    assign in_chan_dep_vld_vec_11[0] = dep_chan_vld_10_11;
    assign in_chan_dep_data_vec_11[263 : 0] = dep_chan_data_10_11;
    assign token_in_vec_11[0] = token_10_11;
    assign in_chan_dep_vld_vec_11[1] = dep_chan_vld_12_11;
    assign in_chan_dep_data_vec_11[527 : 264] = dep_chan_data_12_11;
    assign token_in_vec_11[1] = token_12_11;
    assign in_chan_dep_vld_vec_11[2] = dep_chan_vld_36_11;
    assign in_chan_dep_data_vec_11[791 : 528] = dep_chan_data_36_11;
    assign token_in_vec_11[2] = token_36_11;
    assign dep_chan_vld_11_10 = out_chan_dep_vld_vec_11[0];
    assign dep_chan_data_11_10 = out_chan_dep_data_11;
    assign token_11_10 = token_out_vec_11[0];
    assign dep_chan_vld_11_12 = out_chan_dep_vld_vec_11[1];
    assign dep_chan_data_11_12 = out_chan_dep_data_11;
    assign token_11_12 = token_out_vec_11[1];
    assign dep_chan_vld_11_36 = out_chan_dep_vld_vec_11[2];
    assign dep_chan_data_11_36 = out_chan_dep_data_11;
    assign token_11_36 = token_out_vec_11[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_10_x0_U0
    top_hls_deadlock_detect_unit #(264, 12, 3, 3) top_hls_deadlock_detect_unit_12 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_12),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_12),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_12),
        .token_in_vec(token_in_vec_12),
        .dl_detect_in(dl_detect_out),
        .origin(origin[12]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_12),
        .out_chan_dep_data(out_chan_dep_data_12),
        .token_out_vec(token_out_vec_12),
        .dl_detect_out(dl_in_vec[12]));

    assign proc_12_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_10_x0_U0.fifo_A_A_IO_L2_in_10_x011_blk_n);
    assign proc_12_data_PIPO_blk[0] = 1'b0;
    assign proc_12_start_FIFO_blk[0] = 1'b0;
    assign proc_12_TLF_FIFO_blk[0] = 1'b0;
    assign proc_12_input_sync_blk[0] = 1'b0;
    assign proc_12_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_12[0] = dl_detect_out ? proc_dep_vld_vec_12_reg[0] : (proc_12_data_FIFO_blk[0] | proc_12_data_PIPO_blk[0] | proc_12_start_FIFO_blk[0] | proc_12_TLF_FIFO_blk[0] | proc_12_input_sync_blk[0] | proc_12_output_sync_blk[0]);
    assign proc_12_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_10_x0_U0.fifo_A_A_IO_L2_in_11_x012_blk_n);
    assign proc_12_data_PIPO_blk[1] = 1'b0;
    assign proc_12_start_FIFO_blk[1] = 1'b0;
    assign proc_12_TLF_FIFO_blk[1] = 1'b0;
    assign proc_12_input_sync_blk[1] = 1'b0;
    assign proc_12_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_12[1] = dl_detect_out ? proc_dep_vld_vec_12_reg[1] : (proc_12_data_FIFO_blk[1] | proc_12_data_PIPO_blk[1] | proc_12_start_FIFO_blk[1] | proc_12_TLF_FIFO_blk[1] | proc_12_input_sync_blk[1] | proc_12_output_sync_blk[1]);
    assign proc_12_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_10_x0_U0.fifo_A_PE_10_0_x046_blk_n);
    assign proc_12_data_PIPO_blk[2] = 1'b0;
    assign proc_12_start_FIFO_blk[2] = 1'b0;
    assign proc_12_TLF_FIFO_blk[2] = 1'b0;
    assign proc_12_input_sync_blk[2] = 1'b0;
    assign proc_12_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_12[2] = dl_detect_out ? proc_dep_vld_vec_12_reg[2] : (proc_12_data_FIFO_blk[2] | proc_12_data_PIPO_blk[2] | proc_12_start_FIFO_blk[2] | proc_12_TLF_FIFO_blk[2] | proc_12_input_sync_blk[2] | proc_12_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_12_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_12_reg <= proc_dep_vld_vec_12;
        end
    end
    assign in_chan_dep_vld_vec_12[0] = dep_chan_vld_11_12;
    assign in_chan_dep_data_vec_12[263 : 0] = dep_chan_data_11_12;
    assign token_in_vec_12[0] = token_11_12;
    assign in_chan_dep_vld_vec_12[1] = dep_chan_vld_13_12;
    assign in_chan_dep_data_vec_12[527 : 264] = dep_chan_data_13_12;
    assign token_in_vec_12[1] = token_13_12;
    assign in_chan_dep_vld_vec_12[2] = dep_chan_vld_38_12;
    assign in_chan_dep_data_vec_12[791 : 528] = dep_chan_data_38_12;
    assign token_in_vec_12[2] = token_38_12;
    assign dep_chan_vld_12_11 = out_chan_dep_vld_vec_12[0];
    assign dep_chan_data_12_11 = out_chan_dep_data_12;
    assign token_12_11 = token_out_vec_12[0];
    assign dep_chan_vld_12_13 = out_chan_dep_vld_vec_12[1];
    assign dep_chan_data_12_13 = out_chan_dep_data_12;
    assign token_12_13 = token_out_vec_12[1];
    assign dep_chan_vld_12_38 = out_chan_dep_vld_vec_12[2];
    assign dep_chan_data_12_38 = out_chan_dep_data_12;
    assign token_12_38 = token_out_vec_12[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_11_x0_U0
    top_hls_deadlock_detect_unit #(264, 13, 3, 3) top_hls_deadlock_detect_unit_13 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_13),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_13),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_13),
        .token_in_vec(token_in_vec_13),
        .dl_detect_in(dl_detect_out),
        .origin(origin[13]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_13),
        .out_chan_dep_data(out_chan_dep_data_13),
        .token_out_vec(token_out_vec_13),
        .dl_detect_out(dl_in_vec[13]));

    assign proc_13_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_11_x0_U0.fifo_A_A_IO_L2_in_11_x012_blk_n);
    assign proc_13_data_PIPO_blk[0] = 1'b0;
    assign proc_13_start_FIFO_blk[0] = 1'b0;
    assign proc_13_TLF_FIFO_blk[0] = 1'b0;
    assign proc_13_input_sync_blk[0] = 1'b0;
    assign proc_13_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_13[0] = dl_detect_out ? proc_dep_vld_vec_13_reg[0] : (proc_13_data_FIFO_blk[0] | proc_13_data_PIPO_blk[0] | proc_13_start_FIFO_blk[0] | proc_13_TLF_FIFO_blk[0] | proc_13_input_sync_blk[0] | proc_13_output_sync_blk[0]);
    assign proc_13_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_11_x0_U0.fifo_A_A_IO_L2_in_12_x013_blk_n);
    assign proc_13_data_PIPO_blk[1] = 1'b0;
    assign proc_13_start_FIFO_blk[1] = 1'b0;
    assign proc_13_TLF_FIFO_blk[1] = 1'b0;
    assign proc_13_input_sync_blk[1] = 1'b0;
    assign proc_13_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_13[1] = dl_detect_out ? proc_dep_vld_vec_13_reg[1] : (proc_13_data_FIFO_blk[1] | proc_13_data_PIPO_blk[1] | proc_13_start_FIFO_blk[1] | proc_13_TLF_FIFO_blk[1] | proc_13_input_sync_blk[1] | proc_13_output_sync_blk[1]);
    assign proc_13_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_11_x0_U0.fifo_A_PE_11_0_x049_blk_n);
    assign proc_13_data_PIPO_blk[2] = 1'b0;
    assign proc_13_start_FIFO_blk[2] = 1'b0;
    assign proc_13_TLF_FIFO_blk[2] = 1'b0;
    assign proc_13_input_sync_blk[2] = 1'b0;
    assign proc_13_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_13[2] = dl_detect_out ? proc_dep_vld_vec_13_reg[2] : (proc_13_data_FIFO_blk[2] | proc_13_data_PIPO_blk[2] | proc_13_start_FIFO_blk[2] | proc_13_TLF_FIFO_blk[2] | proc_13_input_sync_blk[2] | proc_13_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_13_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_13_reg <= proc_dep_vld_vec_13;
        end
    end
    assign in_chan_dep_vld_vec_13[0] = dep_chan_vld_12_13;
    assign in_chan_dep_data_vec_13[263 : 0] = dep_chan_data_12_13;
    assign token_in_vec_13[0] = token_12_13;
    assign in_chan_dep_vld_vec_13[1] = dep_chan_vld_14_13;
    assign in_chan_dep_data_vec_13[527 : 264] = dep_chan_data_14_13;
    assign token_in_vec_13[1] = token_14_13;
    assign in_chan_dep_vld_vec_13[2] = dep_chan_vld_40_13;
    assign in_chan_dep_data_vec_13[791 : 528] = dep_chan_data_40_13;
    assign token_in_vec_13[2] = token_40_13;
    assign dep_chan_vld_13_12 = out_chan_dep_vld_vec_13[0];
    assign dep_chan_data_13_12 = out_chan_dep_data_13;
    assign token_13_12 = token_out_vec_13[0];
    assign dep_chan_vld_13_14 = out_chan_dep_vld_vec_13[1];
    assign dep_chan_data_13_14 = out_chan_dep_data_13;
    assign token_13_14 = token_out_vec_13[1];
    assign dep_chan_vld_13_40 = out_chan_dep_vld_vec_13[2];
    assign dep_chan_data_13_40 = out_chan_dep_data_13;
    assign token_13_40 = token_out_vec_13[2];

    // Process: grp_kernel3_x0_fu_104.A_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(264, 14, 2, 2) top_hls_deadlock_detect_unit_14 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_14),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_14),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_14),
        .token_in_vec(token_in_vec_14),
        .dl_detect_in(dl_detect_out),
        .origin(origin[14]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_14),
        .out_chan_dep_data(out_chan_dep_data_14),
        .token_out_vec(token_out_vec_14),
        .dl_detect_out(dl_in_vec[14]));

    assign proc_14_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_boundary_x0_U0.fifo_A_A_IO_L2_in_12_x013_blk_n);
    assign proc_14_data_PIPO_blk[0] = 1'b0;
    assign proc_14_start_FIFO_blk[0] = 1'b0;
    assign proc_14_TLF_FIFO_blk[0] = 1'b0;
    assign proc_14_input_sync_blk[0] = 1'b0;
    assign proc_14_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_14[0] = dl_detect_out ? proc_dep_vld_vec_14_reg[0] : (proc_14_data_FIFO_blk[0] | proc_14_data_PIPO_blk[0] | proc_14_start_FIFO_blk[0] | proc_14_TLF_FIFO_blk[0] | proc_14_input_sync_blk[0] | proc_14_output_sync_blk[0]);
    assign proc_14_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.A_IO_L2_in_boundary_x0_U0.fifo_A_PE_12_0_x052_blk_n);
    assign proc_14_data_PIPO_blk[1] = 1'b0;
    assign proc_14_start_FIFO_blk[1] = 1'b0;
    assign proc_14_TLF_FIFO_blk[1] = 1'b0;
    assign proc_14_input_sync_blk[1] = 1'b0;
    assign proc_14_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_14[1] = dl_detect_out ? proc_dep_vld_vec_14_reg[1] : (proc_14_data_FIFO_blk[1] | proc_14_data_PIPO_blk[1] | proc_14_start_FIFO_blk[1] | proc_14_TLF_FIFO_blk[1] | proc_14_input_sync_blk[1] | proc_14_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_14_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_14_reg <= proc_dep_vld_vec_14;
        end
    end
    assign in_chan_dep_vld_vec_14[0] = dep_chan_vld_13_14;
    assign in_chan_dep_data_vec_14[263 : 0] = dep_chan_data_13_14;
    assign token_in_vec_14[0] = token_13_14;
    assign in_chan_dep_vld_vec_14[1] = dep_chan_vld_42_14;
    assign in_chan_dep_data_vec_14[527 : 264] = dep_chan_data_42_14;
    assign token_in_vec_14[1] = token_42_14;
    assign dep_chan_vld_14_13 = out_chan_dep_vld_vec_14[0];
    assign dep_chan_data_14_13 = out_chan_dep_data_14;
    assign token_14_13 = token_out_vec_14[0];
    assign dep_chan_vld_14_42 = out_chan_dep_vld_vec_14[1];
    assign dep_chan_data_14_42 = out_chan_dep_data_14;
    assign token_14_42 = token_out_vec_14[1];

    // Process: grp_kernel3_x0_fu_104.B_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(264, 15, 3, 3) top_hls_deadlock_detect_unit_15 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_15),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_15),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_15),
        .token_in_vec(token_in_vec_15),
        .dl_detect_in(dl_detect_out),
        .origin(origin[15]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_15),
        .out_chan_dep_data(out_chan_dep_data_15),
        .token_out_vec(token_out_vec_15),
        .dl_detect_out(dl_in_vec[15]));

    assign proc_15_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L3_in_x0_U0.fifo_B_local_out_blk_n);
    assign proc_15_data_PIPO_blk[0] = 1'b0;
    assign proc_15_start_FIFO_blk[0] = 1'b0;
    assign proc_15_TLF_FIFO_blk[0] = 1'b0;
    assign proc_15_input_sync_blk[0] = 1'b0;
    assign proc_15_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_15[0] = dl_detect_out ? proc_dep_vld_vec_15_reg[0] : (proc_15_data_FIFO_blk[0] | proc_15_data_PIPO_blk[0] | proc_15_start_FIFO_blk[0] | proc_15_TLF_FIFO_blk[0] | proc_15_input_sync_blk[0] | proc_15_output_sync_blk[0]);
    assign proc_15_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L3_in_x0_U0.B_blk_n);
    assign proc_15_data_PIPO_blk[1] = 1'b0;
    assign proc_15_start_FIFO_blk[1] = 1'b0;
    assign proc_15_TLF_FIFO_blk[1] = 1'b0;
    assign proc_15_input_sync_blk[1] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_B_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_104.B_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_kernel3_x0_entry61_U0_ap_ready);
    assign proc_15_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_15[1] = dl_detect_out ? proc_dep_vld_vec_15_reg[1] : (proc_15_data_FIFO_blk[1] | proc_15_data_PIPO_blk[1] | proc_15_start_FIFO_blk[1] | proc_15_TLF_FIFO_blk[1] | proc_15_input_sync_blk[1] | proc_15_output_sync_blk[1]);
    assign proc_15_data_FIFO_blk[2] = 1'b0;
    assign proc_15_data_PIPO_blk[2] = 1'b0;
    assign proc_15_start_FIFO_blk[2] = 1'b0;
    assign proc_15_TLF_FIFO_blk[2] = 1'b0;
    assign proc_15_input_sync_blk[2] = 1'b0 | (grp_kernel3_x0_fu_104.ap_sync_B_IO_L3_in_x0_U0_ap_ready & grp_kernel3_x0_fu_104.B_IO_L3_in_x0_U0.ap_idle & ~grp_kernel3_x0_fu_104.ap_sync_A_IO_L3_in_x0_U0_ap_ready);
    assign proc_15_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_15[2] = dl_detect_out ? proc_dep_vld_vec_15_reg[2] : (proc_15_data_FIFO_blk[2] | proc_15_data_PIPO_blk[2] | proc_15_start_FIFO_blk[2] | proc_15_TLF_FIFO_blk[2] | proc_15_input_sync_blk[2] | proc_15_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_15_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_15_reg <= proc_dep_vld_vec_15;
        end
    end
    assign in_chan_dep_vld_vec_15[0] = dep_chan_vld_0_15;
    assign in_chan_dep_data_vec_15[263 : 0] = dep_chan_data_0_15;
    assign token_in_vec_15[0] = token_0_15;
    assign in_chan_dep_vld_vec_15[1] = dep_chan_vld_1_15;
    assign in_chan_dep_data_vec_15[527 : 264] = dep_chan_data_1_15;
    assign token_in_vec_15[1] = token_1_15;
    assign in_chan_dep_vld_vec_15[2] = dep_chan_vld_16_15;
    assign in_chan_dep_data_vec_15[791 : 528] = dep_chan_data_16_15;
    assign token_in_vec_15[2] = token_16_15;
    assign dep_chan_vld_15_16 = out_chan_dep_vld_vec_15[0];
    assign dep_chan_data_15_16 = out_chan_dep_data_15;
    assign token_15_16 = token_out_vec_15[0];
    assign dep_chan_vld_15_0 = out_chan_dep_vld_vec_15[1];
    assign dep_chan_data_15_0 = out_chan_dep_data_15;
    assign token_15_0 = token_out_vec_15[1];
    assign dep_chan_vld_15_1 = out_chan_dep_vld_vec_15[2];
    assign dep_chan_data_15_1 = out_chan_dep_data_15;
    assign token_15_1 = token_out_vec_15[2];

    // Process: grp_kernel3_x0_fu_104.B_IO_L2_in_x0_U0
    top_hls_deadlock_detect_unit #(264, 16, 3, 3) top_hls_deadlock_detect_unit_16 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_16),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_16),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_16),
        .token_in_vec(token_in_vec_16),
        .dl_detect_in(dl_detect_out),
        .origin(origin[16]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_16),
        .out_chan_dep_data(out_chan_dep_data_16),
        .token_out_vec(token_out_vec_16),
        .dl_detect_out(dl_in_vec[16]));

    assign proc_16_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L2_in_x0_U0.fifo_B_B_IO_L2_in_0_x014_blk_n);
    assign proc_16_data_PIPO_blk[0] = 1'b0;
    assign proc_16_start_FIFO_blk[0] = 1'b0;
    assign proc_16_TLF_FIFO_blk[0] = 1'b0;
    assign proc_16_input_sync_blk[0] = 1'b0;
    assign proc_16_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_16[0] = dl_detect_out ? proc_dep_vld_vec_16_reg[0] : (proc_16_data_FIFO_blk[0] | proc_16_data_PIPO_blk[0] | proc_16_start_FIFO_blk[0] | proc_16_TLF_FIFO_blk[0] | proc_16_input_sync_blk[0] | proc_16_output_sync_blk[0]);
    assign proc_16_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L2_in_x0_U0.fifo_B_B_IO_L2_in_1_x015_blk_n);
    assign proc_16_data_PIPO_blk[1] = 1'b0;
    assign proc_16_start_FIFO_blk[1] = 1'b0;
    assign proc_16_TLF_FIFO_blk[1] = 1'b0;
    assign proc_16_input_sync_blk[1] = 1'b0;
    assign proc_16_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_16[1] = dl_detect_out ? proc_dep_vld_vec_16_reg[1] : (proc_16_data_FIFO_blk[1] | proc_16_data_PIPO_blk[1] | proc_16_start_FIFO_blk[1] | proc_16_TLF_FIFO_blk[1] | proc_16_input_sync_blk[1] | proc_16_output_sync_blk[1]);
    assign proc_16_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L2_in_x0_U0.fifo_B_PE_0_0_x055_blk_n);
    assign proc_16_data_PIPO_blk[2] = 1'b0;
    assign proc_16_start_FIFO_blk[2] = 1'b0;
    assign proc_16_TLF_FIFO_blk[2] = 1'b0;
    assign proc_16_input_sync_blk[2] = 1'b0;
    assign proc_16_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_16[2] = dl_detect_out ? proc_dep_vld_vec_16_reg[2] : (proc_16_data_FIFO_blk[2] | proc_16_data_PIPO_blk[2] | proc_16_start_FIFO_blk[2] | proc_16_TLF_FIFO_blk[2] | proc_16_input_sync_blk[2] | proc_16_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_16_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_16_reg <= proc_dep_vld_vec_16;
        end
    end
    assign in_chan_dep_vld_vec_16[0] = dep_chan_vld_15_16;
    assign in_chan_dep_data_vec_16[263 : 0] = dep_chan_data_15_16;
    assign token_in_vec_16[0] = token_15_16;
    assign in_chan_dep_vld_vec_16[1] = dep_chan_vld_17_16;
    assign in_chan_dep_data_vec_16[527 : 264] = dep_chan_data_17_16;
    assign token_in_vec_16[1] = token_17_16;
    assign in_chan_dep_vld_vec_16[2] = dep_chan_vld_18_16;
    assign in_chan_dep_data_vec_16[791 : 528] = dep_chan_data_18_16;
    assign token_in_vec_16[2] = token_18_16;
    assign dep_chan_vld_16_15 = out_chan_dep_vld_vec_16[0];
    assign dep_chan_data_16_15 = out_chan_dep_data_16;
    assign token_16_15 = token_out_vec_16[0];
    assign dep_chan_vld_16_17 = out_chan_dep_vld_vec_16[1];
    assign dep_chan_data_16_17 = out_chan_dep_data_16;
    assign token_16_17 = token_out_vec_16[1];
    assign dep_chan_vld_16_18 = out_chan_dep_vld_vec_16[2];
    assign dep_chan_data_16_18 = out_chan_dep_data_16;
    assign token_16_18 = token_out_vec_16[2];

    // Process: grp_kernel3_x0_fu_104.B_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(264, 17, 2, 2) top_hls_deadlock_detect_unit_17 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_17),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_17),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_17),
        .token_in_vec(token_in_vec_17),
        .dl_detect_in(dl_detect_out),
        .origin(origin[17]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_17),
        .out_chan_dep_data(out_chan_dep_data_17),
        .token_out_vec(token_out_vec_17),
        .dl_detect_out(dl_in_vec[17]));

    assign proc_17_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L2_in_boundary_x0_U0.fifo_B_B_IO_L2_in_1_x015_blk_n);
    assign proc_17_data_PIPO_blk[0] = 1'b0;
    assign proc_17_start_FIFO_blk[0] = 1'b0;
    assign proc_17_TLF_FIFO_blk[0] = 1'b0;
    assign proc_17_input_sync_blk[0] = 1'b0;
    assign proc_17_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_17[0] = dl_detect_out ? proc_dep_vld_vec_17_reg[0] : (proc_17_data_FIFO_blk[0] | proc_17_data_PIPO_blk[0] | proc_17_start_FIFO_blk[0] | proc_17_TLF_FIFO_blk[0] | proc_17_input_sync_blk[0] | proc_17_output_sync_blk[0]);
    assign proc_17_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.B_IO_L2_in_boundary_x0_U0.fifo_B_PE_0_1_x069_blk_n);
    assign proc_17_data_PIPO_blk[1] = 1'b0;
    assign proc_17_start_FIFO_blk[1] = 1'b0;
    assign proc_17_TLF_FIFO_blk[1] = 1'b0;
    assign proc_17_input_sync_blk[1] = 1'b0;
    assign proc_17_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_17[1] = dl_detect_out ? proc_dep_vld_vec_17_reg[1] : (proc_17_data_FIFO_blk[1] | proc_17_data_PIPO_blk[1] | proc_17_start_FIFO_blk[1] | proc_17_TLF_FIFO_blk[1] | proc_17_input_sync_blk[1] | proc_17_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_17_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_17_reg <= proc_dep_vld_vec_17;
        end
    end
    assign in_chan_dep_vld_vec_17[0] = dep_chan_vld_16_17;
    assign in_chan_dep_data_vec_17[263 : 0] = dep_chan_data_16_17;
    assign token_in_vec_17[0] = token_16_17;
    assign in_chan_dep_vld_vec_17[1] = dep_chan_vld_19_17;
    assign in_chan_dep_data_vec_17[527 : 264] = dep_chan_data_19_17;
    assign token_in_vec_17[1] = token_19_17;
    assign dep_chan_vld_17_16 = out_chan_dep_vld_vec_17[0];
    assign dep_chan_data_17_16 = out_chan_dep_data_17;
    assign token_17_16 = token_out_vec_17[0];
    assign dep_chan_vld_17_19 = out_chan_dep_vld_vec_17[1];
    assign dep_chan_data_17_19 = out_chan_dep_data_17;
    assign token_17_19 = token_out_vec_17[1];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 18, 5, 5) top_hls_deadlock_detect_unit_18 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_18),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_18),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_18),
        .token_in_vec(token_in_vec_18),
        .dl_detect_in(dl_detect_out),
        .origin(origin[18]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_18),
        .out_chan_dep_data(out_chan_dep_data_18),
        .token_out_vec(token_out_vec_18),
        .dl_detect_out(dl_in_vec[18]));

    assign proc_18_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_0_x016_blk_n);
    assign proc_18_data_PIPO_blk[0] = 1'b0;
    assign proc_18_start_FIFO_blk[0] = 1'b0;
    assign proc_18_TLF_FIFO_blk[0] = 1'b0;
    assign proc_18_input_sync_blk[0] = 1'b0;
    assign proc_18_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_18[0] = dl_detect_out ? proc_dep_vld_vec_18_reg[0] : (proc_18_data_FIFO_blk[0] | proc_18_data_PIPO_blk[0] | proc_18_start_FIFO_blk[0] | proc_18_TLF_FIFO_blk[0] | proc_18_input_sync_blk[0] | proc_18_output_sync_blk[0]);
    assign proc_18_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_1_x017_blk_n);
    assign proc_18_data_PIPO_blk[1] = 1'b0;
    assign proc_18_start_FIFO_blk[1] = 1'b0;
    assign proc_18_TLF_FIFO_blk[1] = 1'b0;
    assign proc_18_input_sync_blk[1] = 1'b0;
    assign proc_18_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_18[1] = dl_detect_out ? proc_dep_vld_vec_18_reg[1] : (proc_18_data_FIFO_blk[1] | proc_18_data_PIPO_blk[1] | proc_18_start_FIFO_blk[1] | proc_18_TLF_FIFO_blk[1] | proc_18_input_sync_blk[1] | proc_18_output_sync_blk[1]);
    assign proc_18_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0.fifo_B_PE_0_0_x055_blk_n);
    assign proc_18_data_PIPO_blk[2] = 1'b0;
    assign proc_18_start_FIFO_blk[2] = 1'b0;
    assign proc_18_TLF_FIFO_blk[2] = 1'b0;
    assign proc_18_input_sync_blk[2] = 1'b0;
    assign proc_18_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_18[2] = dl_detect_out ? proc_dep_vld_vec_18_reg[2] : (proc_18_data_FIFO_blk[2] | proc_18_data_PIPO_blk[2] | proc_18_start_FIFO_blk[2] | proc_18_TLF_FIFO_blk[2] | proc_18_input_sync_blk[2] | proc_18_output_sync_blk[2]);
    assign proc_18_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0.fifo_B_PE_1_0_x056_blk_n);
    assign proc_18_data_PIPO_blk[3] = 1'b0;
    assign proc_18_start_FIFO_blk[3] = 1'b0;
    assign proc_18_TLF_FIFO_blk[3] = 1'b0;
    assign proc_18_input_sync_blk[3] = 1'b0;
    assign proc_18_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_18[3] = dl_detect_out ? proc_dep_vld_vec_18_reg[3] : (proc_18_data_FIFO_blk[3] | proc_18_data_PIPO_blk[3] | proc_18_start_FIFO_blk[3] | proc_18_TLF_FIFO_blk[3] | proc_18_input_sync_blk[3] | proc_18_output_sync_blk[3]);
    assign proc_18_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x083_blk_n);
    assign proc_18_data_PIPO_blk[4] = 1'b0;
    assign proc_18_start_FIFO_blk[4] = 1'b0;
    assign proc_18_TLF_FIFO_blk[4] = 1'b0;
    assign proc_18_input_sync_blk[4] = 1'b0;
    assign proc_18_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_18[4] = dl_detect_out ? proc_dep_vld_vec_18_reg[4] : (proc_18_data_FIFO_blk[4] | proc_18_data_PIPO_blk[4] | proc_18_start_FIFO_blk[4] | proc_18_TLF_FIFO_blk[4] | proc_18_input_sync_blk[4] | proc_18_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_18_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_18_reg <= proc_dep_vld_vec_18;
        end
    end
    assign in_chan_dep_vld_vec_18[0] = dep_chan_vld_2_18;
    assign in_chan_dep_data_vec_18[263 : 0] = dep_chan_data_2_18;
    assign token_in_vec_18[0] = token_2_18;
    assign in_chan_dep_vld_vec_18[1] = dep_chan_vld_16_18;
    assign in_chan_dep_data_vec_18[527 : 264] = dep_chan_data_16_18;
    assign token_in_vec_18[1] = token_16_18;
    assign in_chan_dep_vld_vec_18[2] = dep_chan_vld_19_18;
    assign in_chan_dep_data_vec_18[791 : 528] = dep_chan_data_19_18;
    assign token_in_vec_18[2] = token_19_18;
    assign in_chan_dep_vld_vec_18[3] = dep_chan_vld_20_18;
    assign in_chan_dep_data_vec_18[1055 : 792] = dep_chan_data_20_18;
    assign token_in_vec_18[3] = token_20_18;
    assign in_chan_dep_vld_vec_18[4] = dep_chan_vld_71_18;
    assign in_chan_dep_data_vec_18[1319 : 1056] = dep_chan_data_71_18;
    assign token_in_vec_18[4] = token_71_18;
    assign dep_chan_vld_18_2 = out_chan_dep_vld_vec_18[0];
    assign dep_chan_data_18_2 = out_chan_dep_data_18;
    assign token_18_2 = token_out_vec_18[0];
    assign dep_chan_vld_18_19 = out_chan_dep_vld_vec_18[1];
    assign dep_chan_data_18_19 = out_chan_dep_data_18;
    assign token_18_19 = token_out_vec_18[1];
    assign dep_chan_vld_18_16 = out_chan_dep_vld_vec_18[2];
    assign dep_chan_data_18_16 = out_chan_dep_data_18;
    assign token_18_16 = token_out_vec_18[2];
    assign dep_chan_vld_18_20 = out_chan_dep_vld_vec_18[3];
    assign dep_chan_data_18_20 = out_chan_dep_data_18;
    assign token_18_20 = token_out_vec_18[3];
    assign dep_chan_vld_18_71 = out_chan_dep_vld_vec_18[4];
    assign dep_chan_data_18_71 = out_chan_dep_data_18;
    assign token_18_71 = token_out_vec_18[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 19, 5, 5) top_hls_deadlock_detect_unit_19 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_19),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_19),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_19),
        .token_in_vec(token_in_vec_19),
        .dl_detect_in(dl_detect_out),
        .origin(origin[19]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_19),
        .out_chan_dep_data(out_chan_dep_data_19),
        .token_out_vec(token_out_vec_19),
        .dl_detect_out(dl_in_vec[19]));

    assign proc_19_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_1_x017_blk_n);
    assign proc_19_data_PIPO_blk[0] = 1'b0;
    assign proc_19_start_FIFO_blk[0] = 1'b0;
    assign proc_19_TLF_FIFO_blk[0] = 1'b0;
    assign proc_19_input_sync_blk[0] = 1'b0;
    assign proc_19_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_19[0] = dl_detect_out ? proc_dep_vld_vec_19_reg[0] : (proc_19_data_FIFO_blk[0] | proc_19_data_PIPO_blk[0] | proc_19_start_FIFO_blk[0] | proc_19_TLF_FIFO_blk[0] | proc_19_input_sync_blk[0] | proc_19_output_sync_blk[0]);
    assign proc_19_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_2_x018_blk_n);
    assign proc_19_data_PIPO_blk[1] = 1'b0;
    assign proc_19_start_FIFO_blk[1] = 1'b0;
    assign proc_19_TLF_FIFO_blk[1] = 1'b0;
    assign proc_19_input_sync_blk[1] = 1'b0;
    assign proc_19_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_19[1] = dl_detect_out ? proc_dep_vld_vec_19_reg[1] : (proc_19_data_FIFO_blk[1] | proc_19_data_PIPO_blk[1] | proc_19_start_FIFO_blk[1] | proc_19_TLF_FIFO_blk[1] | proc_19_input_sync_blk[1] | proc_19_output_sync_blk[1]);
    assign proc_19_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0.fifo_B_PE_0_1_x069_blk_n);
    assign proc_19_data_PIPO_blk[2] = 1'b0;
    assign proc_19_start_FIFO_blk[2] = 1'b0;
    assign proc_19_TLF_FIFO_blk[2] = 1'b0;
    assign proc_19_input_sync_blk[2] = 1'b0;
    assign proc_19_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_19[2] = dl_detect_out ? proc_dep_vld_vec_19_reg[2] : (proc_19_data_FIFO_blk[2] | proc_19_data_PIPO_blk[2] | proc_19_start_FIFO_blk[2] | proc_19_TLF_FIFO_blk[2] | proc_19_input_sync_blk[2] | proc_19_output_sync_blk[2]);
    assign proc_19_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0.fifo_B_PE_1_1_x070_blk_n);
    assign proc_19_data_PIPO_blk[3] = 1'b0;
    assign proc_19_start_FIFO_blk[3] = 1'b0;
    assign proc_19_TLF_FIFO_blk[3] = 1'b0;
    assign proc_19_input_sync_blk[3] = 1'b0;
    assign proc_19_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_19[3] = dl_detect_out ? proc_dep_vld_vec_19_reg[3] : (proc_19_data_FIFO_blk[3] | proc_19_data_PIPO_blk[3] | proc_19_start_FIFO_blk[3] | proc_19_TLF_FIFO_blk[3] | proc_19_input_sync_blk[3] | proc_19_output_sync_blk[3]);
    assign proc_19_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_0_1_x0_U0.fifo_C_drain_PE_0_1_x096_blk_n);
    assign proc_19_data_PIPO_blk[4] = 1'b0;
    assign proc_19_start_FIFO_blk[4] = 1'b0;
    assign proc_19_TLF_FIFO_blk[4] = 1'b0;
    assign proc_19_input_sync_blk[4] = 1'b0;
    assign proc_19_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_19[4] = dl_detect_out ? proc_dep_vld_vec_19_reg[4] : (proc_19_data_FIFO_blk[4] | proc_19_data_PIPO_blk[4] | proc_19_start_FIFO_blk[4] | proc_19_TLF_FIFO_blk[4] | proc_19_input_sync_blk[4] | proc_19_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_19_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_19_reg <= proc_dep_vld_vec_19;
        end
    end
    assign in_chan_dep_vld_vec_19[0] = dep_chan_vld_17_19;
    assign in_chan_dep_data_vec_19[263 : 0] = dep_chan_data_17_19;
    assign token_in_vec_19[0] = token_17_19;
    assign in_chan_dep_vld_vec_19[1] = dep_chan_vld_18_19;
    assign in_chan_dep_data_vec_19[527 : 264] = dep_chan_data_18_19;
    assign token_in_vec_19[1] = token_18_19;
    assign in_chan_dep_vld_vec_19[2] = dep_chan_vld_21_19;
    assign in_chan_dep_data_vec_19[791 : 528] = dep_chan_data_21_19;
    assign token_in_vec_19[2] = token_21_19;
    assign in_chan_dep_vld_vec_19[3] = dep_chan_vld_44_19;
    assign in_chan_dep_data_vec_19[1055 : 792] = dep_chan_data_44_19;
    assign token_in_vec_19[3] = token_44_19;
    assign in_chan_dep_vld_vec_19[4] = dep_chan_vld_84_19;
    assign in_chan_dep_data_vec_19[1319 : 1056] = dep_chan_data_84_19;
    assign token_in_vec_19[4] = token_84_19;
    assign dep_chan_vld_19_18 = out_chan_dep_vld_vec_19[0];
    assign dep_chan_data_19_18 = out_chan_dep_data_19;
    assign token_19_18 = token_out_vec_19[0];
    assign dep_chan_vld_19_44 = out_chan_dep_vld_vec_19[1];
    assign dep_chan_data_19_44 = out_chan_dep_data_19;
    assign token_19_44 = token_out_vec_19[1];
    assign dep_chan_vld_19_17 = out_chan_dep_vld_vec_19[2];
    assign dep_chan_data_19_17 = out_chan_dep_data_19;
    assign token_19_17 = token_out_vec_19[2];
    assign dep_chan_vld_19_21 = out_chan_dep_vld_vec_19[3];
    assign dep_chan_data_19_21 = out_chan_dep_data_19;
    assign token_19_21 = token_out_vec_19[3];
    assign dep_chan_vld_19_84 = out_chan_dep_vld_vec_19[4];
    assign dep_chan_data_19_84 = out_chan_dep_data_19;
    assign token_19_84 = token_out_vec_19[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 20, 5, 5) top_hls_deadlock_detect_unit_20 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_20),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_20),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_20),
        .token_in_vec(token_in_vec_20),
        .dl_detect_in(dl_detect_out),
        .origin(origin[20]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_20),
        .out_chan_dep_data(out_chan_dep_data_20),
        .token_out_vec(token_out_vec_20),
        .dl_detect_out(dl_in_vec[20]));

    assign proc_20_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_0_x019_blk_n);
    assign proc_20_data_PIPO_blk[0] = 1'b0;
    assign proc_20_start_FIFO_blk[0] = 1'b0;
    assign proc_20_TLF_FIFO_blk[0] = 1'b0;
    assign proc_20_input_sync_blk[0] = 1'b0;
    assign proc_20_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_20[0] = dl_detect_out ? proc_dep_vld_vec_20_reg[0] : (proc_20_data_FIFO_blk[0] | proc_20_data_PIPO_blk[0] | proc_20_start_FIFO_blk[0] | proc_20_TLF_FIFO_blk[0] | proc_20_input_sync_blk[0] | proc_20_output_sync_blk[0]);
    assign proc_20_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_1_x020_blk_n);
    assign proc_20_data_PIPO_blk[1] = 1'b0;
    assign proc_20_start_FIFO_blk[1] = 1'b0;
    assign proc_20_TLF_FIFO_blk[1] = 1'b0;
    assign proc_20_input_sync_blk[1] = 1'b0;
    assign proc_20_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_20[1] = dl_detect_out ? proc_dep_vld_vec_20_reg[1] : (proc_20_data_FIFO_blk[1] | proc_20_data_PIPO_blk[1] | proc_20_start_FIFO_blk[1] | proc_20_TLF_FIFO_blk[1] | proc_20_input_sync_blk[1] | proc_20_output_sync_blk[1]);
    assign proc_20_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0.fifo_B_PE_1_0_x056_blk_n);
    assign proc_20_data_PIPO_blk[2] = 1'b0;
    assign proc_20_start_FIFO_blk[2] = 1'b0;
    assign proc_20_TLF_FIFO_blk[2] = 1'b0;
    assign proc_20_input_sync_blk[2] = 1'b0;
    assign proc_20_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_20[2] = dl_detect_out ? proc_dep_vld_vec_20_reg[2] : (proc_20_data_FIFO_blk[2] | proc_20_data_PIPO_blk[2] | proc_20_start_FIFO_blk[2] | proc_20_TLF_FIFO_blk[2] | proc_20_input_sync_blk[2] | proc_20_output_sync_blk[2]);
    assign proc_20_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0.fifo_B_PE_2_0_x057_blk_n);
    assign proc_20_data_PIPO_blk[3] = 1'b0;
    assign proc_20_start_FIFO_blk[3] = 1'b0;
    assign proc_20_TLF_FIFO_blk[3] = 1'b0;
    assign proc_20_input_sync_blk[3] = 1'b0;
    assign proc_20_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_20[3] = dl_detect_out ? proc_dep_vld_vec_20_reg[3] : (proc_20_data_FIFO_blk[3] | proc_20_data_PIPO_blk[3] | proc_20_start_FIFO_blk[3] | proc_20_TLF_FIFO_blk[3] | proc_20_input_sync_blk[3] | proc_20_output_sync_blk[3]);
    assign proc_20_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_0_x0_U0.fifo_C_drain_PE_1_0_x084_blk_n);
    assign proc_20_data_PIPO_blk[4] = 1'b0;
    assign proc_20_start_FIFO_blk[4] = 1'b0;
    assign proc_20_TLF_FIFO_blk[4] = 1'b0;
    assign proc_20_input_sync_blk[4] = 1'b0;
    assign proc_20_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_20[4] = dl_detect_out ? proc_dep_vld_vec_20_reg[4] : (proc_20_data_FIFO_blk[4] | proc_20_data_PIPO_blk[4] | proc_20_start_FIFO_blk[4] | proc_20_TLF_FIFO_blk[4] | proc_20_input_sync_blk[4] | proc_20_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_20_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_20_reg <= proc_dep_vld_vec_20;
        end
    end
    assign in_chan_dep_vld_vec_20[0] = dep_chan_vld_3_20;
    assign in_chan_dep_data_vec_20[263 : 0] = dep_chan_data_3_20;
    assign token_in_vec_20[0] = token_3_20;
    assign in_chan_dep_vld_vec_20[1] = dep_chan_vld_18_20;
    assign in_chan_dep_data_vec_20[527 : 264] = dep_chan_data_18_20;
    assign token_in_vec_20[1] = token_18_20;
    assign in_chan_dep_vld_vec_20[2] = dep_chan_vld_21_20;
    assign in_chan_dep_data_vec_20[791 : 528] = dep_chan_data_21_20;
    assign token_in_vec_20[2] = token_21_20;
    assign in_chan_dep_vld_vec_20[3] = dep_chan_vld_22_20;
    assign in_chan_dep_data_vec_20[1055 : 792] = dep_chan_data_22_20;
    assign token_in_vec_20[3] = token_22_20;
    assign in_chan_dep_vld_vec_20[4] = dep_chan_vld_70_20;
    assign in_chan_dep_data_vec_20[1319 : 1056] = dep_chan_data_70_20;
    assign token_in_vec_20[4] = token_70_20;
    assign dep_chan_vld_20_3 = out_chan_dep_vld_vec_20[0];
    assign dep_chan_data_20_3 = out_chan_dep_data_20;
    assign token_20_3 = token_out_vec_20[0];
    assign dep_chan_vld_20_21 = out_chan_dep_vld_vec_20[1];
    assign dep_chan_data_20_21 = out_chan_dep_data_20;
    assign token_20_21 = token_out_vec_20[1];
    assign dep_chan_vld_20_18 = out_chan_dep_vld_vec_20[2];
    assign dep_chan_data_20_18 = out_chan_dep_data_20;
    assign token_20_18 = token_out_vec_20[2];
    assign dep_chan_vld_20_22 = out_chan_dep_vld_vec_20[3];
    assign dep_chan_data_20_22 = out_chan_dep_data_20;
    assign token_20_22 = token_out_vec_20[3];
    assign dep_chan_vld_20_70 = out_chan_dep_vld_vec_20[4];
    assign dep_chan_data_20_70 = out_chan_dep_data_20;
    assign token_20_70 = token_out_vec_20[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 21, 5, 5) top_hls_deadlock_detect_unit_21 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_21),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_21),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_21),
        .token_in_vec(token_in_vec_21),
        .dl_detect_in(dl_detect_out),
        .origin(origin[21]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_21),
        .out_chan_dep_data(out_chan_dep_data_21),
        .token_out_vec(token_out_vec_21),
        .dl_detect_out(dl_in_vec[21]));

    assign proc_21_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_1_x020_blk_n);
    assign proc_21_data_PIPO_blk[0] = 1'b0;
    assign proc_21_start_FIFO_blk[0] = 1'b0;
    assign proc_21_TLF_FIFO_blk[0] = 1'b0;
    assign proc_21_input_sync_blk[0] = 1'b0;
    assign proc_21_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_21[0] = dl_detect_out ? proc_dep_vld_vec_21_reg[0] : (proc_21_data_FIFO_blk[0] | proc_21_data_PIPO_blk[0] | proc_21_start_FIFO_blk[0] | proc_21_TLF_FIFO_blk[0] | proc_21_input_sync_blk[0] | proc_21_output_sync_blk[0]);
    assign proc_21_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_2_x021_blk_n);
    assign proc_21_data_PIPO_blk[1] = 1'b0;
    assign proc_21_start_FIFO_blk[1] = 1'b0;
    assign proc_21_TLF_FIFO_blk[1] = 1'b0;
    assign proc_21_input_sync_blk[1] = 1'b0;
    assign proc_21_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_21[1] = dl_detect_out ? proc_dep_vld_vec_21_reg[1] : (proc_21_data_FIFO_blk[1] | proc_21_data_PIPO_blk[1] | proc_21_start_FIFO_blk[1] | proc_21_TLF_FIFO_blk[1] | proc_21_input_sync_blk[1] | proc_21_output_sync_blk[1]);
    assign proc_21_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0.fifo_B_PE_1_1_x070_blk_n);
    assign proc_21_data_PIPO_blk[2] = 1'b0;
    assign proc_21_start_FIFO_blk[2] = 1'b0;
    assign proc_21_TLF_FIFO_blk[2] = 1'b0;
    assign proc_21_input_sync_blk[2] = 1'b0;
    assign proc_21_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_21[2] = dl_detect_out ? proc_dep_vld_vec_21_reg[2] : (proc_21_data_FIFO_blk[2] | proc_21_data_PIPO_blk[2] | proc_21_start_FIFO_blk[2] | proc_21_TLF_FIFO_blk[2] | proc_21_input_sync_blk[2] | proc_21_output_sync_blk[2]);
    assign proc_21_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0.fifo_B_PE_2_1_x071_blk_n);
    assign proc_21_data_PIPO_blk[3] = 1'b0;
    assign proc_21_start_FIFO_blk[3] = 1'b0;
    assign proc_21_TLF_FIFO_blk[3] = 1'b0;
    assign proc_21_input_sync_blk[3] = 1'b0;
    assign proc_21_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_21[3] = dl_detect_out ? proc_dep_vld_vec_21_reg[3] : (proc_21_data_FIFO_blk[3] | proc_21_data_PIPO_blk[3] | proc_21_start_FIFO_blk[3] | proc_21_TLF_FIFO_blk[3] | proc_21_input_sync_blk[3] | proc_21_output_sync_blk[3]);
    assign proc_21_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x097_blk_n);
    assign proc_21_data_PIPO_blk[4] = 1'b0;
    assign proc_21_start_FIFO_blk[4] = 1'b0;
    assign proc_21_TLF_FIFO_blk[4] = 1'b0;
    assign proc_21_input_sync_blk[4] = 1'b0;
    assign proc_21_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_21[4] = dl_detect_out ? proc_dep_vld_vec_21_reg[4] : (proc_21_data_FIFO_blk[4] | proc_21_data_PIPO_blk[4] | proc_21_start_FIFO_blk[4] | proc_21_TLF_FIFO_blk[4] | proc_21_input_sync_blk[4] | proc_21_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_21_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_21_reg <= proc_dep_vld_vec_21;
        end
    end
    assign in_chan_dep_vld_vec_21[0] = dep_chan_vld_19_21;
    assign in_chan_dep_data_vec_21[263 : 0] = dep_chan_data_19_21;
    assign token_in_vec_21[0] = token_19_21;
    assign in_chan_dep_vld_vec_21[1] = dep_chan_vld_20_21;
    assign in_chan_dep_data_vec_21[527 : 264] = dep_chan_data_20_21;
    assign token_in_vec_21[1] = token_20_21;
    assign in_chan_dep_vld_vec_21[2] = dep_chan_vld_23_21;
    assign in_chan_dep_data_vec_21[791 : 528] = dep_chan_data_23_21;
    assign token_in_vec_21[2] = token_23_21;
    assign in_chan_dep_vld_vec_21[3] = dep_chan_vld_45_21;
    assign in_chan_dep_data_vec_21[1055 : 792] = dep_chan_data_45_21;
    assign token_in_vec_21[3] = token_45_21;
    assign in_chan_dep_vld_vec_21[4] = dep_chan_vld_83_21;
    assign in_chan_dep_data_vec_21[1319 : 1056] = dep_chan_data_83_21;
    assign token_in_vec_21[4] = token_83_21;
    assign dep_chan_vld_21_20 = out_chan_dep_vld_vec_21[0];
    assign dep_chan_data_21_20 = out_chan_dep_data_21;
    assign token_21_20 = token_out_vec_21[0];
    assign dep_chan_vld_21_45 = out_chan_dep_vld_vec_21[1];
    assign dep_chan_data_21_45 = out_chan_dep_data_21;
    assign token_21_45 = token_out_vec_21[1];
    assign dep_chan_vld_21_19 = out_chan_dep_vld_vec_21[2];
    assign dep_chan_data_21_19 = out_chan_dep_data_21;
    assign token_21_19 = token_out_vec_21[2];
    assign dep_chan_vld_21_23 = out_chan_dep_vld_vec_21[3];
    assign dep_chan_data_21_23 = out_chan_dep_data_21;
    assign token_21_23 = token_out_vec_21[3];
    assign dep_chan_vld_21_83 = out_chan_dep_vld_vec_21[4];
    assign dep_chan_data_21_83 = out_chan_dep_data_21;
    assign token_21_83 = token_out_vec_21[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 22, 5, 5) top_hls_deadlock_detect_unit_22 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_22),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_22),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_22),
        .token_in_vec(token_in_vec_22),
        .dl_detect_in(dl_detect_out),
        .origin(origin[22]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_22),
        .out_chan_dep_data(out_chan_dep_data_22),
        .token_out_vec(token_out_vec_22),
        .dl_detect_out(dl_in_vec[22]));

    assign proc_22_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_0_x022_blk_n);
    assign proc_22_data_PIPO_blk[0] = 1'b0;
    assign proc_22_start_FIFO_blk[0] = 1'b0;
    assign proc_22_TLF_FIFO_blk[0] = 1'b0;
    assign proc_22_input_sync_blk[0] = 1'b0;
    assign proc_22_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_22[0] = dl_detect_out ? proc_dep_vld_vec_22_reg[0] : (proc_22_data_FIFO_blk[0] | proc_22_data_PIPO_blk[0] | proc_22_start_FIFO_blk[0] | proc_22_TLF_FIFO_blk[0] | proc_22_input_sync_blk[0] | proc_22_output_sync_blk[0]);
    assign proc_22_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_1_x023_blk_n);
    assign proc_22_data_PIPO_blk[1] = 1'b0;
    assign proc_22_start_FIFO_blk[1] = 1'b0;
    assign proc_22_TLF_FIFO_blk[1] = 1'b0;
    assign proc_22_input_sync_blk[1] = 1'b0;
    assign proc_22_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_22[1] = dl_detect_out ? proc_dep_vld_vec_22_reg[1] : (proc_22_data_FIFO_blk[1] | proc_22_data_PIPO_blk[1] | proc_22_start_FIFO_blk[1] | proc_22_TLF_FIFO_blk[1] | proc_22_input_sync_blk[1] | proc_22_output_sync_blk[1]);
    assign proc_22_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0.fifo_B_PE_2_0_x057_blk_n);
    assign proc_22_data_PIPO_blk[2] = 1'b0;
    assign proc_22_start_FIFO_blk[2] = 1'b0;
    assign proc_22_TLF_FIFO_blk[2] = 1'b0;
    assign proc_22_input_sync_blk[2] = 1'b0;
    assign proc_22_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_22[2] = dl_detect_out ? proc_dep_vld_vec_22_reg[2] : (proc_22_data_FIFO_blk[2] | proc_22_data_PIPO_blk[2] | proc_22_start_FIFO_blk[2] | proc_22_TLF_FIFO_blk[2] | proc_22_input_sync_blk[2] | proc_22_output_sync_blk[2]);
    assign proc_22_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0.fifo_B_PE_3_0_x058_blk_n);
    assign proc_22_data_PIPO_blk[3] = 1'b0;
    assign proc_22_start_FIFO_blk[3] = 1'b0;
    assign proc_22_TLF_FIFO_blk[3] = 1'b0;
    assign proc_22_input_sync_blk[3] = 1'b0;
    assign proc_22_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_22[3] = dl_detect_out ? proc_dep_vld_vec_22_reg[3] : (proc_22_data_FIFO_blk[3] | proc_22_data_PIPO_blk[3] | proc_22_start_FIFO_blk[3] | proc_22_TLF_FIFO_blk[3] | proc_22_input_sync_blk[3] | proc_22_output_sync_blk[3]);
    assign proc_22_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_0_x0_U0.fifo_C_drain_PE_2_0_x085_blk_n);
    assign proc_22_data_PIPO_blk[4] = 1'b0;
    assign proc_22_start_FIFO_blk[4] = 1'b0;
    assign proc_22_TLF_FIFO_blk[4] = 1'b0;
    assign proc_22_input_sync_blk[4] = 1'b0;
    assign proc_22_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_22[4] = dl_detect_out ? proc_dep_vld_vec_22_reg[4] : (proc_22_data_FIFO_blk[4] | proc_22_data_PIPO_blk[4] | proc_22_start_FIFO_blk[4] | proc_22_TLF_FIFO_blk[4] | proc_22_input_sync_blk[4] | proc_22_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_22_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_22_reg <= proc_dep_vld_vec_22;
        end
    end
    assign in_chan_dep_vld_vec_22[0] = dep_chan_vld_4_22;
    assign in_chan_dep_data_vec_22[263 : 0] = dep_chan_data_4_22;
    assign token_in_vec_22[0] = token_4_22;
    assign in_chan_dep_vld_vec_22[1] = dep_chan_vld_20_22;
    assign in_chan_dep_data_vec_22[527 : 264] = dep_chan_data_20_22;
    assign token_in_vec_22[1] = token_20_22;
    assign in_chan_dep_vld_vec_22[2] = dep_chan_vld_23_22;
    assign in_chan_dep_data_vec_22[791 : 528] = dep_chan_data_23_22;
    assign token_in_vec_22[2] = token_23_22;
    assign in_chan_dep_vld_vec_22[3] = dep_chan_vld_24_22;
    assign in_chan_dep_data_vec_22[1055 : 792] = dep_chan_data_24_22;
    assign token_in_vec_22[3] = token_24_22;
    assign in_chan_dep_vld_vec_22[4] = dep_chan_vld_69_22;
    assign in_chan_dep_data_vec_22[1319 : 1056] = dep_chan_data_69_22;
    assign token_in_vec_22[4] = token_69_22;
    assign dep_chan_vld_22_4 = out_chan_dep_vld_vec_22[0];
    assign dep_chan_data_22_4 = out_chan_dep_data_22;
    assign token_22_4 = token_out_vec_22[0];
    assign dep_chan_vld_22_23 = out_chan_dep_vld_vec_22[1];
    assign dep_chan_data_22_23 = out_chan_dep_data_22;
    assign token_22_23 = token_out_vec_22[1];
    assign dep_chan_vld_22_20 = out_chan_dep_vld_vec_22[2];
    assign dep_chan_data_22_20 = out_chan_dep_data_22;
    assign token_22_20 = token_out_vec_22[2];
    assign dep_chan_vld_22_24 = out_chan_dep_vld_vec_22[3];
    assign dep_chan_data_22_24 = out_chan_dep_data_22;
    assign token_22_24 = token_out_vec_22[3];
    assign dep_chan_vld_22_69 = out_chan_dep_vld_vec_22[4];
    assign dep_chan_data_22_69 = out_chan_dep_data_22;
    assign token_22_69 = token_out_vec_22[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 23, 5, 5) top_hls_deadlock_detect_unit_23 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_23),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_23),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_23),
        .token_in_vec(token_in_vec_23),
        .dl_detect_in(dl_detect_out),
        .origin(origin[23]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_23),
        .out_chan_dep_data(out_chan_dep_data_23),
        .token_out_vec(token_out_vec_23),
        .dl_detect_out(dl_in_vec[23]));

    assign proc_23_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_1_x023_blk_n);
    assign proc_23_data_PIPO_blk[0] = 1'b0;
    assign proc_23_start_FIFO_blk[0] = 1'b0;
    assign proc_23_TLF_FIFO_blk[0] = 1'b0;
    assign proc_23_input_sync_blk[0] = 1'b0;
    assign proc_23_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_23[0] = dl_detect_out ? proc_dep_vld_vec_23_reg[0] : (proc_23_data_FIFO_blk[0] | proc_23_data_PIPO_blk[0] | proc_23_start_FIFO_blk[0] | proc_23_TLF_FIFO_blk[0] | proc_23_input_sync_blk[0] | proc_23_output_sync_blk[0]);
    assign proc_23_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_2_x024_blk_n);
    assign proc_23_data_PIPO_blk[1] = 1'b0;
    assign proc_23_start_FIFO_blk[1] = 1'b0;
    assign proc_23_TLF_FIFO_blk[1] = 1'b0;
    assign proc_23_input_sync_blk[1] = 1'b0;
    assign proc_23_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_23[1] = dl_detect_out ? proc_dep_vld_vec_23_reg[1] : (proc_23_data_FIFO_blk[1] | proc_23_data_PIPO_blk[1] | proc_23_start_FIFO_blk[1] | proc_23_TLF_FIFO_blk[1] | proc_23_input_sync_blk[1] | proc_23_output_sync_blk[1]);
    assign proc_23_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0.fifo_B_PE_2_1_x071_blk_n);
    assign proc_23_data_PIPO_blk[2] = 1'b0;
    assign proc_23_start_FIFO_blk[2] = 1'b0;
    assign proc_23_TLF_FIFO_blk[2] = 1'b0;
    assign proc_23_input_sync_blk[2] = 1'b0;
    assign proc_23_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_23[2] = dl_detect_out ? proc_dep_vld_vec_23_reg[2] : (proc_23_data_FIFO_blk[2] | proc_23_data_PIPO_blk[2] | proc_23_start_FIFO_blk[2] | proc_23_TLF_FIFO_blk[2] | proc_23_input_sync_blk[2] | proc_23_output_sync_blk[2]);
    assign proc_23_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0.fifo_B_PE_3_1_x072_blk_n);
    assign proc_23_data_PIPO_blk[3] = 1'b0;
    assign proc_23_start_FIFO_blk[3] = 1'b0;
    assign proc_23_TLF_FIFO_blk[3] = 1'b0;
    assign proc_23_input_sync_blk[3] = 1'b0;
    assign proc_23_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_23[3] = dl_detect_out ? proc_dep_vld_vec_23_reg[3] : (proc_23_data_FIFO_blk[3] | proc_23_data_PIPO_blk[3] | proc_23_start_FIFO_blk[3] | proc_23_TLF_FIFO_blk[3] | proc_23_input_sync_blk[3] | proc_23_output_sync_blk[3]);
    assign proc_23_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_2_1_x0_U0.fifo_C_drain_PE_2_1_x098_blk_n);
    assign proc_23_data_PIPO_blk[4] = 1'b0;
    assign proc_23_start_FIFO_blk[4] = 1'b0;
    assign proc_23_TLF_FIFO_blk[4] = 1'b0;
    assign proc_23_input_sync_blk[4] = 1'b0;
    assign proc_23_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_23[4] = dl_detect_out ? proc_dep_vld_vec_23_reg[4] : (proc_23_data_FIFO_blk[4] | proc_23_data_PIPO_blk[4] | proc_23_start_FIFO_blk[4] | proc_23_TLF_FIFO_blk[4] | proc_23_input_sync_blk[4] | proc_23_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_23_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_23_reg <= proc_dep_vld_vec_23;
        end
    end
    assign in_chan_dep_vld_vec_23[0] = dep_chan_vld_21_23;
    assign in_chan_dep_data_vec_23[263 : 0] = dep_chan_data_21_23;
    assign token_in_vec_23[0] = token_21_23;
    assign in_chan_dep_vld_vec_23[1] = dep_chan_vld_22_23;
    assign in_chan_dep_data_vec_23[527 : 264] = dep_chan_data_22_23;
    assign token_in_vec_23[1] = token_22_23;
    assign in_chan_dep_vld_vec_23[2] = dep_chan_vld_25_23;
    assign in_chan_dep_data_vec_23[791 : 528] = dep_chan_data_25_23;
    assign token_in_vec_23[2] = token_25_23;
    assign in_chan_dep_vld_vec_23[3] = dep_chan_vld_46_23;
    assign in_chan_dep_data_vec_23[1055 : 792] = dep_chan_data_46_23;
    assign token_in_vec_23[3] = token_46_23;
    assign in_chan_dep_vld_vec_23[4] = dep_chan_vld_82_23;
    assign in_chan_dep_data_vec_23[1319 : 1056] = dep_chan_data_82_23;
    assign token_in_vec_23[4] = token_82_23;
    assign dep_chan_vld_23_22 = out_chan_dep_vld_vec_23[0];
    assign dep_chan_data_23_22 = out_chan_dep_data_23;
    assign token_23_22 = token_out_vec_23[0];
    assign dep_chan_vld_23_46 = out_chan_dep_vld_vec_23[1];
    assign dep_chan_data_23_46 = out_chan_dep_data_23;
    assign token_23_46 = token_out_vec_23[1];
    assign dep_chan_vld_23_21 = out_chan_dep_vld_vec_23[2];
    assign dep_chan_data_23_21 = out_chan_dep_data_23;
    assign token_23_21 = token_out_vec_23[2];
    assign dep_chan_vld_23_25 = out_chan_dep_vld_vec_23[3];
    assign dep_chan_data_23_25 = out_chan_dep_data_23;
    assign token_23_25 = token_out_vec_23[3];
    assign dep_chan_vld_23_82 = out_chan_dep_vld_vec_23[4];
    assign dep_chan_data_23_82 = out_chan_dep_data_23;
    assign token_23_82 = token_out_vec_23[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 24, 5, 5) top_hls_deadlock_detect_unit_24 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_24),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_24),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_24),
        .token_in_vec(token_in_vec_24),
        .dl_detect_in(dl_detect_out),
        .origin(origin[24]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_24),
        .out_chan_dep_data(out_chan_dep_data_24),
        .token_out_vec(token_out_vec_24),
        .dl_detect_out(dl_in_vec[24]));

    assign proc_24_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_0_x025_blk_n);
    assign proc_24_data_PIPO_blk[0] = 1'b0;
    assign proc_24_start_FIFO_blk[0] = 1'b0;
    assign proc_24_TLF_FIFO_blk[0] = 1'b0;
    assign proc_24_input_sync_blk[0] = 1'b0;
    assign proc_24_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_24[0] = dl_detect_out ? proc_dep_vld_vec_24_reg[0] : (proc_24_data_FIFO_blk[0] | proc_24_data_PIPO_blk[0] | proc_24_start_FIFO_blk[0] | proc_24_TLF_FIFO_blk[0] | proc_24_input_sync_blk[0] | proc_24_output_sync_blk[0]);
    assign proc_24_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_1_x026_blk_n);
    assign proc_24_data_PIPO_blk[1] = 1'b0;
    assign proc_24_start_FIFO_blk[1] = 1'b0;
    assign proc_24_TLF_FIFO_blk[1] = 1'b0;
    assign proc_24_input_sync_blk[1] = 1'b0;
    assign proc_24_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_24[1] = dl_detect_out ? proc_dep_vld_vec_24_reg[1] : (proc_24_data_FIFO_blk[1] | proc_24_data_PIPO_blk[1] | proc_24_start_FIFO_blk[1] | proc_24_TLF_FIFO_blk[1] | proc_24_input_sync_blk[1] | proc_24_output_sync_blk[1]);
    assign proc_24_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0.fifo_B_PE_3_0_x058_blk_n);
    assign proc_24_data_PIPO_blk[2] = 1'b0;
    assign proc_24_start_FIFO_blk[2] = 1'b0;
    assign proc_24_TLF_FIFO_blk[2] = 1'b0;
    assign proc_24_input_sync_blk[2] = 1'b0;
    assign proc_24_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_24[2] = dl_detect_out ? proc_dep_vld_vec_24_reg[2] : (proc_24_data_FIFO_blk[2] | proc_24_data_PIPO_blk[2] | proc_24_start_FIFO_blk[2] | proc_24_TLF_FIFO_blk[2] | proc_24_input_sync_blk[2] | proc_24_output_sync_blk[2]);
    assign proc_24_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0.fifo_B_PE_4_0_x059_blk_n);
    assign proc_24_data_PIPO_blk[3] = 1'b0;
    assign proc_24_start_FIFO_blk[3] = 1'b0;
    assign proc_24_TLF_FIFO_blk[3] = 1'b0;
    assign proc_24_input_sync_blk[3] = 1'b0;
    assign proc_24_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_24[3] = dl_detect_out ? proc_dep_vld_vec_24_reg[3] : (proc_24_data_FIFO_blk[3] | proc_24_data_PIPO_blk[3] | proc_24_start_FIFO_blk[3] | proc_24_TLF_FIFO_blk[3] | proc_24_input_sync_blk[3] | proc_24_output_sync_blk[3]);
    assign proc_24_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_0_x0_U0.fifo_C_drain_PE_3_0_x086_blk_n);
    assign proc_24_data_PIPO_blk[4] = 1'b0;
    assign proc_24_start_FIFO_blk[4] = 1'b0;
    assign proc_24_TLF_FIFO_blk[4] = 1'b0;
    assign proc_24_input_sync_blk[4] = 1'b0;
    assign proc_24_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_24[4] = dl_detect_out ? proc_dep_vld_vec_24_reg[4] : (proc_24_data_FIFO_blk[4] | proc_24_data_PIPO_blk[4] | proc_24_start_FIFO_blk[4] | proc_24_TLF_FIFO_blk[4] | proc_24_input_sync_blk[4] | proc_24_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_24_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_24_reg <= proc_dep_vld_vec_24;
        end
    end
    assign in_chan_dep_vld_vec_24[0] = dep_chan_vld_5_24;
    assign in_chan_dep_data_vec_24[263 : 0] = dep_chan_data_5_24;
    assign token_in_vec_24[0] = token_5_24;
    assign in_chan_dep_vld_vec_24[1] = dep_chan_vld_22_24;
    assign in_chan_dep_data_vec_24[527 : 264] = dep_chan_data_22_24;
    assign token_in_vec_24[1] = token_22_24;
    assign in_chan_dep_vld_vec_24[2] = dep_chan_vld_25_24;
    assign in_chan_dep_data_vec_24[791 : 528] = dep_chan_data_25_24;
    assign token_in_vec_24[2] = token_25_24;
    assign in_chan_dep_vld_vec_24[3] = dep_chan_vld_26_24;
    assign in_chan_dep_data_vec_24[1055 : 792] = dep_chan_data_26_24;
    assign token_in_vec_24[3] = token_26_24;
    assign in_chan_dep_vld_vec_24[4] = dep_chan_vld_68_24;
    assign in_chan_dep_data_vec_24[1319 : 1056] = dep_chan_data_68_24;
    assign token_in_vec_24[4] = token_68_24;
    assign dep_chan_vld_24_5 = out_chan_dep_vld_vec_24[0];
    assign dep_chan_data_24_5 = out_chan_dep_data_24;
    assign token_24_5 = token_out_vec_24[0];
    assign dep_chan_vld_24_25 = out_chan_dep_vld_vec_24[1];
    assign dep_chan_data_24_25 = out_chan_dep_data_24;
    assign token_24_25 = token_out_vec_24[1];
    assign dep_chan_vld_24_22 = out_chan_dep_vld_vec_24[2];
    assign dep_chan_data_24_22 = out_chan_dep_data_24;
    assign token_24_22 = token_out_vec_24[2];
    assign dep_chan_vld_24_26 = out_chan_dep_vld_vec_24[3];
    assign dep_chan_data_24_26 = out_chan_dep_data_24;
    assign token_24_26 = token_out_vec_24[3];
    assign dep_chan_vld_24_68 = out_chan_dep_vld_vec_24[4];
    assign dep_chan_data_24_68 = out_chan_dep_data_24;
    assign token_24_68 = token_out_vec_24[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 25, 5, 5) top_hls_deadlock_detect_unit_25 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_25),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_25),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_25),
        .token_in_vec(token_in_vec_25),
        .dl_detect_in(dl_detect_out),
        .origin(origin[25]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_25),
        .out_chan_dep_data(out_chan_dep_data_25),
        .token_out_vec(token_out_vec_25),
        .dl_detect_out(dl_in_vec[25]));

    assign proc_25_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_1_x026_blk_n);
    assign proc_25_data_PIPO_blk[0] = 1'b0;
    assign proc_25_start_FIFO_blk[0] = 1'b0;
    assign proc_25_TLF_FIFO_blk[0] = 1'b0;
    assign proc_25_input_sync_blk[0] = 1'b0;
    assign proc_25_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_25[0] = dl_detect_out ? proc_dep_vld_vec_25_reg[0] : (proc_25_data_FIFO_blk[0] | proc_25_data_PIPO_blk[0] | proc_25_start_FIFO_blk[0] | proc_25_TLF_FIFO_blk[0] | proc_25_input_sync_blk[0] | proc_25_output_sync_blk[0]);
    assign proc_25_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_2_x027_blk_n);
    assign proc_25_data_PIPO_blk[1] = 1'b0;
    assign proc_25_start_FIFO_blk[1] = 1'b0;
    assign proc_25_TLF_FIFO_blk[1] = 1'b0;
    assign proc_25_input_sync_blk[1] = 1'b0;
    assign proc_25_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_25[1] = dl_detect_out ? proc_dep_vld_vec_25_reg[1] : (proc_25_data_FIFO_blk[1] | proc_25_data_PIPO_blk[1] | proc_25_start_FIFO_blk[1] | proc_25_TLF_FIFO_blk[1] | proc_25_input_sync_blk[1] | proc_25_output_sync_blk[1]);
    assign proc_25_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0.fifo_B_PE_3_1_x072_blk_n);
    assign proc_25_data_PIPO_blk[2] = 1'b0;
    assign proc_25_start_FIFO_blk[2] = 1'b0;
    assign proc_25_TLF_FIFO_blk[2] = 1'b0;
    assign proc_25_input_sync_blk[2] = 1'b0;
    assign proc_25_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_25[2] = dl_detect_out ? proc_dep_vld_vec_25_reg[2] : (proc_25_data_FIFO_blk[2] | proc_25_data_PIPO_blk[2] | proc_25_start_FIFO_blk[2] | proc_25_TLF_FIFO_blk[2] | proc_25_input_sync_blk[2] | proc_25_output_sync_blk[2]);
    assign proc_25_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0.fifo_B_PE_4_1_x073_blk_n);
    assign proc_25_data_PIPO_blk[3] = 1'b0;
    assign proc_25_start_FIFO_blk[3] = 1'b0;
    assign proc_25_TLF_FIFO_blk[3] = 1'b0;
    assign proc_25_input_sync_blk[3] = 1'b0;
    assign proc_25_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_25[3] = dl_detect_out ? proc_dep_vld_vec_25_reg[3] : (proc_25_data_FIFO_blk[3] | proc_25_data_PIPO_blk[3] | proc_25_start_FIFO_blk[3] | proc_25_TLF_FIFO_blk[3] | proc_25_input_sync_blk[3] | proc_25_output_sync_blk[3]);
    assign proc_25_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_3_1_x0_U0.fifo_C_drain_PE_3_1_x099_blk_n);
    assign proc_25_data_PIPO_blk[4] = 1'b0;
    assign proc_25_start_FIFO_blk[4] = 1'b0;
    assign proc_25_TLF_FIFO_blk[4] = 1'b0;
    assign proc_25_input_sync_blk[4] = 1'b0;
    assign proc_25_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_25[4] = dl_detect_out ? proc_dep_vld_vec_25_reg[4] : (proc_25_data_FIFO_blk[4] | proc_25_data_PIPO_blk[4] | proc_25_start_FIFO_blk[4] | proc_25_TLF_FIFO_blk[4] | proc_25_input_sync_blk[4] | proc_25_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_25_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_25_reg <= proc_dep_vld_vec_25;
        end
    end
    assign in_chan_dep_vld_vec_25[0] = dep_chan_vld_23_25;
    assign in_chan_dep_data_vec_25[263 : 0] = dep_chan_data_23_25;
    assign token_in_vec_25[0] = token_23_25;
    assign in_chan_dep_vld_vec_25[1] = dep_chan_vld_24_25;
    assign in_chan_dep_data_vec_25[527 : 264] = dep_chan_data_24_25;
    assign token_in_vec_25[1] = token_24_25;
    assign in_chan_dep_vld_vec_25[2] = dep_chan_vld_27_25;
    assign in_chan_dep_data_vec_25[791 : 528] = dep_chan_data_27_25;
    assign token_in_vec_25[2] = token_27_25;
    assign in_chan_dep_vld_vec_25[3] = dep_chan_vld_47_25;
    assign in_chan_dep_data_vec_25[1055 : 792] = dep_chan_data_47_25;
    assign token_in_vec_25[3] = token_47_25;
    assign in_chan_dep_vld_vec_25[4] = dep_chan_vld_81_25;
    assign in_chan_dep_data_vec_25[1319 : 1056] = dep_chan_data_81_25;
    assign token_in_vec_25[4] = token_81_25;
    assign dep_chan_vld_25_24 = out_chan_dep_vld_vec_25[0];
    assign dep_chan_data_25_24 = out_chan_dep_data_25;
    assign token_25_24 = token_out_vec_25[0];
    assign dep_chan_vld_25_47 = out_chan_dep_vld_vec_25[1];
    assign dep_chan_data_25_47 = out_chan_dep_data_25;
    assign token_25_47 = token_out_vec_25[1];
    assign dep_chan_vld_25_23 = out_chan_dep_vld_vec_25[2];
    assign dep_chan_data_25_23 = out_chan_dep_data_25;
    assign token_25_23 = token_out_vec_25[2];
    assign dep_chan_vld_25_27 = out_chan_dep_vld_vec_25[3];
    assign dep_chan_data_25_27 = out_chan_dep_data_25;
    assign token_25_27 = token_out_vec_25[3];
    assign dep_chan_vld_25_81 = out_chan_dep_vld_vec_25[4];
    assign dep_chan_data_25_81 = out_chan_dep_data_25;
    assign token_25_81 = token_out_vec_25[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 26, 5, 5) top_hls_deadlock_detect_unit_26 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_26),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_26),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_26),
        .token_in_vec(token_in_vec_26),
        .dl_detect_in(dl_detect_out),
        .origin(origin[26]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_26),
        .out_chan_dep_data(out_chan_dep_data_26),
        .token_out_vec(token_out_vec_26),
        .dl_detect_out(dl_in_vec[26]));

    assign proc_26_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_0_x028_blk_n);
    assign proc_26_data_PIPO_blk[0] = 1'b0;
    assign proc_26_start_FIFO_blk[0] = 1'b0;
    assign proc_26_TLF_FIFO_blk[0] = 1'b0;
    assign proc_26_input_sync_blk[0] = 1'b0;
    assign proc_26_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_26[0] = dl_detect_out ? proc_dep_vld_vec_26_reg[0] : (proc_26_data_FIFO_blk[0] | proc_26_data_PIPO_blk[0] | proc_26_start_FIFO_blk[0] | proc_26_TLF_FIFO_blk[0] | proc_26_input_sync_blk[0] | proc_26_output_sync_blk[0]);
    assign proc_26_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_1_x029_blk_n);
    assign proc_26_data_PIPO_blk[1] = 1'b0;
    assign proc_26_start_FIFO_blk[1] = 1'b0;
    assign proc_26_TLF_FIFO_blk[1] = 1'b0;
    assign proc_26_input_sync_blk[1] = 1'b0;
    assign proc_26_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_26[1] = dl_detect_out ? proc_dep_vld_vec_26_reg[1] : (proc_26_data_FIFO_blk[1] | proc_26_data_PIPO_blk[1] | proc_26_start_FIFO_blk[1] | proc_26_TLF_FIFO_blk[1] | proc_26_input_sync_blk[1] | proc_26_output_sync_blk[1]);
    assign proc_26_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0.fifo_B_PE_4_0_x059_blk_n);
    assign proc_26_data_PIPO_blk[2] = 1'b0;
    assign proc_26_start_FIFO_blk[2] = 1'b0;
    assign proc_26_TLF_FIFO_blk[2] = 1'b0;
    assign proc_26_input_sync_blk[2] = 1'b0;
    assign proc_26_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_26[2] = dl_detect_out ? proc_dep_vld_vec_26_reg[2] : (proc_26_data_FIFO_blk[2] | proc_26_data_PIPO_blk[2] | proc_26_start_FIFO_blk[2] | proc_26_TLF_FIFO_blk[2] | proc_26_input_sync_blk[2] | proc_26_output_sync_blk[2]);
    assign proc_26_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0.fifo_B_PE_5_0_x060_blk_n);
    assign proc_26_data_PIPO_blk[3] = 1'b0;
    assign proc_26_start_FIFO_blk[3] = 1'b0;
    assign proc_26_TLF_FIFO_blk[3] = 1'b0;
    assign proc_26_input_sync_blk[3] = 1'b0;
    assign proc_26_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_26[3] = dl_detect_out ? proc_dep_vld_vec_26_reg[3] : (proc_26_data_FIFO_blk[3] | proc_26_data_PIPO_blk[3] | proc_26_start_FIFO_blk[3] | proc_26_TLF_FIFO_blk[3] | proc_26_input_sync_blk[3] | proc_26_output_sync_blk[3]);
    assign proc_26_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_0_x0_U0.fifo_C_drain_PE_4_0_x087_blk_n);
    assign proc_26_data_PIPO_blk[4] = 1'b0;
    assign proc_26_start_FIFO_blk[4] = 1'b0;
    assign proc_26_TLF_FIFO_blk[4] = 1'b0;
    assign proc_26_input_sync_blk[4] = 1'b0;
    assign proc_26_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_26[4] = dl_detect_out ? proc_dep_vld_vec_26_reg[4] : (proc_26_data_FIFO_blk[4] | proc_26_data_PIPO_blk[4] | proc_26_start_FIFO_blk[4] | proc_26_TLF_FIFO_blk[4] | proc_26_input_sync_blk[4] | proc_26_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_26_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_26_reg <= proc_dep_vld_vec_26;
        end
    end
    assign in_chan_dep_vld_vec_26[0] = dep_chan_vld_6_26;
    assign in_chan_dep_data_vec_26[263 : 0] = dep_chan_data_6_26;
    assign token_in_vec_26[0] = token_6_26;
    assign in_chan_dep_vld_vec_26[1] = dep_chan_vld_24_26;
    assign in_chan_dep_data_vec_26[527 : 264] = dep_chan_data_24_26;
    assign token_in_vec_26[1] = token_24_26;
    assign in_chan_dep_vld_vec_26[2] = dep_chan_vld_27_26;
    assign in_chan_dep_data_vec_26[791 : 528] = dep_chan_data_27_26;
    assign token_in_vec_26[2] = token_27_26;
    assign in_chan_dep_vld_vec_26[3] = dep_chan_vld_28_26;
    assign in_chan_dep_data_vec_26[1055 : 792] = dep_chan_data_28_26;
    assign token_in_vec_26[3] = token_28_26;
    assign in_chan_dep_vld_vec_26[4] = dep_chan_vld_67_26;
    assign in_chan_dep_data_vec_26[1319 : 1056] = dep_chan_data_67_26;
    assign token_in_vec_26[4] = token_67_26;
    assign dep_chan_vld_26_6 = out_chan_dep_vld_vec_26[0];
    assign dep_chan_data_26_6 = out_chan_dep_data_26;
    assign token_26_6 = token_out_vec_26[0];
    assign dep_chan_vld_26_27 = out_chan_dep_vld_vec_26[1];
    assign dep_chan_data_26_27 = out_chan_dep_data_26;
    assign token_26_27 = token_out_vec_26[1];
    assign dep_chan_vld_26_24 = out_chan_dep_vld_vec_26[2];
    assign dep_chan_data_26_24 = out_chan_dep_data_26;
    assign token_26_24 = token_out_vec_26[2];
    assign dep_chan_vld_26_28 = out_chan_dep_vld_vec_26[3];
    assign dep_chan_data_26_28 = out_chan_dep_data_26;
    assign token_26_28 = token_out_vec_26[3];
    assign dep_chan_vld_26_67 = out_chan_dep_vld_vec_26[4];
    assign dep_chan_data_26_67 = out_chan_dep_data_26;
    assign token_26_67 = token_out_vec_26[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 27, 5, 5) top_hls_deadlock_detect_unit_27 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_27),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_27),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_27),
        .token_in_vec(token_in_vec_27),
        .dl_detect_in(dl_detect_out),
        .origin(origin[27]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_27),
        .out_chan_dep_data(out_chan_dep_data_27),
        .token_out_vec(token_out_vec_27),
        .dl_detect_out(dl_in_vec[27]));

    assign proc_27_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_1_x029_blk_n);
    assign proc_27_data_PIPO_blk[0] = 1'b0;
    assign proc_27_start_FIFO_blk[0] = 1'b0;
    assign proc_27_TLF_FIFO_blk[0] = 1'b0;
    assign proc_27_input_sync_blk[0] = 1'b0;
    assign proc_27_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_27[0] = dl_detect_out ? proc_dep_vld_vec_27_reg[0] : (proc_27_data_FIFO_blk[0] | proc_27_data_PIPO_blk[0] | proc_27_start_FIFO_blk[0] | proc_27_TLF_FIFO_blk[0] | proc_27_input_sync_blk[0] | proc_27_output_sync_blk[0]);
    assign proc_27_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_2_x030_blk_n);
    assign proc_27_data_PIPO_blk[1] = 1'b0;
    assign proc_27_start_FIFO_blk[1] = 1'b0;
    assign proc_27_TLF_FIFO_blk[1] = 1'b0;
    assign proc_27_input_sync_blk[1] = 1'b0;
    assign proc_27_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_27[1] = dl_detect_out ? proc_dep_vld_vec_27_reg[1] : (proc_27_data_FIFO_blk[1] | proc_27_data_PIPO_blk[1] | proc_27_start_FIFO_blk[1] | proc_27_TLF_FIFO_blk[1] | proc_27_input_sync_blk[1] | proc_27_output_sync_blk[1]);
    assign proc_27_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0.fifo_B_PE_4_1_x073_blk_n);
    assign proc_27_data_PIPO_blk[2] = 1'b0;
    assign proc_27_start_FIFO_blk[2] = 1'b0;
    assign proc_27_TLF_FIFO_blk[2] = 1'b0;
    assign proc_27_input_sync_blk[2] = 1'b0;
    assign proc_27_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_27[2] = dl_detect_out ? proc_dep_vld_vec_27_reg[2] : (proc_27_data_FIFO_blk[2] | proc_27_data_PIPO_blk[2] | proc_27_start_FIFO_blk[2] | proc_27_TLF_FIFO_blk[2] | proc_27_input_sync_blk[2] | proc_27_output_sync_blk[2]);
    assign proc_27_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0.fifo_B_PE_5_1_x074_blk_n);
    assign proc_27_data_PIPO_blk[3] = 1'b0;
    assign proc_27_start_FIFO_blk[3] = 1'b0;
    assign proc_27_TLF_FIFO_blk[3] = 1'b0;
    assign proc_27_input_sync_blk[3] = 1'b0;
    assign proc_27_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_27[3] = dl_detect_out ? proc_dep_vld_vec_27_reg[3] : (proc_27_data_FIFO_blk[3] | proc_27_data_PIPO_blk[3] | proc_27_start_FIFO_blk[3] | proc_27_TLF_FIFO_blk[3] | proc_27_input_sync_blk[3] | proc_27_output_sync_blk[3]);
    assign proc_27_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_4_1_x0_U0.fifo_C_drain_PE_4_1_x0100_blk_n);
    assign proc_27_data_PIPO_blk[4] = 1'b0;
    assign proc_27_start_FIFO_blk[4] = 1'b0;
    assign proc_27_TLF_FIFO_blk[4] = 1'b0;
    assign proc_27_input_sync_blk[4] = 1'b0;
    assign proc_27_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_27[4] = dl_detect_out ? proc_dep_vld_vec_27_reg[4] : (proc_27_data_FIFO_blk[4] | proc_27_data_PIPO_blk[4] | proc_27_start_FIFO_blk[4] | proc_27_TLF_FIFO_blk[4] | proc_27_input_sync_blk[4] | proc_27_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_27_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_27_reg <= proc_dep_vld_vec_27;
        end
    end
    assign in_chan_dep_vld_vec_27[0] = dep_chan_vld_25_27;
    assign in_chan_dep_data_vec_27[263 : 0] = dep_chan_data_25_27;
    assign token_in_vec_27[0] = token_25_27;
    assign in_chan_dep_vld_vec_27[1] = dep_chan_vld_26_27;
    assign in_chan_dep_data_vec_27[527 : 264] = dep_chan_data_26_27;
    assign token_in_vec_27[1] = token_26_27;
    assign in_chan_dep_vld_vec_27[2] = dep_chan_vld_29_27;
    assign in_chan_dep_data_vec_27[791 : 528] = dep_chan_data_29_27;
    assign token_in_vec_27[2] = token_29_27;
    assign in_chan_dep_vld_vec_27[3] = dep_chan_vld_48_27;
    assign in_chan_dep_data_vec_27[1055 : 792] = dep_chan_data_48_27;
    assign token_in_vec_27[3] = token_48_27;
    assign in_chan_dep_vld_vec_27[4] = dep_chan_vld_80_27;
    assign in_chan_dep_data_vec_27[1319 : 1056] = dep_chan_data_80_27;
    assign token_in_vec_27[4] = token_80_27;
    assign dep_chan_vld_27_26 = out_chan_dep_vld_vec_27[0];
    assign dep_chan_data_27_26 = out_chan_dep_data_27;
    assign token_27_26 = token_out_vec_27[0];
    assign dep_chan_vld_27_48 = out_chan_dep_vld_vec_27[1];
    assign dep_chan_data_27_48 = out_chan_dep_data_27;
    assign token_27_48 = token_out_vec_27[1];
    assign dep_chan_vld_27_25 = out_chan_dep_vld_vec_27[2];
    assign dep_chan_data_27_25 = out_chan_dep_data_27;
    assign token_27_25 = token_out_vec_27[2];
    assign dep_chan_vld_27_29 = out_chan_dep_vld_vec_27[3];
    assign dep_chan_data_27_29 = out_chan_dep_data_27;
    assign token_27_29 = token_out_vec_27[3];
    assign dep_chan_vld_27_80 = out_chan_dep_vld_vec_27[4];
    assign dep_chan_data_27_80 = out_chan_dep_data_27;
    assign token_27_80 = token_out_vec_27[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 28, 5, 5) top_hls_deadlock_detect_unit_28 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_28),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_28),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_28),
        .token_in_vec(token_in_vec_28),
        .dl_detect_in(dl_detect_out),
        .origin(origin[28]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_28),
        .out_chan_dep_data(out_chan_dep_data_28),
        .token_out_vec(token_out_vec_28),
        .dl_detect_out(dl_in_vec[28]));

    assign proc_28_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_0_x031_blk_n);
    assign proc_28_data_PIPO_blk[0] = 1'b0;
    assign proc_28_start_FIFO_blk[0] = 1'b0;
    assign proc_28_TLF_FIFO_blk[0] = 1'b0;
    assign proc_28_input_sync_blk[0] = 1'b0;
    assign proc_28_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_28[0] = dl_detect_out ? proc_dep_vld_vec_28_reg[0] : (proc_28_data_FIFO_blk[0] | proc_28_data_PIPO_blk[0] | proc_28_start_FIFO_blk[0] | proc_28_TLF_FIFO_blk[0] | proc_28_input_sync_blk[0] | proc_28_output_sync_blk[0]);
    assign proc_28_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_1_x032_blk_n);
    assign proc_28_data_PIPO_blk[1] = 1'b0;
    assign proc_28_start_FIFO_blk[1] = 1'b0;
    assign proc_28_TLF_FIFO_blk[1] = 1'b0;
    assign proc_28_input_sync_blk[1] = 1'b0;
    assign proc_28_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_28[1] = dl_detect_out ? proc_dep_vld_vec_28_reg[1] : (proc_28_data_FIFO_blk[1] | proc_28_data_PIPO_blk[1] | proc_28_start_FIFO_blk[1] | proc_28_TLF_FIFO_blk[1] | proc_28_input_sync_blk[1] | proc_28_output_sync_blk[1]);
    assign proc_28_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0.fifo_B_PE_5_0_x060_blk_n);
    assign proc_28_data_PIPO_blk[2] = 1'b0;
    assign proc_28_start_FIFO_blk[2] = 1'b0;
    assign proc_28_TLF_FIFO_blk[2] = 1'b0;
    assign proc_28_input_sync_blk[2] = 1'b0;
    assign proc_28_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_28[2] = dl_detect_out ? proc_dep_vld_vec_28_reg[2] : (proc_28_data_FIFO_blk[2] | proc_28_data_PIPO_blk[2] | proc_28_start_FIFO_blk[2] | proc_28_TLF_FIFO_blk[2] | proc_28_input_sync_blk[2] | proc_28_output_sync_blk[2]);
    assign proc_28_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0.fifo_B_PE_6_0_x061_blk_n);
    assign proc_28_data_PIPO_blk[3] = 1'b0;
    assign proc_28_start_FIFO_blk[3] = 1'b0;
    assign proc_28_TLF_FIFO_blk[3] = 1'b0;
    assign proc_28_input_sync_blk[3] = 1'b0;
    assign proc_28_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_28[3] = dl_detect_out ? proc_dep_vld_vec_28_reg[3] : (proc_28_data_FIFO_blk[3] | proc_28_data_PIPO_blk[3] | proc_28_start_FIFO_blk[3] | proc_28_TLF_FIFO_blk[3] | proc_28_input_sync_blk[3] | proc_28_output_sync_blk[3]);
    assign proc_28_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_0_x0_U0.fifo_C_drain_PE_5_0_x088_blk_n);
    assign proc_28_data_PIPO_blk[4] = 1'b0;
    assign proc_28_start_FIFO_blk[4] = 1'b0;
    assign proc_28_TLF_FIFO_blk[4] = 1'b0;
    assign proc_28_input_sync_blk[4] = 1'b0;
    assign proc_28_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_28[4] = dl_detect_out ? proc_dep_vld_vec_28_reg[4] : (proc_28_data_FIFO_blk[4] | proc_28_data_PIPO_blk[4] | proc_28_start_FIFO_blk[4] | proc_28_TLF_FIFO_blk[4] | proc_28_input_sync_blk[4] | proc_28_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_28_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_28_reg <= proc_dep_vld_vec_28;
        end
    end
    assign in_chan_dep_vld_vec_28[0] = dep_chan_vld_7_28;
    assign in_chan_dep_data_vec_28[263 : 0] = dep_chan_data_7_28;
    assign token_in_vec_28[0] = token_7_28;
    assign in_chan_dep_vld_vec_28[1] = dep_chan_vld_26_28;
    assign in_chan_dep_data_vec_28[527 : 264] = dep_chan_data_26_28;
    assign token_in_vec_28[1] = token_26_28;
    assign in_chan_dep_vld_vec_28[2] = dep_chan_vld_29_28;
    assign in_chan_dep_data_vec_28[791 : 528] = dep_chan_data_29_28;
    assign token_in_vec_28[2] = token_29_28;
    assign in_chan_dep_vld_vec_28[3] = dep_chan_vld_30_28;
    assign in_chan_dep_data_vec_28[1055 : 792] = dep_chan_data_30_28;
    assign token_in_vec_28[3] = token_30_28;
    assign in_chan_dep_vld_vec_28[4] = dep_chan_vld_66_28;
    assign in_chan_dep_data_vec_28[1319 : 1056] = dep_chan_data_66_28;
    assign token_in_vec_28[4] = token_66_28;
    assign dep_chan_vld_28_7 = out_chan_dep_vld_vec_28[0];
    assign dep_chan_data_28_7 = out_chan_dep_data_28;
    assign token_28_7 = token_out_vec_28[0];
    assign dep_chan_vld_28_29 = out_chan_dep_vld_vec_28[1];
    assign dep_chan_data_28_29 = out_chan_dep_data_28;
    assign token_28_29 = token_out_vec_28[1];
    assign dep_chan_vld_28_26 = out_chan_dep_vld_vec_28[2];
    assign dep_chan_data_28_26 = out_chan_dep_data_28;
    assign token_28_26 = token_out_vec_28[2];
    assign dep_chan_vld_28_30 = out_chan_dep_vld_vec_28[3];
    assign dep_chan_data_28_30 = out_chan_dep_data_28;
    assign token_28_30 = token_out_vec_28[3];
    assign dep_chan_vld_28_66 = out_chan_dep_vld_vec_28[4];
    assign dep_chan_data_28_66 = out_chan_dep_data_28;
    assign token_28_66 = token_out_vec_28[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 29, 5, 5) top_hls_deadlock_detect_unit_29 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_29),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_29),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_29),
        .token_in_vec(token_in_vec_29),
        .dl_detect_in(dl_detect_out),
        .origin(origin[29]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_29),
        .out_chan_dep_data(out_chan_dep_data_29),
        .token_out_vec(token_out_vec_29),
        .dl_detect_out(dl_in_vec[29]));

    assign proc_29_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_1_x032_blk_n);
    assign proc_29_data_PIPO_blk[0] = 1'b0;
    assign proc_29_start_FIFO_blk[0] = 1'b0;
    assign proc_29_TLF_FIFO_blk[0] = 1'b0;
    assign proc_29_input_sync_blk[0] = 1'b0;
    assign proc_29_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_29[0] = dl_detect_out ? proc_dep_vld_vec_29_reg[0] : (proc_29_data_FIFO_blk[0] | proc_29_data_PIPO_blk[0] | proc_29_start_FIFO_blk[0] | proc_29_TLF_FIFO_blk[0] | proc_29_input_sync_blk[0] | proc_29_output_sync_blk[0]);
    assign proc_29_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_2_x033_blk_n);
    assign proc_29_data_PIPO_blk[1] = 1'b0;
    assign proc_29_start_FIFO_blk[1] = 1'b0;
    assign proc_29_TLF_FIFO_blk[1] = 1'b0;
    assign proc_29_input_sync_blk[1] = 1'b0;
    assign proc_29_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_29[1] = dl_detect_out ? proc_dep_vld_vec_29_reg[1] : (proc_29_data_FIFO_blk[1] | proc_29_data_PIPO_blk[1] | proc_29_start_FIFO_blk[1] | proc_29_TLF_FIFO_blk[1] | proc_29_input_sync_blk[1] | proc_29_output_sync_blk[1]);
    assign proc_29_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0.fifo_B_PE_5_1_x074_blk_n);
    assign proc_29_data_PIPO_blk[2] = 1'b0;
    assign proc_29_start_FIFO_blk[2] = 1'b0;
    assign proc_29_TLF_FIFO_blk[2] = 1'b0;
    assign proc_29_input_sync_blk[2] = 1'b0;
    assign proc_29_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_29[2] = dl_detect_out ? proc_dep_vld_vec_29_reg[2] : (proc_29_data_FIFO_blk[2] | proc_29_data_PIPO_blk[2] | proc_29_start_FIFO_blk[2] | proc_29_TLF_FIFO_blk[2] | proc_29_input_sync_blk[2] | proc_29_output_sync_blk[2]);
    assign proc_29_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0.fifo_B_PE_6_1_x075_blk_n);
    assign proc_29_data_PIPO_blk[3] = 1'b0;
    assign proc_29_start_FIFO_blk[3] = 1'b0;
    assign proc_29_TLF_FIFO_blk[3] = 1'b0;
    assign proc_29_input_sync_blk[3] = 1'b0;
    assign proc_29_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_29[3] = dl_detect_out ? proc_dep_vld_vec_29_reg[3] : (proc_29_data_FIFO_blk[3] | proc_29_data_PIPO_blk[3] | proc_29_start_FIFO_blk[3] | proc_29_TLF_FIFO_blk[3] | proc_29_input_sync_blk[3] | proc_29_output_sync_blk[3]);
    assign proc_29_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_5_1_x0_U0.fifo_C_drain_PE_5_1_x0101_blk_n);
    assign proc_29_data_PIPO_blk[4] = 1'b0;
    assign proc_29_start_FIFO_blk[4] = 1'b0;
    assign proc_29_TLF_FIFO_blk[4] = 1'b0;
    assign proc_29_input_sync_blk[4] = 1'b0;
    assign proc_29_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_29[4] = dl_detect_out ? proc_dep_vld_vec_29_reg[4] : (proc_29_data_FIFO_blk[4] | proc_29_data_PIPO_blk[4] | proc_29_start_FIFO_blk[4] | proc_29_TLF_FIFO_blk[4] | proc_29_input_sync_blk[4] | proc_29_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_29_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_29_reg <= proc_dep_vld_vec_29;
        end
    end
    assign in_chan_dep_vld_vec_29[0] = dep_chan_vld_27_29;
    assign in_chan_dep_data_vec_29[263 : 0] = dep_chan_data_27_29;
    assign token_in_vec_29[0] = token_27_29;
    assign in_chan_dep_vld_vec_29[1] = dep_chan_vld_28_29;
    assign in_chan_dep_data_vec_29[527 : 264] = dep_chan_data_28_29;
    assign token_in_vec_29[1] = token_28_29;
    assign in_chan_dep_vld_vec_29[2] = dep_chan_vld_31_29;
    assign in_chan_dep_data_vec_29[791 : 528] = dep_chan_data_31_29;
    assign token_in_vec_29[2] = token_31_29;
    assign in_chan_dep_vld_vec_29[3] = dep_chan_vld_49_29;
    assign in_chan_dep_data_vec_29[1055 : 792] = dep_chan_data_49_29;
    assign token_in_vec_29[3] = token_49_29;
    assign in_chan_dep_vld_vec_29[4] = dep_chan_vld_79_29;
    assign in_chan_dep_data_vec_29[1319 : 1056] = dep_chan_data_79_29;
    assign token_in_vec_29[4] = token_79_29;
    assign dep_chan_vld_29_28 = out_chan_dep_vld_vec_29[0];
    assign dep_chan_data_29_28 = out_chan_dep_data_29;
    assign token_29_28 = token_out_vec_29[0];
    assign dep_chan_vld_29_49 = out_chan_dep_vld_vec_29[1];
    assign dep_chan_data_29_49 = out_chan_dep_data_29;
    assign token_29_49 = token_out_vec_29[1];
    assign dep_chan_vld_29_27 = out_chan_dep_vld_vec_29[2];
    assign dep_chan_data_29_27 = out_chan_dep_data_29;
    assign token_29_27 = token_out_vec_29[2];
    assign dep_chan_vld_29_31 = out_chan_dep_vld_vec_29[3];
    assign dep_chan_data_29_31 = out_chan_dep_data_29;
    assign token_29_31 = token_out_vec_29[3];
    assign dep_chan_vld_29_79 = out_chan_dep_vld_vec_29[4];
    assign dep_chan_data_29_79 = out_chan_dep_data_29;
    assign token_29_79 = token_out_vec_29[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 30, 5, 5) top_hls_deadlock_detect_unit_30 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_30),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_30),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_30),
        .token_in_vec(token_in_vec_30),
        .dl_detect_in(dl_detect_out),
        .origin(origin[30]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_30),
        .out_chan_dep_data(out_chan_dep_data_30),
        .token_out_vec(token_out_vec_30),
        .dl_detect_out(dl_in_vec[30]));

    assign proc_30_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_0_x034_blk_n);
    assign proc_30_data_PIPO_blk[0] = 1'b0;
    assign proc_30_start_FIFO_blk[0] = 1'b0;
    assign proc_30_TLF_FIFO_blk[0] = 1'b0;
    assign proc_30_input_sync_blk[0] = 1'b0;
    assign proc_30_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_30[0] = dl_detect_out ? proc_dep_vld_vec_30_reg[0] : (proc_30_data_FIFO_blk[0] | proc_30_data_PIPO_blk[0] | proc_30_start_FIFO_blk[0] | proc_30_TLF_FIFO_blk[0] | proc_30_input_sync_blk[0] | proc_30_output_sync_blk[0]);
    assign proc_30_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_1_x035_blk_n);
    assign proc_30_data_PIPO_blk[1] = 1'b0;
    assign proc_30_start_FIFO_blk[1] = 1'b0;
    assign proc_30_TLF_FIFO_blk[1] = 1'b0;
    assign proc_30_input_sync_blk[1] = 1'b0;
    assign proc_30_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_30[1] = dl_detect_out ? proc_dep_vld_vec_30_reg[1] : (proc_30_data_FIFO_blk[1] | proc_30_data_PIPO_blk[1] | proc_30_start_FIFO_blk[1] | proc_30_TLF_FIFO_blk[1] | proc_30_input_sync_blk[1] | proc_30_output_sync_blk[1]);
    assign proc_30_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0.fifo_B_PE_6_0_x061_blk_n);
    assign proc_30_data_PIPO_blk[2] = 1'b0;
    assign proc_30_start_FIFO_blk[2] = 1'b0;
    assign proc_30_TLF_FIFO_blk[2] = 1'b0;
    assign proc_30_input_sync_blk[2] = 1'b0;
    assign proc_30_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_30[2] = dl_detect_out ? proc_dep_vld_vec_30_reg[2] : (proc_30_data_FIFO_blk[2] | proc_30_data_PIPO_blk[2] | proc_30_start_FIFO_blk[2] | proc_30_TLF_FIFO_blk[2] | proc_30_input_sync_blk[2] | proc_30_output_sync_blk[2]);
    assign proc_30_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0.fifo_B_PE_7_0_x062_blk_n);
    assign proc_30_data_PIPO_blk[3] = 1'b0;
    assign proc_30_start_FIFO_blk[3] = 1'b0;
    assign proc_30_TLF_FIFO_blk[3] = 1'b0;
    assign proc_30_input_sync_blk[3] = 1'b0;
    assign proc_30_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_30[3] = dl_detect_out ? proc_dep_vld_vec_30_reg[3] : (proc_30_data_FIFO_blk[3] | proc_30_data_PIPO_blk[3] | proc_30_start_FIFO_blk[3] | proc_30_TLF_FIFO_blk[3] | proc_30_input_sync_blk[3] | proc_30_output_sync_blk[3]);
    assign proc_30_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_0_x0_U0.fifo_C_drain_PE_6_0_x089_blk_n);
    assign proc_30_data_PIPO_blk[4] = 1'b0;
    assign proc_30_start_FIFO_blk[4] = 1'b0;
    assign proc_30_TLF_FIFO_blk[4] = 1'b0;
    assign proc_30_input_sync_blk[4] = 1'b0;
    assign proc_30_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_30[4] = dl_detect_out ? proc_dep_vld_vec_30_reg[4] : (proc_30_data_FIFO_blk[4] | proc_30_data_PIPO_blk[4] | proc_30_start_FIFO_blk[4] | proc_30_TLF_FIFO_blk[4] | proc_30_input_sync_blk[4] | proc_30_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_30_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_30_reg <= proc_dep_vld_vec_30;
        end
    end
    assign in_chan_dep_vld_vec_30[0] = dep_chan_vld_8_30;
    assign in_chan_dep_data_vec_30[263 : 0] = dep_chan_data_8_30;
    assign token_in_vec_30[0] = token_8_30;
    assign in_chan_dep_vld_vec_30[1] = dep_chan_vld_28_30;
    assign in_chan_dep_data_vec_30[527 : 264] = dep_chan_data_28_30;
    assign token_in_vec_30[1] = token_28_30;
    assign in_chan_dep_vld_vec_30[2] = dep_chan_vld_31_30;
    assign in_chan_dep_data_vec_30[791 : 528] = dep_chan_data_31_30;
    assign token_in_vec_30[2] = token_31_30;
    assign in_chan_dep_vld_vec_30[3] = dep_chan_vld_32_30;
    assign in_chan_dep_data_vec_30[1055 : 792] = dep_chan_data_32_30;
    assign token_in_vec_30[3] = token_32_30;
    assign in_chan_dep_vld_vec_30[4] = dep_chan_vld_65_30;
    assign in_chan_dep_data_vec_30[1319 : 1056] = dep_chan_data_65_30;
    assign token_in_vec_30[4] = token_65_30;
    assign dep_chan_vld_30_8 = out_chan_dep_vld_vec_30[0];
    assign dep_chan_data_30_8 = out_chan_dep_data_30;
    assign token_30_8 = token_out_vec_30[0];
    assign dep_chan_vld_30_31 = out_chan_dep_vld_vec_30[1];
    assign dep_chan_data_30_31 = out_chan_dep_data_30;
    assign token_30_31 = token_out_vec_30[1];
    assign dep_chan_vld_30_28 = out_chan_dep_vld_vec_30[2];
    assign dep_chan_data_30_28 = out_chan_dep_data_30;
    assign token_30_28 = token_out_vec_30[2];
    assign dep_chan_vld_30_32 = out_chan_dep_vld_vec_30[3];
    assign dep_chan_data_30_32 = out_chan_dep_data_30;
    assign token_30_32 = token_out_vec_30[3];
    assign dep_chan_vld_30_65 = out_chan_dep_vld_vec_30[4];
    assign dep_chan_data_30_65 = out_chan_dep_data_30;
    assign token_30_65 = token_out_vec_30[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 31, 5, 5) top_hls_deadlock_detect_unit_31 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_31),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_31),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_31),
        .token_in_vec(token_in_vec_31),
        .dl_detect_in(dl_detect_out),
        .origin(origin[31]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_31),
        .out_chan_dep_data(out_chan_dep_data_31),
        .token_out_vec(token_out_vec_31),
        .dl_detect_out(dl_in_vec[31]));

    assign proc_31_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_1_x035_blk_n);
    assign proc_31_data_PIPO_blk[0] = 1'b0;
    assign proc_31_start_FIFO_blk[0] = 1'b0;
    assign proc_31_TLF_FIFO_blk[0] = 1'b0;
    assign proc_31_input_sync_blk[0] = 1'b0;
    assign proc_31_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_31[0] = dl_detect_out ? proc_dep_vld_vec_31_reg[0] : (proc_31_data_FIFO_blk[0] | proc_31_data_PIPO_blk[0] | proc_31_start_FIFO_blk[0] | proc_31_TLF_FIFO_blk[0] | proc_31_input_sync_blk[0] | proc_31_output_sync_blk[0]);
    assign proc_31_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_2_x036_blk_n);
    assign proc_31_data_PIPO_blk[1] = 1'b0;
    assign proc_31_start_FIFO_blk[1] = 1'b0;
    assign proc_31_TLF_FIFO_blk[1] = 1'b0;
    assign proc_31_input_sync_blk[1] = 1'b0;
    assign proc_31_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_31[1] = dl_detect_out ? proc_dep_vld_vec_31_reg[1] : (proc_31_data_FIFO_blk[1] | proc_31_data_PIPO_blk[1] | proc_31_start_FIFO_blk[1] | proc_31_TLF_FIFO_blk[1] | proc_31_input_sync_blk[1] | proc_31_output_sync_blk[1]);
    assign proc_31_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0.fifo_B_PE_6_1_x075_blk_n);
    assign proc_31_data_PIPO_blk[2] = 1'b0;
    assign proc_31_start_FIFO_blk[2] = 1'b0;
    assign proc_31_TLF_FIFO_blk[2] = 1'b0;
    assign proc_31_input_sync_blk[2] = 1'b0;
    assign proc_31_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_31[2] = dl_detect_out ? proc_dep_vld_vec_31_reg[2] : (proc_31_data_FIFO_blk[2] | proc_31_data_PIPO_blk[2] | proc_31_start_FIFO_blk[2] | proc_31_TLF_FIFO_blk[2] | proc_31_input_sync_blk[2] | proc_31_output_sync_blk[2]);
    assign proc_31_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0.fifo_B_PE_7_1_x076_blk_n);
    assign proc_31_data_PIPO_blk[3] = 1'b0;
    assign proc_31_start_FIFO_blk[3] = 1'b0;
    assign proc_31_TLF_FIFO_blk[3] = 1'b0;
    assign proc_31_input_sync_blk[3] = 1'b0;
    assign proc_31_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_31[3] = dl_detect_out ? proc_dep_vld_vec_31_reg[3] : (proc_31_data_FIFO_blk[3] | proc_31_data_PIPO_blk[3] | proc_31_start_FIFO_blk[3] | proc_31_TLF_FIFO_blk[3] | proc_31_input_sync_blk[3] | proc_31_output_sync_blk[3]);
    assign proc_31_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_6_1_x0_U0.fifo_C_drain_PE_6_1_x0102_blk_n);
    assign proc_31_data_PIPO_blk[4] = 1'b0;
    assign proc_31_start_FIFO_blk[4] = 1'b0;
    assign proc_31_TLF_FIFO_blk[4] = 1'b0;
    assign proc_31_input_sync_blk[4] = 1'b0;
    assign proc_31_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_31[4] = dl_detect_out ? proc_dep_vld_vec_31_reg[4] : (proc_31_data_FIFO_blk[4] | proc_31_data_PIPO_blk[4] | proc_31_start_FIFO_blk[4] | proc_31_TLF_FIFO_blk[4] | proc_31_input_sync_blk[4] | proc_31_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_31_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_31_reg <= proc_dep_vld_vec_31;
        end
    end
    assign in_chan_dep_vld_vec_31[0] = dep_chan_vld_29_31;
    assign in_chan_dep_data_vec_31[263 : 0] = dep_chan_data_29_31;
    assign token_in_vec_31[0] = token_29_31;
    assign in_chan_dep_vld_vec_31[1] = dep_chan_vld_30_31;
    assign in_chan_dep_data_vec_31[527 : 264] = dep_chan_data_30_31;
    assign token_in_vec_31[1] = token_30_31;
    assign in_chan_dep_vld_vec_31[2] = dep_chan_vld_33_31;
    assign in_chan_dep_data_vec_31[791 : 528] = dep_chan_data_33_31;
    assign token_in_vec_31[2] = token_33_31;
    assign in_chan_dep_vld_vec_31[3] = dep_chan_vld_50_31;
    assign in_chan_dep_data_vec_31[1055 : 792] = dep_chan_data_50_31;
    assign token_in_vec_31[3] = token_50_31;
    assign in_chan_dep_vld_vec_31[4] = dep_chan_vld_78_31;
    assign in_chan_dep_data_vec_31[1319 : 1056] = dep_chan_data_78_31;
    assign token_in_vec_31[4] = token_78_31;
    assign dep_chan_vld_31_30 = out_chan_dep_vld_vec_31[0];
    assign dep_chan_data_31_30 = out_chan_dep_data_31;
    assign token_31_30 = token_out_vec_31[0];
    assign dep_chan_vld_31_50 = out_chan_dep_vld_vec_31[1];
    assign dep_chan_data_31_50 = out_chan_dep_data_31;
    assign token_31_50 = token_out_vec_31[1];
    assign dep_chan_vld_31_29 = out_chan_dep_vld_vec_31[2];
    assign dep_chan_data_31_29 = out_chan_dep_data_31;
    assign token_31_29 = token_out_vec_31[2];
    assign dep_chan_vld_31_33 = out_chan_dep_vld_vec_31[3];
    assign dep_chan_data_31_33 = out_chan_dep_data_31;
    assign token_31_33 = token_out_vec_31[3];
    assign dep_chan_vld_31_78 = out_chan_dep_vld_vec_31[4];
    assign dep_chan_data_31_78 = out_chan_dep_data_31;
    assign token_31_78 = token_out_vec_31[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 32, 5, 5) top_hls_deadlock_detect_unit_32 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_32),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_32),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_32),
        .token_in_vec(token_in_vec_32),
        .dl_detect_in(dl_detect_out),
        .origin(origin[32]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_32),
        .out_chan_dep_data(out_chan_dep_data_32),
        .token_out_vec(token_out_vec_32),
        .dl_detect_out(dl_in_vec[32]));

    assign proc_32_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_0_x037_blk_n);
    assign proc_32_data_PIPO_blk[0] = 1'b0;
    assign proc_32_start_FIFO_blk[0] = 1'b0;
    assign proc_32_TLF_FIFO_blk[0] = 1'b0;
    assign proc_32_input_sync_blk[0] = 1'b0;
    assign proc_32_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_32[0] = dl_detect_out ? proc_dep_vld_vec_32_reg[0] : (proc_32_data_FIFO_blk[0] | proc_32_data_PIPO_blk[0] | proc_32_start_FIFO_blk[0] | proc_32_TLF_FIFO_blk[0] | proc_32_input_sync_blk[0] | proc_32_output_sync_blk[0]);
    assign proc_32_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_1_x038_blk_n);
    assign proc_32_data_PIPO_blk[1] = 1'b0;
    assign proc_32_start_FIFO_blk[1] = 1'b0;
    assign proc_32_TLF_FIFO_blk[1] = 1'b0;
    assign proc_32_input_sync_blk[1] = 1'b0;
    assign proc_32_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_32[1] = dl_detect_out ? proc_dep_vld_vec_32_reg[1] : (proc_32_data_FIFO_blk[1] | proc_32_data_PIPO_blk[1] | proc_32_start_FIFO_blk[1] | proc_32_TLF_FIFO_blk[1] | proc_32_input_sync_blk[1] | proc_32_output_sync_blk[1]);
    assign proc_32_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0.fifo_B_PE_7_0_x062_blk_n);
    assign proc_32_data_PIPO_blk[2] = 1'b0;
    assign proc_32_start_FIFO_blk[2] = 1'b0;
    assign proc_32_TLF_FIFO_blk[2] = 1'b0;
    assign proc_32_input_sync_blk[2] = 1'b0;
    assign proc_32_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_32[2] = dl_detect_out ? proc_dep_vld_vec_32_reg[2] : (proc_32_data_FIFO_blk[2] | proc_32_data_PIPO_blk[2] | proc_32_start_FIFO_blk[2] | proc_32_TLF_FIFO_blk[2] | proc_32_input_sync_blk[2] | proc_32_output_sync_blk[2]);
    assign proc_32_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0.fifo_B_PE_8_0_x063_blk_n);
    assign proc_32_data_PIPO_blk[3] = 1'b0;
    assign proc_32_start_FIFO_blk[3] = 1'b0;
    assign proc_32_TLF_FIFO_blk[3] = 1'b0;
    assign proc_32_input_sync_blk[3] = 1'b0;
    assign proc_32_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_32[3] = dl_detect_out ? proc_dep_vld_vec_32_reg[3] : (proc_32_data_FIFO_blk[3] | proc_32_data_PIPO_blk[3] | proc_32_start_FIFO_blk[3] | proc_32_TLF_FIFO_blk[3] | proc_32_input_sync_blk[3] | proc_32_output_sync_blk[3]);
    assign proc_32_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_0_x0_U0.fifo_C_drain_PE_7_0_x090_blk_n);
    assign proc_32_data_PIPO_blk[4] = 1'b0;
    assign proc_32_start_FIFO_blk[4] = 1'b0;
    assign proc_32_TLF_FIFO_blk[4] = 1'b0;
    assign proc_32_input_sync_blk[4] = 1'b0;
    assign proc_32_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_32[4] = dl_detect_out ? proc_dep_vld_vec_32_reg[4] : (proc_32_data_FIFO_blk[4] | proc_32_data_PIPO_blk[4] | proc_32_start_FIFO_blk[4] | proc_32_TLF_FIFO_blk[4] | proc_32_input_sync_blk[4] | proc_32_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_32_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_32_reg <= proc_dep_vld_vec_32;
        end
    end
    assign in_chan_dep_vld_vec_32[0] = dep_chan_vld_9_32;
    assign in_chan_dep_data_vec_32[263 : 0] = dep_chan_data_9_32;
    assign token_in_vec_32[0] = token_9_32;
    assign in_chan_dep_vld_vec_32[1] = dep_chan_vld_30_32;
    assign in_chan_dep_data_vec_32[527 : 264] = dep_chan_data_30_32;
    assign token_in_vec_32[1] = token_30_32;
    assign in_chan_dep_vld_vec_32[2] = dep_chan_vld_33_32;
    assign in_chan_dep_data_vec_32[791 : 528] = dep_chan_data_33_32;
    assign token_in_vec_32[2] = token_33_32;
    assign in_chan_dep_vld_vec_32[3] = dep_chan_vld_34_32;
    assign in_chan_dep_data_vec_32[1055 : 792] = dep_chan_data_34_32;
    assign token_in_vec_32[3] = token_34_32;
    assign in_chan_dep_vld_vec_32[4] = dep_chan_vld_64_32;
    assign in_chan_dep_data_vec_32[1319 : 1056] = dep_chan_data_64_32;
    assign token_in_vec_32[4] = token_64_32;
    assign dep_chan_vld_32_9 = out_chan_dep_vld_vec_32[0];
    assign dep_chan_data_32_9 = out_chan_dep_data_32;
    assign token_32_9 = token_out_vec_32[0];
    assign dep_chan_vld_32_33 = out_chan_dep_vld_vec_32[1];
    assign dep_chan_data_32_33 = out_chan_dep_data_32;
    assign token_32_33 = token_out_vec_32[1];
    assign dep_chan_vld_32_30 = out_chan_dep_vld_vec_32[2];
    assign dep_chan_data_32_30 = out_chan_dep_data_32;
    assign token_32_30 = token_out_vec_32[2];
    assign dep_chan_vld_32_34 = out_chan_dep_vld_vec_32[3];
    assign dep_chan_data_32_34 = out_chan_dep_data_32;
    assign token_32_34 = token_out_vec_32[3];
    assign dep_chan_vld_32_64 = out_chan_dep_vld_vec_32[4];
    assign dep_chan_data_32_64 = out_chan_dep_data_32;
    assign token_32_64 = token_out_vec_32[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 33, 5, 5) top_hls_deadlock_detect_unit_33 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_33),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_33),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_33),
        .token_in_vec(token_in_vec_33),
        .dl_detect_in(dl_detect_out),
        .origin(origin[33]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_33),
        .out_chan_dep_data(out_chan_dep_data_33),
        .token_out_vec(token_out_vec_33),
        .dl_detect_out(dl_in_vec[33]));

    assign proc_33_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_1_x038_blk_n);
    assign proc_33_data_PIPO_blk[0] = 1'b0;
    assign proc_33_start_FIFO_blk[0] = 1'b0;
    assign proc_33_TLF_FIFO_blk[0] = 1'b0;
    assign proc_33_input_sync_blk[0] = 1'b0;
    assign proc_33_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_33[0] = dl_detect_out ? proc_dep_vld_vec_33_reg[0] : (proc_33_data_FIFO_blk[0] | proc_33_data_PIPO_blk[0] | proc_33_start_FIFO_blk[0] | proc_33_TLF_FIFO_blk[0] | proc_33_input_sync_blk[0] | proc_33_output_sync_blk[0]);
    assign proc_33_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_2_x039_blk_n);
    assign proc_33_data_PIPO_blk[1] = 1'b0;
    assign proc_33_start_FIFO_blk[1] = 1'b0;
    assign proc_33_TLF_FIFO_blk[1] = 1'b0;
    assign proc_33_input_sync_blk[1] = 1'b0;
    assign proc_33_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_33[1] = dl_detect_out ? proc_dep_vld_vec_33_reg[1] : (proc_33_data_FIFO_blk[1] | proc_33_data_PIPO_blk[1] | proc_33_start_FIFO_blk[1] | proc_33_TLF_FIFO_blk[1] | proc_33_input_sync_blk[1] | proc_33_output_sync_blk[1]);
    assign proc_33_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0.fifo_B_PE_7_1_x076_blk_n);
    assign proc_33_data_PIPO_blk[2] = 1'b0;
    assign proc_33_start_FIFO_blk[2] = 1'b0;
    assign proc_33_TLF_FIFO_blk[2] = 1'b0;
    assign proc_33_input_sync_blk[2] = 1'b0;
    assign proc_33_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_33[2] = dl_detect_out ? proc_dep_vld_vec_33_reg[2] : (proc_33_data_FIFO_blk[2] | proc_33_data_PIPO_blk[2] | proc_33_start_FIFO_blk[2] | proc_33_TLF_FIFO_blk[2] | proc_33_input_sync_blk[2] | proc_33_output_sync_blk[2]);
    assign proc_33_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0.fifo_B_PE_8_1_x077_blk_n);
    assign proc_33_data_PIPO_blk[3] = 1'b0;
    assign proc_33_start_FIFO_blk[3] = 1'b0;
    assign proc_33_TLF_FIFO_blk[3] = 1'b0;
    assign proc_33_input_sync_blk[3] = 1'b0;
    assign proc_33_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_33[3] = dl_detect_out ? proc_dep_vld_vec_33_reg[3] : (proc_33_data_FIFO_blk[3] | proc_33_data_PIPO_blk[3] | proc_33_start_FIFO_blk[3] | proc_33_TLF_FIFO_blk[3] | proc_33_input_sync_blk[3] | proc_33_output_sync_blk[3]);
    assign proc_33_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_7_1_x0_U0.fifo_C_drain_PE_7_1_x0103_blk_n);
    assign proc_33_data_PIPO_blk[4] = 1'b0;
    assign proc_33_start_FIFO_blk[4] = 1'b0;
    assign proc_33_TLF_FIFO_blk[4] = 1'b0;
    assign proc_33_input_sync_blk[4] = 1'b0;
    assign proc_33_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_33[4] = dl_detect_out ? proc_dep_vld_vec_33_reg[4] : (proc_33_data_FIFO_blk[4] | proc_33_data_PIPO_blk[4] | proc_33_start_FIFO_blk[4] | proc_33_TLF_FIFO_blk[4] | proc_33_input_sync_blk[4] | proc_33_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_33_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_33_reg <= proc_dep_vld_vec_33;
        end
    end
    assign in_chan_dep_vld_vec_33[0] = dep_chan_vld_31_33;
    assign in_chan_dep_data_vec_33[263 : 0] = dep_chan_data_31_33;
    assign token_in_vec_33[0] = token_31_33;
    assign in_chan_dep_vld_vec_33[1] = dep_chan_vld_32_33;
    assign in_chan_dep_data_vec_33[527 : 264] = dep_chan_data_32_33;
    assign token_in_vec_33[1] = token_32_33;
    assign in_chan_dep_vld_vec_33[2] = dep_chan_vld_35_33;
    assign in_chan_dep_data_vec_33[791 : 528] = dep_chan_data_35_33;
    assign token_in_vec_33[2] = token_35_33;
    assign in_chan_dep_vld_vec_33[3] = dep_chan_vld_51_33;
    assign in_chan_dep_data_vec_33[1055 : 792] = dep_chan_data_51_33;
    assign token_in_vec_33[3] = token_51_33;
    assign in_chan_dep_vld_vec_33[4] = dep_chan_vld_77_33;
    assign in_chan_dep_data_vec_33[1319 : 1056] = dep_chan_data_77_33;
    assign token_in_vec_33[4] = token_77_33;
    assign dep_chan_vld_33_32 = out_chan_dep_vld_vec_33[0];
    assign dep_chan_data_33_32 = out_chan_dep_data_33;
    assign token_33_32 = token_out_vec_33[0];
    assign dep_chan_vld_33_51 = out_chan_dep_vld_vec_33[1];
    assign dep_chan_data_33_51 = out_chan_dep_data_33;
    assign token_33_51 = token_out_vec_33[1];
    assign dep_chan_vld_33_31 = out_chan_dep_vld_vec_33[2];
    assign dep_chan_data_33_31 = out_chan_dep_data_33;
    assign token_33_31 = token_out_vec_33[2];
    assign dep_chan_vld_33_35 = out_chan_dep_vld_vec_33[3];
    assign dep_chan_data_33_35 = out_chan_dep_data_33;
    assign token_33_35 = token_out_vec_33[3];
    assign dep_chan_vld_33_77 = out_chan_dep_vld_vec_33[4];
    assign dep_chan_data_33_77 = out_chan_dep_data_33;
    assign token_33_77 = token_out_vec_33[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 34, 5, 5) top_hls_deadlock_detect_unit_34 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_34),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_34),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_34),
        .token_in_vec(token_in_vec_34),
        .dl_detect_in(dl_detect_out),
        .origin(origin[34]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_34),
        .out_chan_dep_data(out_chan_dep_data_34),
        .token_out_vec(token_out_vec_34),
        .dl_detect_out(dl_in_vec[34]));

    assign proc_34_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0.fifo_A_PE_8_0_x040_blk_n);
    assign proc_34_data_PIPO_blk[0] = 1'b0;
    assign proc_34_start_FIFO_blk[0] = 1'b0;
    assign proc_34_TLF_FIFO_blk[0] = 1'b0;
    assign proc_34_input_sync_blk[0] = 1'b0;
    assign proc_34_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_34[0] = dl_detect_out ? proc_dep_vld_vec_34_reg[0] : (proc_34_data_FIFO_blk[0] | proc_34_data_PIPO_blk[0] | proc_34_start_FIFO_blk[0] | proc_34_TLF_FIFO_blk[0] | proc_34_input_sync_blk[0] | proc_34_output_sync_blk[0]);
    assign proc_34_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0.fifo_A_PE_8_1_x041_blk_n);
    assign proc_34_data_PIPO_blk[1] = 1'b0;
    assign proc_34_start_FIFO_blk[1] = 1'b0;
    assign proc_34_TLF_FIFO_blk[1] = 1'b0;
    assign proc_34_input_sync_blk[1] = 1'b0;
    assign proc_34_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_34[1] = dl_detect_out ? proc_dep_vld_vec_34_reg[1] : (proc_34_data_FIFO_blk[1] | proc_34_data_PIPO_blk[1] | proc_34_start_FIFO_blk[1] | proc_34_TLF_FIFO_blk[1] | proc_34_input_sync_blk[1] | proc_34_output_sync_blk[1]);
    assign proc_34_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0.fifo_B_PE_8_0_x063_blk_n);
    assign proc_34_data_PIPO_blk[2] = 1'b0;
    assign proc_34_start_FIFO_blk[2] = 1'b0;
    assign proc_34_TLF_FIFO_blk[2] = 1'b0;
    assign proc_34_input_sync_blk[2] = 1'b0;
    assign proc_34_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_34[2] = dl_detect_out ? proc_dep_vld_vec_34_reg[2] : (proc_34_data_FIFO_blk[2] | proc_34_data_PIPO_blk[2] | proc_34_start_FIFO_blk[2] | proc_34_TLF_FIFO_blk[2] | proc_34_input_sync_blk[2] | proc_34_output_sync_blk[2]);
    assign proc_34_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0.fifo_B_PE_9_0_x064_blk_n);
    assign proc_34_data_PIPO_blk[3] = 1'b0;
    assign proc_34_start_FIFO_blk[3] = 1'b0;
    assign proc_34_TLF_FIFO_blk[3] = 1'b0;
    assign proc_34_input_sync_blk[3] = 1'b0;
    assign proc_34_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_34[3] = dl_detect_out ? proc_dep_vld_vec_34_reg[3] : (proc_34_data_FIFO_blk[3] | proc_34_data_PIPO_blk[3] | proc_34_start_FIFO_blk[3] | proc_34_TLF_FIFO_blk[3] | proc_34_input_sync_blk[3] | proc_34_output_sync_blk[3]);
    assign proc_34_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_0_x0_U0.fifo_C_drain_PE_8_0_x091_blk_n);
    assign proc_34_data_PIPO_blk[4] = 1'b0;
    assign proc_34_start_FIFO_blk[4] = 1'b0;
    assign proc_34_TLF_FIFO_blk[4] = 1'b0;
    assign proc_34_input_sync_blk[4] = 1'b0;
    assign proc_34_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_34[4] = dl_detect_out ? proc_dep_vld_vec_34_reg[4] : (proc_34_data_FIFO_blk[4] | proc_34_data_PIPO_blk[4] | proc_34_start_FIFO_blk[4] | proc_34_TLF_FIFO_blk[4] | proc_34_input_sync_blk[4] | proc_34_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_34_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_34_reg <= proc_dep_vld_vec_34;
        end
    end
    assign in_chan_dep_vld_vec_34[0] = dep_chan_vld_10_34;
    assign in_chan_dep_data_vec_34[263 : 0] = dep_chan_data_10_34;
    assign token_in_vec_34[0] = token_10_34;
    assign in_chan_dep_vld_vec_34[1] = dep_chan_vld_32_34;
    assign in_chan_dep_data_vec_34[527 : 264] = dep_chan_data_32_34;
    assign token_in_vec_34[1] = token_32_34;
    assign in_chan_dep_vld_vec_34[2] = dep_chan_vld_35_34;
    assign in_chan_dep_data_vec_34[791 : 528] = dep_chan_data_35_34;
    assign token_in_vec_34[2] = token_35_34;
    assign in_chan_dep_vld_vec_34[3] = dep_chan_vld_36_34;
    assign in_chan_dep_data_vec_34[1055 : 792] = dep_chan_data_36_34;
    assign token_in_vec_34[3] = token_36_34;
    assign in_chan_dep_vld_vec_34[4] = dep_chan_vld_63_34;
    assign in_chan_dep_data_vec_34[1319 : 1056] = dep_chan_data_63_34;
    assign token_in_vec_34[4] = token_63_34;
    assign dep_chan_vld_34_10 = out_chan_dep_vld_vec_34[0];
    assign dep_chan_data_34_10 = out_chan_dep_data_34;
    assign token_34_10 = token_out_vec_34[0];
    assign dep_chan_vld_34_35 = out_chan_dep_vld_vec_34[1];
    assign dep_chan_data_34_35 = out_chan_dep_data_34;
    assign token_34_35 = token_out_vec_34[1];
    assign dep_chan_vld_34_32 = out_chan_dep_vld_vec_34[2];
    assign dep_chan_data_34_32 = out_chan_dep_data_34;
    assign token_34_32 = token_out_vec_34[2];
    assign dep_chan_vld_34_36 = out_chan_dep_vld_vec_34[3];
    assign dep_chan_data_34_36 = out_chan_dep_data_34;
    assign token_34_36 = token_out_vec_34[3];
    assign dep_chan_vld_34_63 = out_chan_dep_vld_vec_34[4];
    assign dep_chan_data_34_63 = out_chan_dep_data_34;
    assign token_34_63 = token_out_vec_34[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 35, 5, 5) top_hls_deadlock_detect_unit_35 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_35),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_35),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_35),
        .token_in_vec(token_in_vec_35),
        .dl_detect_in(dl_detect_out),
        .origin(origin[35]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_35),
        .out_chan_dep_data(out_chan_dep_data_35),
        .token_out_vec(token_out_vec_35),
        .dl_detect_out(dl_in_vec[35]));

    assign proc_35_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0.fifo_A_PE_8_1_x041_blk_n);
    assign proc_35_data_PIPO_blk[0] = 1'b0;
    assign proc_35_start_FIFO_blk[0] = 1'b0;
    assign proc_35_TLF_FIFO_blk[0] = 1'b0;
    assign proc_35_input_sync_blk[0] = 1'b0;
    assign proc_35_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_35[0] = dl_detect_out ? proc_dep_vld_vec_35_reg[0] : (proc_35_data_FIFO_blk[0] | proc_35_data_PIPO_blk[0] | proc_35_start_FIFO_blk[0] | proc_35_TLF_FIFO_blk[0] | proc_35_input_sync_blk[0] | proc_35_output_sync_blk[0]);
    assign proc_35_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0.fifo_A_PE_8_2_x042_blk_n);
    assign proc_35_data_PIPO_blk[1] = 1'b0;
    assign proc_35_start_FIFO_blk[1] = 1'b0;
    assign proc_35_TLF_FIFO_blk[1] = 1'b0;
    assign proc_35_input_sync_blk[1] = 1'b0;
    assign proc_35_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_35[1] = dl_detect_out ? proc_dep_vld_vec_35_reg[1] : (proc_35_data_FIFO_blk[1] | proc_35_data_PIPO_blk[1] | proc_35_start_FIFO_blk[1] | proc_35_TLF_FIFO_blk[1] | proc_35_input_sync_blk[1] | proc_35_output_sync_blk[1]);
    assign proc_35_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0.fifo_B_PE_8_1_x077_blk_n);
    assign proc_35_data_PIPO_blk[2] = 1'b0;
    assign proc_35_start_FIFO_blk[2] = 1'b0;
    assign proc_35_TLF_FIFO_blk[2] = 1'b0;
    assign proc_35_input_sync_blk[2] = 1'b0;
    assign proc_35_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_35[2] = dl_detect_out ? proc_dep_vld_vec_35_reg[2] : (proc_35_data_FIFO_blk[2] | proc_35_data_PIPO_blk[2] | proc_35_start_FIFO_blk[2] | proc_35_TLF_FIFO_blk[2] | proc_35_input_sync_blk[2] | proc_35_output_sync_blk[2]);
    assign proc_35_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0.fifo_B_PE_9_1_x078_blk_n);
    assign proc_35_data_PIPO_blk[3] = 1'b0;
    assign proc_35_start_FIFO_blk[3] = 1'b0;
    assign proc_35_TLF_FIFO_blk[3] = 1'b0;
    assign proc_35_input_sync_blk[3] = 1'b0;
    assign proc_35_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_35[3] = dl_detect_out ? proc_dep_vld_vec_35_reg[3] : (proc_35_data_FIFO_blk[3] | proc_35_data_PIPO_blk[3] | proc_35_start_FIFO_blk[3] | proc_35_TLF_FIFO_blk[3] | proc_35_input_sync_blk[3] | proc_35_output_sync_blk[3]);
    assign proc_35_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_8_1_x0_U0.fifo_C_drain_PE_8_1_x0104_blk_n);
    assign proc_35_data_PIPO_blk[4] = 1'b0;
    assign proc_35_start_FIFO_blk[4] = 1'b0;
    assign proc_35_TLF_FIFO_blk[4] = 1'b0;
    assign proc_35_input_sync_blk[4] = 1'b0;
    assign proc_35_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_35[4] = dl_detect_out ? proc_dep_vld_vec_35_reg[4] : (proc_35_data_FIFO_blk[4] | proc_35_data_PIPO_blk[4] | proc_35_start_FIFO_blk[4] | proc_35_TLF_FIFO_blk[4] | proc_35_input_sync_blk[4] | proc_35_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_35_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_35_reg <= proc_dep_vld_vec_35;
        end
    end
    assign in_chan_dep_vld_vec_35[0] = dep_chan_vld_33_35;
    assign in_chan_dep_data_vec_35[263 : 0] = dep_chan_data_33_35;
    assign token_in_vec_35[0] = token_33_35;
    assign in_chan_dep_vld_vec_35[1] = dep_chan_vld_34_35;
    assign in_chan_dep_data_vec_35[527 : 264] = dep_chan_data_34_35;
    assign token_in_vec_35[1] = token_34_35;
    assign in_chan_dep_vld_vec_35[2] = dep_chan_vld_37_35;
    assign in_chan_dep_data_vec_35[791 : 528] = dep_chan_data_37_35;
    assign token_in_vec_35[2] = token_37_35;
    assign in_chan_dep_vld_vec_35[3] = dep_chan_vld_52_35;
    assign in_chan_dep_data_vec_35[1055 : 792] = dep_chan_data_52_35;
    assign token_in_vec_35[3] = token_52_35;
    assign in_chan_dep_vld_vec_35[4] = dep_chan_vld_76_35;
    assign in_chan_dep_data_vec_35[1319 : 1056] = dep_chan_data_76_35;
    assign token_in_vec_35[4] = token_76_35;
    assign dep_chan_vld_35_34 = out_chan_dep_vld_vec_35[0];
    assign dep_chan_data_35_34 = out_chan_dep_data_35;
    assign token_35_34 = token_out_vec_35[0];
    assign dep_chan_vld_35_52 = out_chan_dep_vld_vec_35[1];
    assign dep_chan_data_35_52 = out_chan_dep_data_35;
    assign token_35_52 = token_out_vec_35[1];
    assign dep_chan_vld_35_33 = out_chan_dep_vld_vec_35[2];
    assign dep_chan_data_35_33 = out_chan_dep_data_35;
    assign token_35_33 = token_out_vec_35[2];
    assign dep_chan_vld_35_37 = out_chan_dep_vld_vec_35[3];
    assign dep_chan_data_35_37 = out_chan_dep_data_35;
    assign token_35_37 = token_out_vec_35[3];
    assign dep_chan_vld_35_76 = out_chan_dep_vld_vec_35[4];
    assign dep_chan_data_35_76 = out_chan_dep_data_35;
    assign token_35_76 = token_out_vec_35[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 36, 5, 5) top_hls_deadlock_detect_unit_36 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_36),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_36),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_36),
        .token_in_vec(token_in_vec_36),
        .dl_detect_in(dl_detect_out),
        .origin(origin[36]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_36),
        .out_chan_dep_data(out_chan_dep_data_36),
        .token_out_vec(token_out_vec_36),
        .dl_detect_out(dl_in_vec[36]));

    assign proc_36_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0.fifo_A_PE_9_0_x043_blk_n);
    assign proc_36_data_PIPO_blk[0] = 1'b0;
    assign proc_36_start_FIFO_blk[0] = 1'b0;
    assign proc_36_TLF_FIFO_blk[0] = 1'b0;
    assign proc_36_input_sync_blk[0] = 1'b0;
    assign proc_36_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_36[0] = dl_detect_out ? proc_dep_vld_vec_36_reg[0] : (proc_36_data_FIFO_blk[0] | proc_36_data_PIPO_blk[0] | proc_36_start_FIFO_blk[0] | proc_36_TLF_FIFO_blk[0] | proc_36_input_sync_blk[0] | proc_36_output_sync_blk[0]);
    assign proc_36_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0.fifo_A_PE_9_1_x044_blk_n);
    assign proc_36_data_PIPO_blk[1] = 1'b0;
    assign proc_36_start_FIFO_blk[1] = 1'b0;
    assign proc_36_TLF_FIFO_blk[1] = 1'b0;
    assign proc_36_input_sync_blk[1] = 1'b0;
    assign proc_36_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_36[1] = dl_detect_out ? proc_dep_vld_vec_36_reg[1] : (proc_36_data_FIFO_blk[1] | proc_36_data_PIPO_blk[1] | proc_36_start_FIFO_blk[1] | proc_36_TLF_FIFO_blk[1] | proc_36_input_sync_blk[1] | proc_36_output_sync_blk[1]);
    assign proc_36_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0.fifo_B_PE_9_0_x064_blk_n);
    assign proc_36_data_PIPO_blk[2] = 1'b0;
    assign proc_36_start_FIFO_blk[2] = 1'b0;
    assign proc_36_TLF_FIFO_blk[2] = 1'b0;
    assign proc_36_input_sync_blk[2] = 1'b0;
    assign proc_36_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_36[2] = dl_detect_out ? proc_dep_vld_vec_36_reg[2] : (proc_36_data_FIFO_blk[2] | proc_36_data_PIPO_blk[2] | proc_36_start_FIFO_blk[2] | proc_36_TLF_FIFO_blk[2] | proc_36_input_sync_blk[2] | proc_36_output_sync_blk[2]);
    assign proc_36_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0.fifo_B_PE_10_0_x065_blk_n);
    assign proc_36_data_PIPO_blk[3] = 1'b0;
    assign proc_36_start_FIFO_blk[3] = 1'b0;
    assign proc_36_TLF_FIFO_blk[3] = 1'b0;
    assign proc_36_input_sync_blk[3] = 1'b0;
    assign proc_36_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_36[3] = dl_detect_out ? proc_dep_vld_vec_36_reg[3] : (proc_36_data_FIFO_blk[3] | proc_36_data_PIPO_blk[3] | proc_36_start_FIFO_blk[3] | proc_36_TLF_FIFO_blk[3] | proc_36_input_sync_blk[3] | proc_36_output_sync_blk[3]);
    assign proc_36_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_0_x0_U0.fifo_C_drain_PE_9_0_x092_blk_n);
    assign proc_36_data_PIPO_blk[4] = 1'b0;
    assign proc_36_start_FIFO_blk[4] = 1'b0;
    assign proc_36_TLF_FIFO_blk[4] = 1'b0;
    assign proc_36_input_sync_blk[4] = 1'b0;
    assign proc_36_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_36[4] = dl_detect_out ? proc_dep_vld_vec_36_reg[4] : (proc_36_data_FIFO_blk[4] | proc_36_data_PIPO_blk[4] | proc_36_start_FIFO_blk[4] | proc_36_TLF_FIFO_blk[4] | proc_36_input_sync_blk[4] | proc_36_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_36_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_36_reg <= proc_dep_vld_vec_36;
        end
    end
    assign in_chan_dep_vld_vec_36[0] = dep_chan_vld_11_36;
    assign in_chan_dep_data_vec_36[263 : 0] = dep_chan_data_11_36;
    assign token_in_vec_36[0] = token_11_36;
    assign in_chan_dep_vld_vec_36[1] = dep_chan_vld_34_36;
    assign in_chan_dep_data_vec_36[527 : 264] = dep_chan_data_34_36;
    assign token_in_vec_36[1] = token_34_36;
    assign in_chan_dep_vld_vec_36[2] = dep_chan_vld_37_36;
    assign in_chan_dep_data_vec_36[791 : 528] = dep_chan_data_37_36;
    assign token_in_vec_36[2] = token_37_36;
    assign in_chan_dep_vld_vec_36[3] = dep_chan_vld_38_36;
    assign in_chan_dep_data_vec_36[1055 : 792] = dep_chan_data_38_36;
    assign token_in_vec_36[3] = token_38_36;
    assign in_chan_dep_vld_vec_36[4] = dep_chan_vld_62_36;
    assign in_chan_dep_data_vec_36[1319 : 1056] = dep_chan_data_62_36;
    assign token_in_vec_36[4] = token_62_36;
    assign dep_chan_vld_36_11 = out_chan_dep_vld_vec_36[0];
    assign dep_chan_data_36_11 = out_chan_dep_data_36;
    assign token_36_11 = token_out_vec_36[0];
    assign dep_chan_vld_36_37 = out_chan_dep_vld_vec_36[1];
    assign dep_chan_data_36_37 = out_chan_dep_data_36;
    assign token_36_37 = token_out_vec_36[1];
    assign dep_chan_vld_36_34 = out_chan_dep_vld_vec_36[2];
    assign dep_chan_data_36_34 = out_chan_dep_data_36;
    assign token_36_34 = token_out_vec_36[2];
    assign dep_chan_vld_36_38 = out_chan_dep_vld_vec_36[3];
    assign dep_chan_data_36_38 = out_chan_dep_data_36;
    assign token_36_38 = token_out_vec_36[3];
    assign dep_chan_vld_36_62 = out_chan_dep_vld_vec_36[4];
    assign dep_chan_data_36_62 = out_chan_dep_data_36;
    assign token_36_62 = token_out_vec_36[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 37, 5, 5) top_hls_deadlock_detect_unit_37 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_37),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_37),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_37),
        .token_in_vec(token_in_vec_37),
        .dl_detect_in(dl_detect_out),
        .origin(origin[37]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_37),
        .out_chan_dep_data(out_chan_dep_data_37),
        .token_out_vec(token_out_vec_37),
        .dl_detect_out(dl_in_vec[37]));

    assign proc_37_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0.fifo_A_PE_9_1_x044_blk_n);
    assign proc_37_data_PIPO_blk[0] = 1'b0;
    assign proc_37_start_FIFO_blk[0] = 1'b0;
    assign proc_37_TLF_FIFO_blk[0] = 1'b0;
    assign proc_37_input_sync_blk[0] = 1'b0;
    assign proc_37_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_37[0] = dl_detect_out ? proc_dep_vld_vec_37_reg[0] : (proc_37_data_FIFO_blk[0] | proc_37_data_PIPO_blk[0] | proc_37_start_FIFO_blk[0] | proc_37_TLF_FIFO_blk[0] | proc_37_input_sync_blk[0] | proc_37_output_sync_blk[0]);
    assign proc_37_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0.fifo_A_PE_9_2_x045_blk_n);
    assign proc_37_data_PIPO_blk[1] = 1'b0;
    assign proc_37_start_FIFO_blk[1] = 1'b0;
    assign proc_37_TLF_FIFO_blk[1] = 1'b0;
    assign proc_37_input_sync_blk[1] = 1'b0;
    assign proc_37_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_37[1] = dl_detect_out ? proc_dep_vld_vec_37_reg[1] : (proc_37_data_FIFO_blk[1] | proc_37_data_PIPO_blk[1] | proc_37_start_FIFO_blk[1] | proc_37_TLF_FIFO_blk[1] | proc_37_input_sync_blk[1] | proc_37_output_sync_blk[1]);
    assign proc_37_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0.fifo_B_PE_9_1_x078_blk_n);
    assign proc_37_data_PIPO_blk[2] = 1'b0;
    assign proc_37_start_FIFO_blk[2] = 1'b0;
    assign proc_37_TLF_FIFO_blk[2] = 1'b0;
    assign proc_37_input_sync_blk[2] = 1'b0;
    assign proc_37_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_37[2] = dl_detect_out ? proc_dep_vld_vec_37_reg[2] : (proc_37_data_FIFO_blk[2] | proc_37_data_PIPO_blk[2] | proc_37_start_FIFO_blk[2] | proc_37_TLF_FIFO_blk[2] | proc_37_input_sync_blk[2] | proc_37_output_sync_blk[2]);
    assign proc_37_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0.fifo_B_PE_10_1_x079_blk_n);
    assign proc_37_data_PIPO_blk[3] = 1'b0;
    assign proc_37_start_FIFO_blk[3] = 1'b0;
    assign proc_37_TLF_FIFO_blk[3] = 1'b0;
    assign proc_37_input_sync_blk[3] = 1'b0;
    assign proc_37_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_37[3] = dl_detect_out ? proc_dep_vld_vec_37_reg[3] : (proc_37_data_FIFO_blk[3] | proc_37_data_PIPO_blk[3] | proc_37_start_FIFO_blk[3] | proc_37_TLF_FIFO_blk[3] | proc_37_input_sync_blk[3] | proc_37_output_sync_blk[3]);
    assign proc_37_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_9_1_x0_U0.fifo_C_drain_PE_9_1_x0105_blk_n);
    assign proc_37_data_PIPO_blk[4] = 1'b0;
    assign proc_37_start_FIFO_blk[4] = 1'b0;
    assign proc_37_TLF_FIFO_blk[4] = 1'b0;
    assign proc_37_input_sync_blk[4] = 1'b0;
    assign proc_37_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_37[4] = dl_detect_out ? proc_dep_vld_vec_37_reg[4] : (proc_37_data_FIFO_blk[4] | proc_37_data_PIPO_blk[4] | proc_37_start_FIFO_blk[4] | proc_37_TLF_FIFO_blk[4] | proc_37_input_sync_blk[4] | proc_37_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_37_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_37_reg <= proc_dep_vld_vec_37;
        end
    end
    assign in_chan_dep_vld_vec_37[0] = dep_chan_vld_35_37;
    assign in_chan_dep_data_vec_37[263 : 0] = dep_chan_data_35_37;
    assign token_in_vec_37[0] = token_35_37;
    assign in_chan_dep_vld_vec_37[1] = dep_chan_vld_36_37;
    assign in_chan_dep_data_vec_37[527 : 264] = dep_chan_data_36_37;
    assign token_in_vec_37[1] = token_36_37;
    assign in_chan_dep_vld_vec_37[2] = dep_chan_vld_39_37;
    assign in_chan_dep_data_vec_37[791 : 528] = dep_chan_data_39_37;
    assign token_in_vec_37[2] = token_39_37;
    assign in_chan_dep_vld_vec_37[3] = dep_chan_vld_53_37;
    assign in_chan_dep_data_vec_37[1055 : 792] = dep_chan_data_53_37;
    assign token_in_vec_37[3] = token_53_37;
    assign in_chan_dep_vld_vec_37[4] = dep_chan_vld_75_37;
    assign in_chan_dep_data_vec_37[1319 : 1056] = dep_chan_data_75_37;
    assign token_in_vec_37[4] = token_75_37;
    assign dep_chan_vld_37_36 = out_chan_dep_vld_vec_37[0];
    assign dep_chan_data_37_36 = out_chan_dep_data_37;
    assign token_37_36 = token_out_vec_37[0];
    assign dep_chan_vld_37_53 = out_chan_dep_vld_vec_37[1];
    assign dep_chan_data_37_53 = out_chan_dep_data_37;
    assign token_37_53 = token_out_vec_37[1];
    assign dep_chan_vld_37_35 = out_chan_dep_vld_vec_37[2];
    assign dep_chan_data_37_35 = out_chan_dep_data_37;
    assign token_37_35 = token_out_vec_37[2];
    assign dep_chan_vld_37_39 = out_chan_dep_vld_vec_37[3];
    assign dep_chan_data_37_39 = out_chan_dep_data_37;
    assign token_37_39 = token_out_vec_37[3];
    assign dep_chan_vld_37_75 = out_chan_dep_vld_vec_37[4];
    assign dep_chan_data_37_75 = out_chan_dep_data_37;
    assign token_37_75 = token_out_vec_37[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 38, 5, 5) top_hls_deadlock_detect_unit_38 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_38),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_38),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_38),
        .token_in_vec(token_in_vec_38),
        .dl_detect_in(dl_detect_out),
        .origin(origin[38]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_38),
        .out_chan_dep_data(out_chan_dep_data_38),
        .token_out_vec(token_out_vec_38),
        .dl_detect_out(dl_in_vec[38]));

    assign proc_38_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0.fifo_A_PE_10_0_x046_blk_n);
    assign proc_38_data_PIPO_blk[0] = 1'b0;
    assign proc_38_start_FIFO_blk[0] = 1'b0;
    assign proc_38_TLF_FIFO_blk[0] = 1'b0;
    assign proc_38_input_sync_blk[0] = 1'b0;
    assign proc_38_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_38[0] = dl_detect_out ? proc_dep_vld_vec_38_reg[0] : (proc_38_data_FIFO_blk[0] | proc_38_data_PIPO_blk[0] | proc_38_start_FIFO_blk[0] | proc_38_TLF_FIFO_blk[0] | proc_38_input_sync_blk[0] | proc_38_output_sync_blk[0]);
    assign proc_38_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0.fifo_A_PE_10_1_x047_blk_n);
    assign proc_38_data_PIPO_blk[1] = 1'b0;
    assign proc_38_start_FIFO_blk[1] = 1'b0;
    assign proc_38_TLF_FIFO_blk[1] = 1'b0;
    assign proc_38_input_sync_blk[1] = 1'b0;
    assign proc_38_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_38[1] = dl_detect_out ? proc_dep_vld_vec_38_reg[1] : (proc_38_data_FIFO_blk[1] | proc_38_data_PIPO_blk[1] | proc_38_start_FIFO_blk[1] | proc_38_TLF_FIFO_blk[1] | proc_38_input_sync_blk[1] | proc_38_output_sync_blk[1]);
    assign proc_38_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0.fifo_B_PE_10_0_x065_blk_n);
    assign proc_38_data_PIPO_blk[2] = 1'b0;
    assign proc_38_start_FIFO_blk[2] = 1'b0;
    assign proc_38_TLF_FIFO_blk[2] = 1'b0;
    assign proc_38_input_sync_blk[2] = 1'b0;
    assign proc_38_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_38[2] = dl_detect_out ? proc_dep_vld_vec_38_reg[2] : (proc_38_data_FIFO_blk[2] | proc_38_data_PIPO_blk[2] | proc_38_start_FIFO_blk[2] | proc_38_TLF_FIFO_blk[2] | proc_38_input_sync_blk[2] | proc_38_output_sync_blk[2]);
    assign proc_38_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0.fifo_B_PE_11_0_x066_blk_n);
    assign proc_38_data_PIPO_blk[3] = 1'b0;
    assign proc_38_start_FIFO_blk[3] = 1'b0;
    assign proc_38_TLF_FIFO_blk[3] = 1'b0;
    assign proc_38_input_sync_blk[3] = 1'b0;
    assign proc_38_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_38[3] = dl_detect_out ? proc_dep_vld_vec_38_reg[3] : (proc_38_data_FIFO_blk[3] | proc_38_data_PIPO_blk[3] | proc_38_start_FIFO_blk[3] | proc_38_TLF_FIFO_blk[3] | proc_38_input_sync_blk[3] | proc_38_output_sync_blk[3]);
    assign proc_38_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_0_x0_U0.fifo_C_drain_PE_10_0_x093_blk_n);
    assign proc_38_data_PIPO_blk[4] = 1'b0;
    assign proc_38_start_FIFO_blk[4] = 1'b0;
    assign proc_38_TLF_FIFO_blk[4] = 1'b0;
    assign proc_38_input_sync_blk[4] = 1'b0;
    assign proc_38_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_38[4] = dl_detect_out ? proc_dep_vld_vec_38_reg[4] : (proc_38_data_FIFO_blk[4] | proc_38_data_PIPO_blk[4] | proc_38_start_FIFO_blk[4] | proc_38_TLF_FIFO_blk[4] | proc_38_input_sync_blk[4] | proc_38_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_38_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_38_reg <= proc_dep_vld_vec_38;
        end
    end
    assign in_chan_dep_vld_vec_38[0] = dep_chan_vld_12_38;
    assign in_chan_dep_data_vec_38[263 : 0] = dep_chan_data_12_38;
    assign token_in_vec_38[0] = token_12_38;
    assign in_chan_dep_vld_vec_38[1] = dep_chan_vld_36_38;
    assign in_chan_dep_data_vec_38[527 : 264] = dep_chan_data_36_38;
    assign token_in_vec_38[1] = token_36_38;
    assign in_chan_dep_vld_vec_38[2] = dep_chan_vld_39_38;
    assign in_chan_dep_data_vec_38[791 : 528] = dep_chan_data_39_38;
    assign token_in_vec_38[2] = token_39_38;
    assign in_chan_dep_vld_vec_38[3] = dep_chan_vld_40_38;
    assign in_chan_dep_data_vec_38[1055 : 792] = dep_chan_data_40_38;
    assign token_in_vec_38[3] = token_40_38;
    assign in_chan_dep_vld_vec_38[4] = dep_chan_vld_61_38;
    assign in_chan_dep_data_vec_38[1319 : 1056] = dep_chan_data_61_38;
    assign token_in_vec_38[4] = token_61_38;
    assign dep_chan_vld_38_12 = out_chan_dep_vld_vec_38[0];
    assign dep_chan_data_38_12 = out_chan_dep_data_38;
    assign token_38_12 = token_out_vec_38[0];
    assign dep_chan_vld_38_39 = out_chan_dep_vld_vec_38[1];
    assign dep_chan_data_38_39 = out_chan_dep_data_38;
    assign token_38_39 = token_out_vec_38[1];
    assign dep_chan_vld_38_36 = out_chan_dep_vld_vec_38[2];
    assign dep_chan_data_38_36 = out_chan_dep_data_38;
    assign token_38_36 = token_out_vec_38[2];
    assign dep_chan_vld_38_40 = out_chan_dep_vld_vec_38[3];
    assign dep_chan_data_38_40 = out_chan_dep_data_38;
    assign token_38_40 = token_out_vec_38[3];
    assign dep_chan_vld_38_61 = out_chan_dep_vld_vec_38[4];
    assign dep_chan_data_38_61 = out_chan_dep_data_38;
    assign token_38_61 = token_out_vec_38[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 39, 5, 5) top_hls_deadlock_detect_unit_39 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_39),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_39),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_39),
        .token_in_vec(token_in_vec_39),
        .dl_detect_in(dl_detect_out),
        .origin(origin[39]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_39),
        .out_chan_dep_data(out_chan_dep_data_39),
        .token_out_vec(token_out_vec_39),
        .dl_detect_out(dl_in_vec[39]));

    assign proc_39_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0.fifo_A_PE_10_1_x047_blk_n);
    assign proc_39_data_PIPO_blk[0] = 1'b0;
    assign proc_39_start_FIFO_blk[0] = 1'b0;
    assign proc_39_TLF_FIFO_blk[0] = 1'b0;
    assign proc_39_input_sync_blk[0] = 1'b0;
    assign proc_39_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_39[0] = dl_detect_out ? proc_dep_vld_vec_39_reg[0] : (proc_39_data_FIFO_blk[0] | proc_39_data_PIPO_blk[0] | proc_39_start_FIFO_blk[0] | proc_39_TLF_FIFO_blk[0] | proc_39_input_sync_blk[0] | proc_39_output_sync_blk[0]);
    assign proc_39_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0.fifo_A_PE_10_2_x048_blk_n);
    assign proc_39_data_PIPO_blk[1] = 1'b0;
    assign proc_39_start_FIFO_blk[1] = 1'b0;
    assign proc_39_TLF_FIFO_blk[1] = 1'b0;
    assign proc_39_input_sync_blk[1] = 1'b0;
    assign proc_39_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_39[1] = dl_detect_out ? proc_dep_vld_vec_39_reg[1] : (proc_39_data_FIFO_blk[1] | proc_39_data_PIPO_blk[1] | proc_39_start_FIFO_blk[1] | proc_39_TLF_FIFO_blk[1] | proc_39_input_sync_blk[1] | proc_39_output_sync_blk[1]);
    assign proc_39_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0.fifo_B_PE_10_1_x079_blk_n);
    assign proc_39_data_PIPO_blk[2] = 1'b0;
    assign proc_39_start_FIFO_blk[2] = 1'b0;
    assign proc_39_TLF_FIFO_blk[2] = 1'b0;
    assign proc_39_input_sync_blk[2] = 1'b0;
    assign proc_39_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_39[2] = dl_detect_out ? proc_dep_vld_vec_39_reg[2] : (proc_39_data_FIFO_blk[2] | proc_39_data_PIPO_blk[2] | proc_39_start_FIFO_blk[2] | proc_39_TLF_FIFO_blk[2] | proc_39_input_sync_blk[2] | proc_39_output_sync_blk[2]);
    assign proc_39_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0.fifo_B_PE_11_1_x080_blk_n);
    assign proc_39_data_PIPO_blk[3] = 1'b0;
    assign proc_39_start_FIFO_blk[3] = 1'b0;
    assign proc_39_TLF_FIFO_blk[3] = 1'b0;
    assign proc_39_input_sync_blk[3] = 1'b0;
    assign proc_39_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_39[3] = dl_detect_out ? proc_dep_vld_vec_39_reg[3] : (proc_39_data_FIFO_blk[3] | proc_39_data_PIPO_blk[3] | proc_39_start_FIFO_blk[3] | proc_39_TLF_FIFO_blk[3] | proc_39_input_sync_blk[3] | proc_39_output_sync_blk[3]);
    assign proc_39_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_10_1_x0_U0.fifo_C_drain_PE_10_1_x0106_blk_n);
    assign proc_39_data_PIPO_blk[4] = 1'b0;
    assign proc_39_start_FIFO_blk[4] = 1'b0;
    assign proc_39_TLF_FIFO_blk[4] = 1'b0;
    assign proc_39_input_sync_blk[4] = 1'b0;
    assign proc_39_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_39[4] = dl_detect_out ? proc_dep_vld_vec_39_reg[4] : (proc_39_data_FIFO_blk[4] | proc_39_data_PIPO_blk[4] | proc_39_start_FIFO_blk[4] | proc_39_TLF_FIFO_blk[4] | proc_39_input_sync_blk[4] | proc_39_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_39_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_39_reg <= proc_dep_vld_vec_39;
        end
    end
    assign in_chan_dep_vld_vec_39[0] = dep_chan_vld_37_39;
    assign in_chan_dep_data_vec_39[263 : 0] = dep_chan_data_37_39;
    assign token_in_vec_39[0] = token_37_39;
    assign in_chan_dep_vld_vec_39[1] = dep_chan_vld_38_39;
    assign in_chan_dep_data_vec_39[527 : 264] = dep_chan_data_38_39;
    assign token_in_vec_39[1] = token_38_39;
    assign in_chan_dep_vld_vec_39[2] = dep_chan_vld_41_39;
    assign in_chan_dep_data_vec_39[791 : 528] = dep_chan_data_41_39;
    assign token_in_vec_39[2] = token_41_39;
    assign in_chan_dep_vld_vec_39[3] = dep_chan_vld_54_39;
    assign in_chan_dep_data_vec_39[1055 : 792] = dep_chan_data_54_39;
    assign token_in_vec_39[3] = token_54_39;
    assign in_chan_dep_vld_vec_39[4] = dep_chan_vld_74_39;
    assign in_chan_dep_data_vec_39[1319 : 1056] = dep_chan_data_74_39;
    assign token_in_vec_39[4] = token_74_39;
    assign dep_chan_vld_39_38 = out_chan_dep_vld_vec_39[0];
    assign dep_chan_data_39_38 = out_chan_dep_data_39;
    assign token_39_38 = token_out_vec_39[0];
    assign dep_chan_vld_39_54 = out_chan_dep_vld_vec_39[1];
    assign dep_chan_data_39_54 = out_chan_dep_data_39;
    assign token_39_54 = token_out_vec_39[1];
    assign dep_chan_vld_39_37 = out_chan_dep_vld_vec_39[2];
    assign dep_chan_data_39_37 = out_chan_dep_data_39;
    assign token_39_37 = token_out_vec_39[2];
    assign dep_chan_vld_39_41 = out_chan_dep_vld_vec_39[3];
    assign dep_chan_data_39_41 = out_chan_dep_data_39;
    assign token_39_41 = token_out_vec_39[3];
    assign dep_chan_vld_39_74 = out_chan_dep_vld_vec_39[4];
    assign dep_chan_data_39_74 = out_chan_dep_data_39;
    assign token_39_74 = token_out_vec_39[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 40, 5, 5) top_hls_deadlock_detect_unit_40 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_40),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_40),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_40),
        .token_in_vec(token_in_vec_40),
        .dl_detect_in(dl_detect_out),
        .origin(origin[40]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_40),
        .out_chan_dep_data(out_chan_dep_data_40),
        .token_out_vec(token_out_vec_40),
        .dl_detect_out(dl_in_vec[40]));

    assign proc_40_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0.fifo_A_PE_11_0_x049_blk_n);
    assign proc_40_data_PIPO_blk[0] = 1'b0;
    assign proc_40_start_FIFO_blk[0] = 1'b0;
    assign proc_40_TLF_FIFO_blk[0] = 1'b0;
    assign proc_40_input_sync_blk[0] = 1'b0;
    assign proc_40_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_40[0] = dl_detect_out ? proc_dep_vld_vec_40_reg[0] : (proc_40_data_FIFO_blk[0] | proc_40_data_PIPO_blk[0] | proc_40_start_FIFO_blk[0] | proc_40_TLF_FIFO_blk[0] | proc_40_input_sync_blk[0] | proc_40_output_sync_blk[0]);
    assign proc_40_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0.fifo_A_PE_11_1_x050_blk_n);
    assign proc_40_data_PIPO_blk[1] = 1'b0;
    assign proc_40_start_FIFO_blk[1] = 1'b0;
    assign proc_40_TLF_FIFO_blk[1] = 1'b0;
    assign proc_40_input_sync_blk[1] = 1'b0;
    assign proc_40_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_40[1] = dl_detect_out ? proc_dep_vld_vec_40_reg[1] : (proc_40_data_FIFO_blk[1] | proc_40_data_PIPO_blk[1] | proc_40_start_FIFO_blk[1] | proc_40_TLF_FIFO_blk[1] | proc_40_input_sync_blk[1] | proc_40_output_sync_blk[1]);
    assign proc_40_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0.fifo_B_PE_11_0_x066_blk_n);
    assign proc_40_data_PIPO_blk[2] = 1'b0;
    assign proc_40_start_FIFO_blk[2] = 1'b0;
    assign proc_40_TLF_FIFO_blk[2] = 1'b0;
    assign proc_40_input_sync_blk[2] = 1'b0;
    assign proc_40_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_40[2] = dl_detect_out ? proc_dep_vld_vec_40_reg[2] : (proc_40_data_FIFO_blk[2] | proc_40_data_PIPO_blk[2] | proc_40_start_FIFO_blk[2] | proc_40_TLF_FIFO_blk[2] | proc_40_input_sync_blk[2] | proc_40_output_sync_blk[2]);
    assign proc_40_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0.fifo_B_PE_12_0_x067_blk_n);
    assign proc_40_data_PIPO_blk[3] = 1'b0;
    assign proc_40_start_FIFO_blk[3] = 1'b0;
    assign proc_40_TLF_FIFO_blk[3] = 1'b0;
    assign proc_40_input_sync_blk[3] = 1'b0;
    assign proc_40_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_40[3] = dl_detect_out ? proc_dep_vld_vec_40_reg[3] : (proc_40_data_FIFO_blk[3] | proc_40_data_PIPO_blk[3] | proc_40_start_FIFO_blk[3] | proc_40_TLF_FIFO_blk[3] | proc_40_input_sync_blk[3] | proc_40_output_sync_blk[3]);
    assign proc_40_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_0_x0_U0.fifo_C_drain_PE_11_0_x094_blk_n);
    assign proc_40_data_PIPO_blk[4] = 1'b0;
    assign proc_40_start_FIFO_blk[4] = 1'b0;
    assign proc_40_TLF_FIFO_blk[4] = 1'b0;
    assign proc_40_input_sync_blk[4] = 1'b0;
    assign proc_40_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_40[4] = dl_detect_out ? proc_dep_vld_vec_40_reg[4] : (proc_40_data_FIFO_blk[4] | proc_40_data_PIPO_blk[4] | proc_40_start_FIFO_blk[4] | proc_40_TLF_FIFO_blk[4] | proc_40_input_sync_blk[4] | proc_40_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_40_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_40_reg <= proc_dep_vld_vec_40;
        end
    end
    assign in_chan_dep_vld_vec_40[0] = dep_chan_vld_13_40;
    assign in_chan_dep_data_vec_40[263 : 0] = dep_chan_data_13_40;
    assign token_in_vec_40[0] = token_13_40;
    assign in_chan_dep_vld_vec_40[1] = dep_chan_vld_38_40;
    assign in_chan_dep_data_vec_40[527 : 264] = dep_chan_data_38_40;
    assign token_in_vec_40[1] = token_38_40;
    assign in_chan_dep_vld_vec_40[2] = dep_chan_vld_41_40;
    assign in_chan_dep_data_vec_40[791 : 528] = dep_chan_data_41_40;
    assign token_in_vec_40[2] = token_41_40;
    assign in_chan_dep_vld_vec_40[3] = dep_chan_vld_42_40;
    assign in_chan_dep_data_vec_40[1055 : 792] = dep_chan_data_42_40;
    assign token_in_vec_40[3] = token_42_40;
    assign in_chan_dep_vld_vec_40[4] = dep_chan_vld_60_40;
    assign in_chan_dep_data_vec_40[1319 : 1056] = dep_chan_data_60_40;
    assign token_in_vec_40[4] = token_60_40;
    assign dep_chan_vld_40_13 = out_chan_dep_vld_vec_40[0];
    assign dep_chan_data_40_13 = out_chan_dep_data_40;
    assign token_40_13 = token_out_vec_40[0];
    assign dep_chan_vld_40_41 = out_chan_dep_vld_vec_40[1];
    assign dep_chan_data_40_41 = out_chan_dep_data_40;
    assign token_40_41 = token_out_vec_40[1];
    assign dep_chan_vld_40_38 = out_chan_dep_vld_vec_40[2];
    assign dep_chan_data_40_38 = out_chan_dep_data_40;
    assign token_40_38 = token_out_vec_40[2];
    assign dep_chan_vld_40_42 = out_chan_dep_vld_vec_40[3];
    assign dep_chan_data_40_42 = out_chan_dep_data_40;
    assign token_40_42 = token_out_vec_40[3];
    assign dep_chan_vld_40_60 = out_chan_dep_vld_vec_40[4];
    assign dep_chan_data_40_60 = out_chan_dep_data_40;
    assign token_40_60 = token_out_vec_40[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 41, 5, 5) top_hls_deadlock_detect_unit_41 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_41),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_41),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_41),
        .token_in_vec(token_in_vec_41),
        .dl_detect_in(dl_detect_out),
        .origin(origin[41]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_41),
        .out_chan_dep_data(out_chan_dep_data_41),
        .token_out_vec(token_out_vec_41),
        .dl_detect_out(dl_in_vec[41]));

    assign proc_41_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0.fifo_A_PE_11_1_x050_blk_n);
    assign proc_41_data_PIPO_blk[0] = 1'b0;
    assign proc_41_start_FIFO_blk[0] = 1'b0;
    assign proc_41_TLF_FIFO_blk[0] = 1'b0;
    assign proc_41_input_sync_blk[0] = 1'b0;
    assign proc_41_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_41[0] = dl_detect_out ? proc_dep_vld_vec_41_reg[0] : (proc_41_data_FIFO_blk[0] | proc_41_data_PIPO_blk[0] | proc_41_start_FIFO_blk[0] | proc_41_TLF_FIFO_blk[0] | proc_41_input_sync_blk[0] | proc_41_output_sync_blk[0]);
    assign proc_41_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0.fifo_A_PE_11_2_x051_blk_n);
    assign proc_41_data_PIPO_blk[1] = 1'b0;
    assign proc_41_start_FIFO_blk[1] = 1'b0;
    assign proc_41_TLF_FIFO_blk[1] = 1'b0;
    assign proc_41_input_sync_blk[1] = 1'b0;
    assign proc_41_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_41[1] = dl_detect_out ? proc_dep_vld_vec_41_reg[1] : (proc_41_data_FIFO_blk[1] | proc_41_data_PIPO_blk[1] | proc_41_start_FIFO_blk[1] | proc_41_TLF_FIFO_blk[1] | proc_41_input_sync_blk[1] | proc_41_output_sync_blk[1]);
    assign proc_41_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0.fifo_B_PE_11_1_x080_blk_n);
    assign proc_41_data_PIPO_blk[2] = 1'b0;
    assign proc_41_start_FIFO_blk[2] = 1'b0;
    assign proc_41_TLF_FIFO_blk[2] = 1'b0;
    assign proc_41_input_sync_blk[2] = 1'b0;
    assign proc_41_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_41[2] = dl_detect_out ? proc_dep_vld_vec_41_reg[2] : (proc_41_data_FIFO_blk[2] | proc_41_data_PIPO_blk[2] | proc_41_start_FIFO_blk[2] | proc_41_TLF_FIFO_blk[2] | proc_41_input_sync_blk[2] | proc_41_output_sync_blk[2]);
    assign proc_41_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0.fifo_B_PE_12_1_x081_blk_n);
    assign proc_41_data_PIPO_blk[3] = 1'b0;
    assign proc_41_start_FIFO_blk[3] = 1'b0;
    assign proc_41_TLF_FIFO_blk[3] = 1'b0;
    assign proc_41_input_sync_blk[3] = 1'b0;
    assign proc_41_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_41[3] = dl_detect_out ? proc_dep_vld_vec_41_reg[3] : (proc_41_data_FIFO_blk[3] | proc_41_data_PIPO_blk[3] | proc_41_start_FIFO_blk[3] | proc_41_TLF_FIFO_blk[3] | proc_41_input_sync_blk[3] | proc_41_output_sync_blk[3]);
    assign proc_41_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_11_1_x0_U0.fifo_C_drain_PE_11_1_x0107_blk_n);
    assign proc_41_data_PIPO_blk[4] = 1'b0;
    assign proc_41_start_FIFO_blk[4] = 1'b0;
    assign proc_41_TLF_FIFO_blk[4] = 1'b0;
    assign proc_41_input_sync_blk[4] = 1'b0;
    assign proc_41_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_41[4] = dl_detect_out ? proc_dep_vld_vec_41_reg[4] : (proc_41_data_FIFO_blk[4] | proc_41_data_PIPO_blk[4] | proc_41_start_FIFO_blk[4] | proc_41_TLF_FIFO_blk[4] | proc_41_input_sync_blk[4] | proc_41_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_41_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_41_reg <= proc_dep_vld_vec_41;
        end
    end
    assign in_chan_dep_vld_vec_41[0] = dep_chan_vld_39_41;
    assign in_chan_dep_data_vec_41[263 : 0] = dep_chan_data_39_41;
    assign token_in_vec_41[0] = token_39_41;
    assign in_chan_dep_vld_vec_41[1] = dep_chan_vld_40_41;
    assign in_chan_dep_data_vec_41[527 : 264] = dep_chan_data_40_41;
    assign token_in_vec_41[1] = token_40_41;
    assign in_chan_dep_vld_vec_41[2] = dep_chan_vld_43_41;
    assign in_chan_dep_data_vec_41[791 : 528] = dep_chan_data_43_41;
    assign token_in_vec_41[2] = token_43_41;
    assign in_chan_dep_vld_vec_41[3] = dep_chan_vld_55_41;
    assign in_chan_dep_data_vec_41[1055 : 792] = dep_chan_data_55_41;
    assign token_in_vec_41[3] = token_55_41;
    assign in_chan_dep_vld_vec_41[4] = dep_chan_vld_73_41;
    assign in_chan_dep_data_vec_41[1319 : 1056] = dep_chan_data_73_41;
    assign token_in_vec_41[4] = token_73_41;
    assign dep_chan_vld_41_40 = out_chan_dep_vld_vec_41[0];
    assign dep_chan_data_41_40 = out_chan_dep_data_41;
    assign token_41_40 = token_out_vec_41[0];
    assign dep_chan_vld_41_55 = out_chan_dep_vld_vec_41[1];
    assign dep_chan_data_41_55 = out_chan_dep_data_41;
    assign token_41_55 = token_out_vec_41[1];
    assign dep_chan_vld_41_39 = out_chan_dep_vld_vec_41[2];
    assign dep_chan_data_41_39 = out_chan_dep_data_41;
    assign token_41_39 = token_out_vec_41[2];
    assign dep_chan_vld_41_43 = out_chan_dep_vld_vec_41[3];
    assign dep_chan_data_41_43 = out_chan_dep_data_41;
    assign token_41_43 = token_out_vec_41[3];
    assign dep_chan_vld_41_73 = out_chan_dep_vld_vec_41[4];
    assign dep_chan_data_41_73 = out_chan_dep_data_41;
    assign token_41_73 = token_out_vec_41[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 42, 5, 5) top_hls_deadlock_detect_unit_42 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_42),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_42),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_42),
        .token_in_vec(token_in_vec_42),
        .dl_detect_in(dl_detect_out),
        .origin(origin[42]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_42),
        .out_chan_dep_data(out_chan_dep_data_42),
        .token_out_vec(token_out_vec_42),
        .dl_detect_out(dl_in_vec[42]));

    assign proc_42_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0.fifo_A_PE_12_0_x052_blk_n);
    assign proc_42_data_PIPO_blk[0] = 1'b0;
    assign proc_42_start_FIFO_blk[0] = 1'b0;
    assign proc_42_TLF_FIFO_blk[0] = 1'b0;
    assign proc_42_input_sync_blk[0] = 1'b0;
    assign proc_42_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_42[0] = dl_detect_out ? proc_dep_vld_vec_42_reg[0] : (proc_42_data_FIFO_blk[0] | proc_42_data_PIPO_blk[0] | proc_42_start_FIFO_blk[0] | proc_42_TLF_FIFO_blk[0] | proc_42_input_sync_blk[0] | proc_42_output_sync_blk[0]);
    assign proc_42_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0.fifo_A_PE_12_1_x053_blk_n);
    assign proc_42_data_PIPO_blk[1] = 1'b0;
    assign proc_42_start_FIFO_blk[1] = 1'b0;
    assign proc_42_TLF_FIFO_blk[1] = 1'b0;
    assign proc_42_input_sync_blk[1] = 1'b0;
    assign proc_42_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_42[1] = dl_detect_out ? proc_dep_vld_vec_42_reg[1] : (proc_42_data_FIFO_blk[1] | proc_42_data_PIPO_blk[1] | proc_42_start_FIFO_blk[1] | proc_42_TLF_FIFO_blk[1] | proc_42_input_sync_blk[1] | proc_42_output_sync_blk[1]);
    assign proc_42_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0.fifo_B_PE_12_0_x067_blk_n);
    assign proc_42_data_PIPO_blk[2] = 1'b0;
    assign proc_42_start_FIFO_blk[2] = 1'b0;
    assign proc_42_TLF_FIFO_blk[2] = 1'b0;
    assign proc_42_input_sync_blk[2] = 1'b0;
    assign proc_42_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_42[2] = dl_detect_out ? proc_dep_vld_vec_42_reg[2] : (proc_42_data_FIFO_blk[2] | proc_42_data_PIPO_blk[2] | proc_42_start_FIFO_blk[2] | proc_42_TLF_FIFO_blk[2] | proc_42_input_sync_blk[2] | proc_42_output_sync_blk[2]);
    assign proc_42_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0.fifo_B_PE_13_0_x068_blk_n);
    assign proc_42_data_PIPO_blk[3] = 1'b0;
    assign proc_42_start_FIFO_blk[3] = 1'b0;
    assign proc_42_TLF_FIFO_blk[3] = 1'b0;
    assign proc_42_input_sync_blk[3] = 1'b0;
    assign proc_42_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_42[3] = dl_detect_out ? proc_dep_vld_vec_42_reg[3] : (proc_42_data_FIFO_blk[3] | proc_42_data_PIPO_blk[3] | proc_42_start_FIFO_blk[3] | proc_42_TLF_FIFO_blk[3] | proc_42_input_sync_blk[3] | proc_42_output_sync_blk[3]);
    assign proc_42_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_0_x0_U0.fifo_C_drain_PE_12_0_x095_blk_n);
    assign proc_42_data_PIPO_blk[4] = 1'b0;
    assign proc_42_start_FIFO_blk[4] = 1'b0;
    assign proc_42_TLF_FIFO_blk[4] = 1'b0;
    assign proc_42_input_sync_blk[4] = 1'b0;
    assign proc_42_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_42[4] = dl_detect_out ? proc_dep_vld_vec_42_reg[4] : (proc_42_data_FIFO_blk[4] | proc_42_data_PIPO_blk[4] | proc_42_start_FIFO_blk[4] | proc_42_TLF_FIFO_blk[4] | proc_42_input_sync_blk[4] | proc_42_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_42_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_42_reg <= proc_dep_vld_vec_42;
        end
    end
    assign in_chan_dep_vld_vec_42[0] = dep_chan_vld_14_42;
    assign in_chan_dep_data_vec_42[263 : 0] = dep_chan_data_14_42;
    assign token_in_vec_42[0] = token_14_42;
    assign in_chan_dep_vld_vec_42[1] = dep_chan_vld_40_42;
    assign in_chan_dep_data_vec_42[527 : 264] = dep_chan_data_40_42;
    assign token_in_vec_42[1] = token_40_42;
    assign in_chan_dep_vld_vec_42[2] = dep_chan_vld_43_42;
    assign in_chan_dep_data_vec_42[791 : 528] = dep_chan_data_43_42;
    assign token_in_vec_42[2] = token_43_42;
    assign in_chan_dep_vld_vec_42[3] = dep_chan_vld_57_42;
    assign in_chan_dep_data_vec_42[1055 : 792] = dep_chan_data_57_42;
    assign token_in_vec_42[3] = token_57_42;
    assign in_chan_dep_vld_vec_42[4] = dep_chan_vld_59_42;
    assign in_chan_dep_data_vec_42[1319 : 1056] = dep_chan_data_59_42;
    assign token_in_vec_42[4] = token_59_42;
    assign dep_chan_vld_42_14 = out_chan_dep_vld_vec_42[0];
    assign dep_chan_data_42_14 = out_chan_dep_data_42;
    assign token_42_14 = token_out_vec_42[0];
    assign dep_chan_vld_42_43 = out_chan_dep_vld_vec_42[1];
    assign dep_chan_data_42_43 = out_chan_dep_data_42;
    assign token_42_43 = token_out_vec_42[1];
    assign dep_chan_vld_42_40 = out_chan_dep_vld_vec_42[2];
    assign dep_chan_data_42_40 = out_chan_dep_data_42;
    assign token_42_40 = token_out_vec_42[2];
    assign dep_chan_vld_42_57 = out_chan_dep_vld_vec_42[3];
    assign dep_chan_data_42_57 = out_chan_dep_data_42;
    assign token_42_57 = token_out_vec_42[3];
    assign dep_chan_vld_42_59 = out_chan_dep_vld_vec_42[4];
    assign dep_chan_data_42_59 = out_chan_dep_data_42;
    assign token_42_59 = token_out_vec_42[4];

    // Process: grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 43, 5, 5) top_hls_deadlock_detect_unit_43 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_43),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_43),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_43),
        .token_in_vec(token_in_vec_43),
        .dl_detect_in(dl_detect_out),
        .origin(origin[43]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_43),
        .out_chan_dep_data(out_chan_dep_data_43),
        .token_out_vec(token_out_vec_43),
        .dl_detect_out(dl_in_vec[43]));

    assign proc_43_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0.fifo_A_PE_12_1_x053_blk_n);
    assign proc_43_data_PIPO_blk[0] = 1'b0;
    assign proc_43_start_FIFO_blk[0] = 1'b0;
    assign proc_43_TLF_FIFO_blk[0] = 1'b0;
    assign proc_43_input_sync_blk[0] = 1'b0;
    assign proc_43_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_43[0] = dl_detect_out ? proc_dep_vld_vec_43_reg[0] : (proc_43_data_FIFO_blk[0] | proc_43_data_PIPO_blk[0] | proc_43_start_FIFO_blk[0] | proc_43_TLF_FIFO_blk[0] | proc_43_input_sync_blk[0] | proc_43_output_sync_blk[0]);
    assign proc_43_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0.fifo_A_PE_12_2_x054_blk_n);
    assign proc_43_data_PIPO_blk[1] = 1'b0;
    assign proc_43_start_FIFO_blk[1] = 1'b0;
    assign proc_43_TLF_FIFO_blk[1] = 1'b0;
    assign proc_43_input_sync_blk[1] = 1'b0;
    assign proc_43_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_43[1] = dl_detect_out ? proc_dep_vld_vec_43_reg[1] : (proc_43_data_FIFO_blk[1] | proc_43_data_PIPO_blk[1] | proc_43_start_FIFO_blk[1] | proc_43_TLF_FIFO_blk[1] | proc_43_input_sync_blk[1] | proc_43_output_sync_blk[1]);
    assign proc_43_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0.fifo_B_PE_12_1_x081_blk_n);
    assign proc_43_data_PIPO_blk[2] = 1'b0;
    assign proc_43_start_FIFO_blk[2] = 1'b0;
    assign proc_43_TLF_FIFO_blk[2] = 1'b0;
    assign proc_43_input_sync_blk[2] = 1'b0;
    assign proc_43_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_43[2] = dl_detect_out ? proc_dep_vld_vec_43_reg[2] : (proc_43_data_FIFO_blk[2] | proc_43_data_PIPO_blk[2] | proc_43_start_FIFO_blk[2] | proc_43_TLF_FIFO_blk[2] | proc_43_input_sync_blk[2] | proc_43_output_sync_blk[2]);
    assign proc_43_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0.fifo_B_PE_13_1_x082_blk_n);
    assign proc_43_data_PIPO_blk[3] = 1'b0;
    assign proc_43_start_FIFO_blk[3] = 1'b0;
    assign proc_43_TLF_FIFO_blk[3] = 1'b0;
    assign proc_43_input_sync_blk[3] = 1'b0;
    assign proc_43_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_43[3] = dl_detect_out ? proc_dep_vld_vec_43_reg[3] : (proc_43_data_FIFO_blk[3] | proc_43_data_PIPO_blk[3] | proc_43_start_FIFO_blk[3] | proc_43_TLF_FIFO_blk[3] | proc_43_input_sync_blk[3] | proc_43_output_sync_blk[3]);
    assign proc_43_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x0_fu_104.PE_wrapper_12_1_x0_U0.fifo_C_drain_PE_12_1_x0108_blk_n);
    assign proc_43_data_PIPO_blk[4] = 1'b0;
    assign proc_43_start_FIFO_blk[4] = 1'b0;
    assign proc_43_TLF_FIFO_blk[4] = 1'b0;
    assign proc_43_input_sync_blk[4] = 1'b0;
    assign proc_43_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_43[4] = dl_detect_out ? proc_dep_vld_vec_43_reg[4] : (proc_43_data_FIFO_blk[4] | proc_43_data_PIPO_blk[4] | proc_43_start_FIFO_blk[4] | proc_43_TLF_FIFO_blk[4] | proc_43_input_sync_blk[4] | proc_43_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_43_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_43_reg <= proc_dep_vld_vec_43;
        end
    end
    assign in_chan_dep_vld_vec_43[0] = dep_chan_vld_41_43;
    assign in_chan_dep_data_vec_43[263 : 0] = dep_chan_data_41_43;
    assign token_in_vec_43[0] = token_41_43;
    assign in_chan_dep_vld_vec_43[1] = dep_chan_vld_42_43;
    assign in_chan_dep_data_vec_43[527 : 264] = dep_chan_data_42_43;
    assign token_in_vec_43[1] = token_42_43;
    assign in_chan_dep_vld_vec_43[2] = dep_chan_vld_56_43;
    assign in_chan_dep_data_vec_43[791 : 528] = dep_chan_data_56_43;
    assign token_in_vec_43[2] = token_56_43;
    assign in_chan_dep_vld_vec_43[3] = dep_chan_vld_58_43;
    assign in_chan_dep_data_vec_43[1055 : 792] = dep_chan_data_58_43;
    assign token_in_vec_43[3] = token_58_43;
    assign in_chan_dep_vld_vec_43[4] = dep_chan_vld_72_43;
    assign in_chan_dep_data_vec_43[1319 : 1056] = dep_chan_data_72_43;
    assign token_in_vec_43[4] = token_72_43;
    assign dep_chan_vld_43_42 = out_chan_dep_vld_vec_43[0];
    assign dep_chan_data_43_42 = out_chan_dep_data_43;
    assign token_43_42 = token_out_vec_43[0];
    assign dep_chan_vld_43_56 = out_chan_dep_vld_vec_43[1];
    assign dep_chan_data_43_56 = out_chan_dep_data_43;
    assign token_43_56 = token_out_vec_43[1];
    assign dep_chan_vld_43_41 = out_chan_dep_vld_vec_43[2];
    assign dep_chan_data_43_41 = out_chan_dep_data_43;
    assign token_43_41 = token_out_vec_43[2];
    assign dep_chan_vld_43_58 = out_chan_dep_vld_vec_43[3];
    assign dep_chan_data_43_58 = out_chan_dep_data_43;
    assign token_43_58 = token_out_vec_43[3];
    assign dep_chan_vld_43_72 = out_chan_dep_vld_vec_43[4];
    assign dep_chan_data_43_72 = out_chan_dep_data_43;
    assign token_43_72 = token_out_vec_43[4];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 44, 16, 16) top_hls_deadlock_detect_unit_44 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_44),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_44),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_44),
        .token_in_vec(token_in_vec_44),
        .dl_detect_in(dl_detect_out),
        .origin(origin[44]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_44),
        .out_chan_dep_data(out_chan_dep_data_44),
        .token_out_vec(token_out_vec_44),
        .dl_detect_out(dl_in_vec[44]));

    assign proc_44_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.fifo_A_PE_0_2_x018_blk_n);
    assign proc_44_data_PIPO_blk[0] = 1'b0;
    assign proc_44_start_FIFO_blk[0] = 1'b0;
    assign proc_44_TLF_FIFO_blk[0] = 1'b0;
    assign proc_44_input_sync_blk[0] = 1'b0;
    assign proc_44_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_44[0] = dl_detect_out ? proc_dep_vld_vec_44_reg[0] : (proc_44_data_FIFO_blk[0] | proc_44_data_PIPO_blk[0] | proc_44_start_FIFO_blk[0] | proc_44_TLF_FIFO_blk[0] | proc_44_input_sync_blk[0] | proc_44_output_sync_blk[0]);
    assign proc_44_data_FIFO_blk[1] = 1'b0;
    assign proc_44_data_PIPO_blk[1] = 1'b0;
    assign proc_44_start_FIFO_blk[1] = 1'b0;
    assign proc_44_TLF_FIFO_blk[1] = 1'b0;
    assign proc_44_input_sync_blk[1] = 1'b0;
    assign proc_44_output_sync_blk[1] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[1] = dl_detect_out ? proc_dep_vld_vec_44_reg[1] : (proc_44_data_FIFO_blk[1] | proc_44_data_PIPO_blk[1] | proc_44_start_FIFO_blk[1] | proc_44_TLF_FIFO_blk[1] | proc_44_input_sync_blk[1] | proc_44_output_sync_blk[1]);
    assign proc_44_data_FIFO_blk[2] = 1'b0;
    assign proc_44_data_PIPO_blk[2] = 1'b0;
    assign proc_44_start_FIFO_blk[2] = 1'b0;
    assign proc_44_TLF_FIFO_blk[2] = 1'b0;
    assign proc_44_input_sync_blk[2] = 1'b0;
    assign proc_44_output_sync_blk[2] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[2] = dl_detect_out ? proc_dep_vld_vec_44_reg[2] : (proc_44_data_FIFO_blk[2] | proc_44_data_PIPO_blk[2] | proc_44_start_FIFO_blk[2] | proc_44_TLF_FIFO_blk[2] | proc_44_input_sync_blk[2] | proc_44_output_sync_blk[2]);
    assign proc_44_data_FIFO_blk[3] = 1'b0;
    assign proc_44_data_PIPO_blk[3] = 1'b0;
    assign proc_44_start_FIFO_blk[3] = 1'b0;
    assign proc_44_TLF_FIFO_blk[3] = 1'b0;
    assign proc_44_input_sync_blk[3] = 1'b0;
    assign proc_44_output_sync_blk[3] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[3] = dl_detect_out ? proc_dep_vld_vec_44_reg[3] : (proc_44_data_FIFO_blk[3] | proc_44_data_PIPO_blk[3] | proc_44_start_FIFO_blk[3] | proc_44_TLF_FIFO_blk[3] | proc_44_input_sync_blk[3] | proc_44_output_sync_blk[3]);
    assign proc_44_data_FIFO_blk[4] = 1'b0;
    assign proc_44_data_PIPO_blk[4] = 1'b0;
    assign proc_44_start_FIFO_blk[4] = 1'b0;
    assign proc_44_TLF_FIFO_blk[4] = 1'b0;
    assign proc_44_input_sync_blk[4] = 1'b0;
    assign proc_44_output_sync_blk[4] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[4] = dl_detect_out ? proc_dep_vld_vec_44_reg[4] : (proc_44_data_FIFO_blk[4] | proc_44_data_PIPO_blk[4] | proc_44_start_FIFO_blk[4] | proc_44_TLF_FIFO_blk[4] | proc_44_input_sync_blk[4] | proc_44_output_sync_blk[4]);
    assign proc_44_data_FIFO_blk[5] = 1'b0;
    assign proc_44_data_PIPO_blk[5] = 1'b0;
    assign proc_44_start_FIFO_blk[5] = 1'b0;
    assign proc_44_TLF_FIFO_blk[5] = 1'b0;
    assign proc_44_input_sync_blk[5] = 1'b0;
    assign proc_44_output_sync_blk[5] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[5] = dl_detect_out ? proc_dep_vld_vec_44_reg[5] : (proc_44_data_FIFO_blk[5] | proc_44_data_PIPO_blk[5] | proc_44_start_FIFO_blk[5] | proc_44_TLF_FIFO_blk[5] | proc_44_input_sync_blk[5] | proc_44_output_sync_blk[5]);
    assign proc_44_data_FIFO_blk[6] = 1'b0;
    assign proc_44_data_PIPO_blk[6] = 1'b0;
    assign proc_44_start_FIFO_blk[6] = 1'b0;
    assign proc_44_TLF_FIFO_blk[6] = 1'b0;
    assign proc_44_input_sync_blk[6] = 1'b0;
    assign proc_44_output_sync_blk[6] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[6] = dl_detect_out ? proc_dep_vld_vec_44_reg[6] : (proc_44_data_FIFO_blk[6] | proc_44_data_PIPO_blk[6] | proc_44_start_FIFO_blk[6] | proc_44_TLF_FIFO_blk[6] | proc_44_input_sync_blk[6] | proc_44_output_sync_blk[6]);
    assign proc_44_data_FIFO_blk[7] = 1'b0;
    assign proc_44_data_PIPO_blk[7] = 1'b0;
    assign proc_44_start_FIFO_blk[7] = 1'b0;
    assign proc_44_TLF_FIFO_blk[7] = 1'b0;
    assign proc_44_input_sync_blk[7] = 1'b0;
    assign proc_44_output_sync_blk[7] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[7] = dl_detect_out ? proc_dep_vld_vec_44_reg[7] : (proc_44_data_FIFO_blk[7] | proc_44_data_PIPO_blk[7] | proc_44_start_FIFO_blk[7] | proc_44_TLF_FIFO_blk[7] | proc_44_input_sync_blk[7] | proc_44_output_sync_blk[7]);
    assign proc_44_data_FIFO_blk[8] = 1'b0;
    assign proc_44_data_PIPO_blk[8] = 1'b0;
    assign proc_44_start_FIFO_blk[8] = 1'b0;
    assign proc_44_TLF_FIFO_blk[8] = 1'b0;
    assign proc_44_input_sync_blk[8] = 1'b0;
    assign proc_44_output_sync_blk[8] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[8] = dl_detect_out ? proc_dep_vld_vec_44_reg[8] : (proc_44_data_FIFO_blk[8] | proc_44_data_PIPO_blk[8] | proc_44_start_FIFO_blk[8] | proc_44_TLF_FIFO_blk[8] | proc_44_input_sync_blk[8] | proc_44_output_sync_blk[8]);
    assign proc_44_data_FIFO_blk[9] = 1'b0;
    assign proc_44_data_PIPO_blk[9] = 1'b0;
    assign proc_44_start_FIFO_blk[9] = 1'b0;
    assign proc_44_TLF_FIFO_blk[9] = 1'b0;
    assign proc_44_input_sync_blk[9] = 1'b0;
    assign proc_44_output_sync_blk[9] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[9] = dl_detect_out ? proc_dep_vld_vec_44_reg[9] : (proc_44_data_FIFO_blk[9] | proc_44_data_PIPO_blk[9] | proc_44_start_FIFO_blk[9] | proc_44_TLF_FIFO_blk[9] | proc_44_input_sync_blk[9] | proc_44_output_sync_blk[9]);
    assign proc_44_data_FIFO_blk[10] = 1'b0;
    assign proc_44_data_PIPO_blk[10] = 1'b0;
    assign proc_44_start_FIFO_blk[10] = 1'b0;
    assign proc_44_TLF_FIFO_blk[10] = 1'b0;
    assign proc_44_input_sync_blk[10] = 1'b0;
    assign proc_44_output_sync_blk[10] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[10] = dl_detect_out ? proc_dep_vld_vec_44_reg[10] : (proc_44_data_FIFO_blk[10] | proc_44_data_PIPO_blk[10] | proc_44_start_FIFO_blk[10] | proc_44_TLF_FIFO_blk[10] | proc_44_input_sync_blk[10] | proc_44_output_sync_blk[10]);
    assign proc_44_data_FIFO_blk[11] = 1'b0;
    assign proc_44_data_PIPO_blk[11] = 1'b0;
    assign proc_44_start_FIFO_blk[11] = 1'b0;
    assign proc_44_TLF_FIFO_blk[11] = 1'b0;
    assign proc_44_input_sync_blk[11] = 1'b0;
    assign proc_44_output_sync_blk[11] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[11] = dl_detect_out ? proc_dep_vld_vec_44_reg[11] : (proc_44_data_FIFO_blk[11] | proc_44_data_PIPO_blk[11] | proc_44_start_FIFO_blk[11] | proc_44_TLF_FIFO_blk[11] | proc_44_input_sync_blk[11] | proc_44_output_sync_blk[11]);
    assign proc_44_data_FIFO_blk[12] = 1'b0;
    assign proc_44_data_PIPO_blk[12] = 1'b0;
    assign proc_44_start_FIFO_blk[12] = 1'b0;
    assign proc_44_TLF_FIFO_blk[12] = 1'b0;
    assign proc_44_input_sync_blk[12] = 1'b0;
    assign proc_44_output_sync_blk[12] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[12] = dl_detect_out ? proc_dep_vld_vec_44_reg[12] : (proc_44_data_FIFO_blk[12] | proc_44_data_PIPO_blk[12] | proc_44_start_FIFO_blk[12] | proc_44_TLF_FIFO_blk[12] | proc_44_input_sync_blk[12] | proc_44_output_sync_blk[12]);
    assign proc_44_data_FIFO_blk[13] = 1'b0;
    assign proc_44_data_PIPO_blk[13] = 1'b0;
    assign proc_44_start_FIFO_blk[13] = 1'b0;
    assign proc_44_TLF_FIFO_blk[13] = 1'b0;
    assign proc_44_input_sync_blk[13] = 1'b0;
    assign proc_44_output_sync_blk[13] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[13] = dl_detect_out ? proc_dep_vld_vec_44_reg[13] : (proc_44_data_FIFO_blk[13] | proc_44_data_PIPO_blk[13] | proc_44_start_FIFO_blk[13] | proc_44_TLF_FIFO_blk[13] | proc_44_input_sync_blk[13] | proc_44_output_sync_blk[13]);
    assign proc_44_data_FIFO_blk[14] = 1'b0;
    assign proc_44_data_PIPO_blk[14] = 1'b0;
    assign proc_44_start_FIFO_blk[14] = 1'b0;
    assign proc_44_TLF_FIFO_blk[14] = 1'b0;
    assign proc_44_input_sync_blk[14] = 1'b0;
    assign proc_44_output_sync_blk[14] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[14] = dl_detect_out ? proc_dep_vld_vec_44_reg[14] : (proc_44_data_FIFO_blk[14] | proc_44_data_PIPO_blk[14] | proc_44_start_FIFO_blk[14] | proc_44_TLF_FIFO_blk[14] | proc_44_input_sync_blk[14] | proc_44_output_sync_blk[14]);
    assign proc_44_data_FIFO_blk[15] = 1'b0;
    assign proc_44_data_PIPO_blk[15] = 1'b0;
    assign proc_44_start_FIFO_blk[15] = 1'b0;
    assign proc_44_TLF_FIFO_blk[15] = 1'b0;
    assign proc_44_input_sync_blk[15] = 1'b0;
    assign proc_44_output_sync_blk[15] = 1'b0 | (ap_done_reg_0 & grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_44[15] = dl_detect_out ? proc_dep_vld_vec_44_reg[15] : (proc_44_data_FIFO_blk[15] | proc_44_data_PIPO_blk[15] | proc_44_start_FIFO_blk[15] | proc_44_TLF_FIFO_blk[15] | proc_44_input_sync_blk[15] | proc_44_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_44_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_44_reg <= proc_dep_vld_vec_44;
        end
    end
    assign in_chan_dep_vld_vec_44[0] = dep_chan_vld_19_44;
    assign in_chan_dep_data_vec_44[263 : 0] = dep_chan_data_19_44;
    assign token_in_vec_44[0] = token_19_44;
    assign in_chan_dep_vld_vec_44[1] = dep_chan_vld_45_44;
    assign in_chan_dep_data_vec_44[527 : 264] = dep_chan_data_45_44;
    assign token_in_vec_44[1] = token_45_44;
    assign in_chan_dep_vld_vec_44[2] = dep_chan_vld_46_44;
    assign in_chan_dep_data_vec_44[791 : 528] = dep_chan_data_46_44;
    assign token_in_vec_44[2] = token_46_44;
    assign in_chan_dep_vld_vec_44[3] = dep_chan_vld_47_44;
    assign in_chan_dep_data_vec_44[1055 : 792] = dep_chan_data_47_44;
    assign token_in_vec_44[3] = token_47_44;
    assign in_chan_dep_vld_vec_44[4] = dep_chan_vld_48_44;
    assign in_chan_dep_data_vec_44[1319 : 1056] = dep_chan_data_48_44;
    assign token_in_vec_44[4] = token_48_44;
    assign in_chan_dep_vld_vec_44[5] = dep_chan_vld_49_44;
    assign in_chan_dep_data_vec_44[1583 : 1320] = dep_chan_data_49_44;
    assign token_in_vec_44[5] = token_49_44;
    assign in_chan_dep_vld_vec_44[6] = dep_chan_vld_50_44;
    assign in_chan_dep_data_vec_44[1847 : 1584] = dep_chan_data_50_44;
    assign token_in_vec_44[6] = token_50_44;
    assign in_chan_dep_vld_vec_44[7] = dep_chan_vld_51_44;
    assign in_chan_dep_data_vec_44[2111 : 1848] = dep_chan_data_51_44;
    assign token_in_vec_44[7] = token_51_44;
    assign in_chan_dep_vld_vec_44[8] = dep_chan_vld_52_44;
    assign in_chan_dep_data_vec_44[2375 : 2112] = dep_chan_data_52_44;
    assign token_in_vec_44[8] = token_52_44;
    assign in_chan_dep_vld_vec_44[9] = dep_chan_vld_53_44;
    assign in_chan_dep_data_vec_44[2639 : 2376] = dep_chan_data_53_44;
    assign token_in_vec_44[9] = token_53_44;
    assign in_chan_dep_vld_vec_44[10] = dep_chan_vld_54_44;
    assign in_chan_dep_data_vec_44[2903 : 2640] = dep_chan_data_54_44;
    assign token_in_vec_44[10] = token_54_44;
    assign in_chan_dep_vld_vec_44[11] = dep_chan_vld_55_44;
    assign in_chan_dep_data_vec_44[3167 : 2904] = dep_chan_data_55_44;
    assign token_in_vec_44[11] = token_55_44;
    assign in_chan_dep_vld_vec_44[12] = dep_chan_vld_56_44;
    assign in_chan_dep_data_vec_44[3431 : 3168] = dep_chan_data_56_44;
    assign token_in_vec_44[12] = token_56_44;
    assign in_chan_dep_vld_vec_44[13] = dep_chan_vld_57_44;
    assign in_chan_dep_data_vec_44[3695 : 3432] = dep_chan_data_57_44;
    assign token_in_vec_44[13] = token_57_44;
    assign in_chan_dep_vld_vec_44[14] = dep_chan_vld_58_44;
    assign in_chan_dep_data_vec_44[3959 : 3696] = dep_chan_data_58_44;
    assign token_in_vec_44[14] = token_58_44;
    assign in_chan_dep_vld_vec_44[15] = dep_chan_vld_87_44;
    assign in_chan_dep_data_vec_44[4223 : 3960] = dep_chan_data_87_44;
    assign token_in_vec_44[15] = token_87_44;
    assign dep_chan_vld_44_19 = out_chan_dep_vld_vec_44[0];
    assign dep_chan_data_44_19 = out_chan_dep_data_44;
    assign token_44_19 = token_out_vec_44[0];
    assign dep_chan_vld_44_45 = out_chan_dep_vld_vec_44[1];
    assign dep_chan_data_44_45 = out_chan_dep_data_44;
    assign token_44_45 = token_out_vec_44[1];
    assign dep_chan_vld_44_46 = out_chan_dep_vld_vec_44[2];
    assign dep_chan_data_44_46 = out_chan_dep_data_44;
    assign token_44_46 = token_out_vec_44[2];
    assign dep_chan_vld_44_47 = out_chan_dep_vld_vec_44[3];
    assign dep_chan_data_44_47 = out_chan_dep_data_44;
    assign token_44_47 = token_out_vec_44[3];
    assign dep_chan_vld_44_48 = out_chan_dep_vld_vec_44[4];
    assign dep_chan_data_44_48 = out_chan_dep_data_44;
    assign token_44_48 = token_out_vec_44[4];
    assign dep_chan_vld_44_49 = out_chan_dep_vld_vec_44[5];
    assign dep_chan_data_44_49 = out_chan_dep_data_44;
    assign token_44_49 = token_out_vec_44[5];
    assign dep_chan_vld_44_50 = out_chan_dep_vld_vec_44[6];
    assign dep_chan_data_44_50 = out_chan_dep_data_44;
    assign token_44_50 = token_out_vec_44[6];
    assign dep_chan_vld_44_51 = out_chan_dep_vld_vec_44[7];
    assign dep_chan_data_44_51 = out_chan_dep_data_44;
    assign token_44_51 = token_out_vec_44[7];
    assign dep_chan_vld_44_52 = out_chan_dep_vld_vec_44[8];
    assign dep_chan_data_44_52 = out_chan_dep_data_44;
    assign token_44_52 = token_out_vec_44[8];
    assign dep_chan_vld_44_53 = out_chan_dep_vld_vec_44[9];
    assign dep_chan_data_44_53 = out_chan_dep_data_44;
    assign token_44_53 = token_out_vec_44[9];
    assign dep_chan_vld_44_54 = out_chan_dep_vld_vec_44[10];
    assign dep_chan_data_44_54 = out_chan_dep_data_44;
    assign token_44_54 = token_out_vec_44[10];
    assign dep_chan_vld_44_55 = out_chan_dep_vld_vec_44[11];
    assign dep_chan_data_44_55 = out_chan_dep_data_44;
    assign token_44_55 = token_out_vec_44[11];
    assign dep_chan_vld_44_56 = out_chan_dep_vld_vec_44[12];
    assign dep_chan_data_44_56 = out_chan_dep_data_44;
    assign token_44_56 = token_out_vec_44[12];
    assign dep_chan_vld_44_57 = out_chan_dep_vld_vec_44[13];
    assign dep_chan_data_44_57 = out_chan_dep_data_44;
    assign token_44_57 = token_out_vec_44[13];
    assign dep_chan_vld_44_58 = out_chan_dep_vld_vec_44[14];
    assign dep_chan_data_44_58 = out_chan_dep_data_44;
    assign token_44_58 = token_out_vec_44[14];
    assign dep_chan_vld_44_87 = out_chan_dep_vld_vec_44[15];
    assign dep_chan_data_44_87 = out_chan_dep_data_44;
    assign token_44_87 = token_out_vec_44[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 45, 16, 16) top_hls_deadlock_detect_unit_45 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_45),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_45),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_45),
        .token_in_vec(token_in_vec_45),
        .dl_detect_in(dl_detect_out),
        .origin(origin[45]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_45),
        .out_chan_dep_data(out_chan_dep_data_45),
        .token_out_vec(token_out_vec_45),
        .dl_detect_out(dl_in_vec[45]));

    assign proc_45_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.fifo_A_PE_1_2_x021_blk_n);
    assign proc_45_data_PIPO_blk[0] = 1'b0;
    assign proc_45_start_FIFO_blk[0] = 1'b0;
    assign proc_45_TLF_FIFO_blk[0] = 1'b0;
    assign proc_45_input_sync_blk[0] = 1'b0;
    assign proc_45_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_45[0] = dl_detect_out ? proc_dep_vld_vec_45_reg[0] : (proc_45_data_FIFO_blk[0] | proc_45_data_PIPO_blk[0] | proc_45_start_FIFO_blk[0] | proc_45_TLF_FIFO_blk[0] | proc_45_input_sync_blk[0] | proc_45_output_sync_blk[0]);
    assign proc_45_data_FIFO_blk[1] = 1'b0;
    assign proc_45_data_PIPO_blk[1] = 1'b0;
    assign proc_45_start_FIFO_blk[1] = 1'b0;
    assign proc_45_TLF_FIFO_blk[1] = 1'b0;
    assign proc_45_input_sync_blk[1] = 1'b0;
    assign proc_45_output_sync_blk[1] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[1] = dl_detect_out ? proc_dep_vld_vec_45_reg[1] : (proc_45_data_FIFO_blk[1] | proc_45_data_PIPO_blk[1] | proc_45_start_FIFO_blk[1] | proc_45_TLF_FIFO_blk[1] | proc_45_input_sync_blk[1] | proc_45_output_sync_blk[1]);
    assign proc_45_data_FIFO_blk[2] = 1'b0;
    assign proc_45_data_PIPO_blk[2] = 1'b0;
    assign proc_45_start_FIFO_blk[2] = 1'b0;
    assign proc_45_TLF_FIFO_blk[2] = 1'b0;
    assign proc_45_input_sync_blk[2] = 1'b0;
    assign proc_45_output_sync_blk[2] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[2] = dl_detect_out ? proc_dep_vld_vec_45_reg[2] : (proc_45_data_FIFO_blk[2] | proc_45_data_PIPO_blk[2] | proc_45_start_FIFO_blk[2] | proc_45_TLF_FIFO_blk[2] | proc_45_input_sync_blk[2] | proc_45_output_sync_blk[2]);
    assign proc_45_data_FIFO_blk[3] = 1'b0;
    assign proc_45_data_PIPO_blk[3] = 1'b0;
    assign proc_45_start_FIFO_blk[3] = 1'b0;
    assign proc_45_TLF_FIFO_blk[3] = 1'b0;
    assign proc_45_input_sync_blk[3] = 1'b0;
    assign proc_45_output_sync_blk[3] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[3] = dl_detect_out ? proc_dep_vld_vec_45_reg[3] : (proc_45_data_FIFO_blk[3] | proc_45_data_PIPO_blk[3] | proc_45_start_FIFO_blk[3] | proc_45_TLF_FIFO_blk[3] | proc_45_input_sync_blk[3] | proc_45_output_sync_blk[3]);
    assign proc_45_data_FIFO_blk[4] = 1'b0;
    assign proc_45_data_PIPO_blk[4] = 1'b0;
    assign proc_45_start_FIFO_blk[4] = 1'b0;
    assign proc_45_TLF_FIFO_blk[4] = 1'b0;
    assign proc_45_input_sync_blk[4] = 1'b0;
    assign proc_45_output_sync_blk[4] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[4] = dl_detect_out ? proc_dep_vld_vec_45_reg[4] : (proc_45_data_FIFO_blk[4] | proc_45_data_PIPO_blk[4] | proc_45_start_FIFO_blk[4] | proc_45_TLF_FIFO_blk[4] | proc_45_input_sync_blk[4] | proc_45_output_sync_blk[4]);
    assign proc_45_data_FIFO_blk[5] = 1'b0;
    assign proc_45_data_PIPO_blk[5] = 1'b0;
    assign proc_45_start_FIFO_blk[5] = 1'b0;
    assign proc_45_TLF_FIFO_blk[5] = 1'b0;
    assign proc_45_input_sync_blk[5] = 1'b0;
    assign proc_45_output_sync_blk[5] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[5] = dl_detect_out ? proc_dep_vld_vec_45_reg[5] : (proc_45_data_FIFO_blk[5] | proc_45_data_PIPO_blk[5] | proc_45_start_FIFO_blk[5] | proc_45_TLF_FIFO_blk[5] | proc_45_input_sync_blk[5] | proc_45_output_sync_blk[5]);
    assign proc_45_data_FIFO_blk[6] = 1'b0;
    assign proc_45_data_PIPO_blk[6] = 1'b0;
    assign proc_45_start_FIFO_blk[6] = 1'b0;
    assign proc_45_TLF_FIFO_blk[6] = 1'b0;
    assign proc_45_input_sync_blk[6] = 1'b0;
    assign proc_45_output_sync_blk[6] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[6] = dl_detect_out ? proc_dep_vld_vec_45_reg[6] : (proc_45_data_FIFO_blk[6] | proc_45_data_PIPO_blk[6] | proc_45_start_FIFO_blk[6] | proc_45_TLF_FIFO_blk[6] | proc_45_input_sync_blk[6] | proc_45_output_sync_blk[6]);
    assign proc_45_data_FIFO_blk[7] = 1'b0;
    assign proc_45_data_PIPO_blk[7] = 1'b0;
    assign proc_45_start_FIFO_blk[7] = 1'b0;
    assign proc_45_TLF_FIFO_blk[7] = 1'b0;
    assign proc_45_input_sync_blk[7] = 1'b0;
    assign proc_45_output_sync_blk[7] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[7] = dl_detect_out ? proc_dep_vld_vec_45_reg[7] : (proc_45_data_FIFO_blk[7] | proc_45_data_PIPO_blk[7] | proc_45_start_FIFO_blk[7] | proc_45_TLF_FIFO_blk[7] | proc_45_input_sync_blk[7] | proc_45_output_sync_blk[7]);
    assign proc_45_data_FIFO_blk[8] = 1'b0;
    assign proc_45_data_PIPO_blk[8] = 1'b0;
    assign proc_45_start_FIFO_blk[8] = 1'b0;
    assign proc_45_TLF_FIFO_blk[8] = 1'b0;
    assign proc_45_input_sync_blk[8] = 1'b0;
    assign proc_45_output_sync_blk[8] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[8] = dl_detect_out ? proc_dep_vld_vec_45_reg[8] : (proc_45_data_FIFO_blk[8] | proc_45_data_PIPO_blk[8] | proc_45_start_FIFO_blk[8] | proc_45_TLF_FIFO_blk[8] | proc_45_input_sync_blk[8] | proc_45_output_sync_blk[8]);
    assign proc_45_data_FIFO_blk[9] = 1'b0;
    assign proc_45_data_PIPO_blk[9] = 1'b0;
    assign proc_45_start_FIFO_blk[9] = 1'b0;
    assign proc_45_TLF_FIFO_blk[9] = 1'b0;
    assign proc_45_input_sync_blk[9] = 1'b0;
    assign proc_45_output_sync_blk[9] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[9] = dl_detect_out ? proc_dep_vld_vec_45_reg[9] : (proc_45_data_FIFO_blk[9] | proc_45_data_PIPO_blk[9] | proc_45_start_FIFO_blk[9] | proc_45_TLF_FIFO_blk[9] | proc_45_input_sync_blk[9] | proc_45_output_sync_blk[9]);
    assign proc_45_data_FIFO_blk[10] = 1'b0;
    assign proc_45_data_PIPO_blk[10] = 1'b0;
    assign proc_45_start_FIFO_blk[10] = 1'b0;
    assign proc_45_TLF_FIFO_blk[10] = 1'b0;
    assign proc_45_input_sync_blk[10] = 1'b0;
    assign proc_45_output_sync_blk[10] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[10] = dl_detect_out ? proc_dep_vld_vec_45_reg[10] : (proc_45_data_FIFO_blk[10] | proc_45_data_PIPO_blk[10] | proc_45_start_FIFO_blk[10] | proc_45_TLF_FIFO_blk[10] | proc_45_input_sync_blk[10] | proc_45_output_sync_blk[10]);
    assign proc_45_data_FIFO_blk[11] = 1'b0;
    assign proc_45_data_PIPO_blk[11] = 1'b0;
    assign proc_45_start_FIFO_blk[11] = 1'b0;
    assign proc_45_TLF_FIFO_blk[11] = 1'b0;
    assign proc_45_input_sync_blk[11] = 1'b0;
    assign proc_45_output_sync_blk[11] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[11] = dl_detect_out ? proc_dep_vld_vec_45_reg[11] : (proc_45_data_FIFO_blk[11] | proc_45_data_PIPO_blk[11] | proc_45_start_FIFO_blk[11] | proc_45_TLF_FIFO_blk[11] | proc_45_input_sync_blk[11] | proc_45_output_sync_blk[11]);
    assign proc_45_data_FIFO_blk[12] = 1'b0;
    assign proc_45_data_PIPO_blk[12] = 1'b0;
    assign proc_45_start_FIFO_blk[12] = 1'b0;
    assign proc_45_TLF_FIFO_blk[12] = 1'b0;
    assign proc_45_input_sync_blk[12] = 1'b0;
    assign proc_45_output_sync_blk[12] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[12] = dl_detect_out ? proc_dep_vld_vec_45_reg[12] : (proc_45_data_FIFO_blk[12] | proc_45_data_PIPO_blk[12] | proc_45_start_FIFO_blk[12] | proc_45_TLF_FIFO_blk[12] | proc_45_input_sync_blk[12] | proc_45_output_sync_blk[12]);
    assign proc_45_data_FIFO_blk[13] = 1'b0;
    assign proc_45_data_PIPO_blk[13] = 1'b0;
    assign proc_45_start_FIFO_blk[13] = 1'b0;
    assign proc_45_TLF_FIFO_blk[13] = 1'b0;
    assign proc_45_input_sync_blk[13] = 1'b0;
    assign proc_45_output_sync_blk[13] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[13] = dl_detect_out ? proc_dep_vld_vec_45_reg[13] : (proc_45_data_FIFO_blk[13] | proc_45_data_PIPO_blk[13] | proc_45_start_FIFO_blk[13] | proc_45_TLF_FIFO_blk[13] | proc_45_input_sync_blk[13] | proc_45_output_sync_blk[13]);
    assign proc_45_data_FIFO_blk[14] = 1'b0;
    assign proc_45_data_PIPO_blk[14] = 1'b0;
    assign proc_45_start_FIFO_blk[14] = 1'b0;
    assign proc_45_TLF_FIFO_blk[14] = 1'b0;
    assign proc_45_input_sync_blk[14] = 1'b0;
    assign proc_45_output_sync_blk[14] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[14] = dl_detect_out ? proc_dep_vld_vec_45_reg[14] : (proc_45_data_FIFO_blk[14] | proc_45_data_PIPO_blk[14] | proc_45_start_FIFO_blk[14] | proc_45_TLF_FIFO_blk[14] | proc_45_input_sync_blk[14] | proc_45_output_sync_blk[14]);
    assign proc_45_data_FIFO_blk[15] = 1'b0;
    assign proc_45_data_PIPO_blk[15] = 1'b0;
    assign proc_45_start_FIFO_blk[15] = 1'b0;
    assign proc_45_TLF_FIFO_blk[15] = 1'b0;
    assign proc_45_input_sync_blk[15] = 1'b0;
    assign proc_45_output_sync_blk[15] = 1'b0 | (ap_done_reg_1 & grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_45[15] = dl_detect_out ? proc_dep_vld_vec_45_reg[15] : (proc_45_data_FIFO_blk[15] | proc_45_data_PIPO_blk[15] | proc_45_start_FIFO_blk[15] | proc_45_TLF_FIFO_blk[15] | proc_45_input_sync_blk[15] | proc_45_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_45_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_45_reg <= proc_dep_vld_vec_45;
        end
    end
    assign in_chan_dep_vld_vec_45[0] = dep_chan_vld_21_45;
    assign in_chan_dep_data_vec_45[263 : 0] = dep_chan_data_21_45;
    assign token_in_vec_45[0] = token_21_45;
    assign in_chan_dep_vld_vec_45[1] = dep_chan_vld_44_45;
    assign in_chan_dep_data_vec_45[527 : 264] = dep_chan_data_44_45;
    assign token_in_vec_45[1] = token_44_45;
    assign in_chan_dep_vld_vec_45[2] = dep_chan_vld_46_45;
    assign in_chan_dep_data_vec_45[791 : 528] = dep_chan_data_46_45;
    assign token_in_vec_45[2] = token_46_45;
    assign in_chan_dep_vld_vec_45[3] = dep_chan_vld_47_45;
    assign in_chan_dep_data_vec_45[1055 : 792] = dep_chan_data_47_45;
    assign token_in_vec_45[3] = token_47_45;
    assign in_chan_dep_vld_vec_45[4] = dep_chan_vld_48_45;
    assign in_chan_dep_data_vec_45[1319 : 1056] = dep_chan_data_48_45;
    assign token_in_vec_45[4] = token_48_45;
    assign in_chan_dep_vld_vec_45[5] = dep_chan_vld_49_45;
    assign in_chan_dep_data_vec_45[1583 : 1320] = dep_chan_data_49_45;
    assign token_in_vec_45[5] = token_49_45;
    assign in_chan_dep_vld_vec_45[6] = dep_chan_vld_50_45;
    assign in_chan_dep_data_vec_45[1847 : 1584] = dep_chan_data_50_45;
    assign token_in_vec_45[6] = token_50_45;
    assign in_chan_dep_vld_vec_45[7] = dep_chan_vld_51_45;
    assign in_chan_dep_data_vec_45[2111 : 1848] = dep_chan_data_51_45;
    assign token_in_vec_45[7] = token_51_45;
    assign in_chan_dep_vld_vec_45[8] = dep_chan_vld_52_45;
    assign in_chan_dep_data_vec_45[2375 : 2112] = dep_chan_data_52_45;
    assign token_in_vec_45[8] = token_52_45;
    assign in_chan_dep_vld_vec_45[9] = dep_chan_vld_53_45;
    assign in_chan_dep_data_vec_45[2639 : 2376] = dep_chan_data_53_45;
    assign token_in_vec_45[9] = token_53_45;
    assign in_chan_dep_vld_vec_45[10] = dep_chan_vld_54_45;
    assign in_chan_dep_data_vec_45[2903 : 2640] = dep_chan_data_54_45;
    assign token_in_vec_45[10] = token_54_45;
    assign in_chan_dep_vld_vec_45[11] = dep_chan_vld_55_45;
    assign in_chan_dep_data_vec_45[3167 : 2904] = dep_chan_data_55_45;
    assign token_in_vec_45[11] = token_55_45;
    assign in_chan_dep_vld_vec_45[12] = dep_chan_vld_56_45;
    assign in_chan_dep_data_vec_45[3431 : 3168] = dep_chan_data_56_45;
    assign token_in_vec_45[12] = token_56_45;
    assign in_chan_dep_vld_vec_45[13] = dep_chan_vld_57_45;
    assign in_chan_dep_data_vec_45[3695 : 3432] = dep_chan_data_57_45;
    assign token_in_vec_45[13] = token_57_45;
    assign in_chan_dep_vld_vec_45[14] = dep_chan_vld_58_45;
    assign in_chan_dep_data_vec_45[3959 : 3696] = dep_chan_data_58_45;
    assign token_in_vec_45[14] = token_58_45;
    assign in_chan_dep_vld_vec_45[15] = dep_chan_vld_87_45;
    assign in_chan_dep_data_vec_45[4223 : 3960] = dep_chan_data_87_45;
    assign token_in_vec_45[15] = token_87_45;
    assign dep_chan_vld_45_21 = out_chan_dep_vld_vec_45[0];
    assign dep_chan_data_45_21 = out_chan_dep_data_45;
    assign token_45_21 = token_out_vec_45[0];
    assign dep_chan_vld_45_44 = out_chan_dep_vld_vec_45[1];
    assign dep_chan_data_45_44 = out_chan_dep_data_45;
    assign token_45_44 = token_out_vec_45[1];
    assign dep_chan_vld_45_46 = out_chan_dep_vld_vec_45[2];
    assign dep_chan_data_45_46 = out_chan_dep_data_45;
    assign token_45_46 = token_out_vec_45[2];
    assign dep_chan_vld_45_47 = out_chan_dep_vld_vec_45[3];
    assign dep_chan_data_45_47 = out_chan_dep_data_45;
    assign token_45_47 = token_out_vec_45[3];
    assign dep_chan_vld_45_48 = out_chan_dep_vld_vec_45[4];
    assign dep_chan_data_45_48 = out_chan_dep_data_45;
    assign token_45_48 = token_out_vec_45[4];
    assign dep_chan_vld_45_49 = out_chan_dep_vld_vec_45[5];
    assign dep_chan_data_45_49 = out_chan_dep_data_45;
    assign token_45_49 = token_out_vec_45[5];
    assign dep_chan_vld_45_50 = out_chan_dep_vld_vec_45[6];
    assign dep_chan_data_45_50 = out_chan_dep_data_45;
    assign token_45_50 = token_out_vec_45[6];
    assign dep_chan_vld_45_51 = out_chan_dep_vld_vec_45[7];
    assign dep_chan_data_45_51 = out_chan_dep_data_45;
    assign token_45_51 = token_out_vec_45[7];
    assign dep_chan_vld_45_52 = out_chan_dep_vld_vec_45[8];
    assign dep_chan_data_45_52 = out_chan_dep_data_45;
    assign token_45_52 = token_out_vec_45[8];
    assign dep_chan_vld_45_53 = out_chan_dep_vld_vec_45[9];
    assign dep_chan_data_45_53 = out_chan_dep_data_45;
    assign token_45_53 = token_out_vec_45[9];
    assign dep_chan_vld_45_54 = out_chan_dep_vld_vec_45[10];
    assign dep_chan_data_45_54 = out_chan_dep_data_45;
    assign token_45_54 = token_out_vec_45[10];
    assign dep_chan_vld_45_55 = out_chan_dep_vld_vec_45[11];
    assign dep_chan_data_45_55 = out_chan_dep_data_45;
    assign token_45_55 = token_out_vec_45[11];
    assign dep_chan_vld_45_56 = out_chan_dep_vld_vec_45[12];
    assign dep_chan_data_45_56 = out_chan_dep_data_45;
    assign token_45_56 = token_out_vec_45[12];
    assign dep_chan_vld_45_57 = out_chan_dep_vld_vec_45[13];
    assign dep_chan_data_45_57 = out_chan_dep_data_45;
    assign token_45_57 = token_out_vec_45[13];
    assign dep_chan_vld_45_58 = out_chan_dep_vld_vec_45[14];
    assign dep_chan_data_45_58 = out_chan_dep_data_45;
    assign token_45_58 = token_out_vec_45[14];
    assign dep_chan_vld_45_87 = out_chan_dep_vld_vec_45[15];
    assign dep_chan_data_45_87 = out_chan_dep_data_45;
    assign token_45_87 = token_out_vec_45[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0
    top_hls_deadlock_detect_unit #(264, 46, 16, 16) top_hls_deadlock_detect_unit_46 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_46),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_46),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_46),
        .token_in_vec(token_in_vec_46),
        .dl_detect_in(dl_detect_out),
        .origin(origin[46]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_46),
        .out_chan_dep_data(out_chan_dep_data_46),
        .token_out_vec(token_out_vec_46),
        .dl_detect_out(dl_in_vec[46]));

    assign proc_46_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.fifo_A_PE_2_2_x024_blk_n);
    assign proc_46_data_PIPO_blk[0] = 1'b0;
    assign proc_46_start_FIFO_blk[0] = 1'b0;
    assign proc_46_TLF_FIFO_blk[0] = 1'b0;
    assign proc_46_input_sync_blk[0] = 1'b0;
    assign proc_46_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_46[0] = dl_detect_out ? proc_dep_vld_vec_46_reg[0] : (proc_46_data_FIFO_blk[0] | proc_46_data_PIPO_blk[0] | proc_46_start_FIFO_blk[0] | proc_46_TLF_FIFO_blk[0] | proc_46_input_sync_blk[0] | proc_46_output_sync_blk[0]);
    assign proc_46_data_FIFO_blk[1] = 1'b0;
    assign proc_46_data_PIPO_blk[1] = 1'b0;
    assign proc_46_start_FIFO_blk[1] = 1'b0;
    assign proc_46_TLF_FIFO_blk[1] = 1'b0;
    assign proc_46_input_sync_blk[1] = 1'b0;
    assign proc_46_output_sync_blk[1] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[1] = dl_detect_out ? proc_dep_vld_vec_46_reg[1] : (proc_46_data_FIFO_blk[1] | proc_46_data_PIPO_blk[1] | proc_46_start_FIFO_blk[1] | proc_46_TLF_FIFO_blk[1] | proc_46_input_sync_blk[1] | proc_46_output_sync_blk[1]);
    assign proc_46_data_FIFO_blk[2] = 1'b0;
    assign proc_46_data_PIPO_blk[2] = 1'b0;
    assign proc_46_start_FIFO_blk[2] = 1'b0;
    assign proc_46_TLF_FIFO_blk[2] = 1'b0;
    assign proc_46_input_sync_blk[2] = 1'b0;
    assign proc_46_output_sync_blk[2] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[2] = dl_detect_out ? proc_dep_vld_vec_46_reg[2] : (proc_46_data_FIFO_blk[2] | proc_46_data_PIPO_blk[2] | proc_46_start_FIFO_blk[2] | proc_46_TLF_FIFO_blk[2] | proc_46_input_sync_blk[2] | proc_46_output_sync_blk[2]);
    assign proc_46_data_FIFO_blk[3] = 1'b0;
    assign proc_46_data_PIPO_blk[3] = 1'b0;
    assign proc_46_start_FIFO_blk[3] = 1'b0;
    assign proc_46_TLF_FIFO_blk[3] = 1'b0;
    assign proc_46_input_sync_blk[3] = 1'b0;
    assign proc_46_output_sync_blk[3] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[3] = dl_detect_out ? proc_dep_vld_vec_46_reg[3] : (proc_46_data_FIFO_blk[3] | proc_46_data_PIPO_blk[3] | proc_46_start_FIFO_blk[3] | proc_46_TLF_FIFO_blk[3] | proc_46_input_sync_blk[3] | proc_46_output_sync_blk[3]);
    assign proc_46_data_FIFO_blk[4] = 1'b0;
    assign proc_46_data_PIPO_blk[4] = 1'b0;
    assign proc_46_start_FIFO_blk[4] = 1'b0;
    assign proc_46_TLF_FIFO_blk[4] = 1'b0;
    assign proc_46_input_sync_blk[4] = 1'b0;
    assign proc_46_output_sync_blk[4] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[4] = dl_detect_out ? proc_dep_vld_vec_46_reg[4] : (proc_46_data_FIFO_blk[4] | proc_46_data_PIPO_blk[4] | proc_46_start_FIFO_blk[4] | proc_46_TLF_FIFO_blk[4] | proc_46_input_sync_blk[4] | proc_46_output_sync_blk[4]);
    assign proc_46_data_FIFO_blk[5] = 1'b0;
    assign proc_46_data_PIPO_blk[5] = 1'b0;
    assign proc_46_start_FIFO_blk[5] = 1'b0;
    assign proc_46_TLF_FIFO_blk[5] = 1'b0;
    assign proc_46_input_sync_blk[5] = 1'b0;
    assign proc_46_output_sync_blk[5] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[5] = dl_detect_out ? proc_dep_vld_vec_46_reg[5] : (proc_46_data_FIFO_blk[5] | proc_46_data_PIPO_blk[5] | proc_46_start_FIFO_blk[5] | proc_46_TLF_FIFO_blk[5] | proc_46_input_sync_blk[5] | proc_46_output_sync_blk[5]);
    assign proc_46_data_FIFO_blk[6] = 1'b0;
    assign proc_46_data_PIPO_blk[6] = 1'b0;
    assign proc_46_start_FIFO_blk[6] = 1'b0;
    assign proc_46_TLF_FIFO_blk[6] = 1'b0;
    assign proc_46_input_sync_blk[6] = 1'b0;
    assign proc_46_output_sync_blk[6] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[6] = dl_detect_out ? proc_dep_vld_vec_46_reg[6] : (proc_46_data_FIFO_blk[6] | proc_46_data_PIPO_blk[6] | proc_46_start_FIFO_blk[6] | proc_46_TLF_FIFO_blk[6] | proc_46_input_sync_blk[6] | proc_46_output_sync_blk[6]);
    assign proc_46_data_FIFO_blk[7] = 1'b0;
    assign proc_46_data_PIPO_blk[7] = 1'b0;
    assign proc_46_start_FIFO_blk[7] = 1'b0;
    assign proc_46_TLF_FIFO_blk[7] = 1'b0;
    assign proc_46_input_sync_blk[7] = 1'b0;
    assign proc_46_output_sync_blk[7] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[7] = dl_detect_out ? proc_dep_vld_vec_46_reg[7] : (proc_46_data_FIFO_blk[7] | proc_46_data_PIPO_blk[7] | proc_46_start_FIFO_blk[7] | proc_46_TLF_FIFO_blk[7] | proc_46_input_sync_blk[7] | proc_46_output_sync_blk[7]);
    assign proc_46_data_FIFO_blk[8] = 1'b0;
    assign proc_46_data_PIPO_blk[8] = 1'b0;
    assign proc_46_start_FIFO_blk[8] = 1'b0;
    assign proc_46_TLF_FIFO_blk[8] = 1'b0;
    assign proc_46_input_sync_blk[8] = 1'b0;
    assign proc_46_output_sync_blk[8] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[8] = dl_detect_out ? proc_dep_vld_vec_46_reg[8] : (proc_46_data_FIFO_blk[8] | proc_46_data_PIPO_blk[8] | proc_46_start_FIFO_blk[8] | proc_46_TLF_FIFO_blk[8] | proc_46_input_sync_blk[8] | proc_46_output_sync_blk[8]);
    assign proc_46_data_FIFO_blk[9] = 1'b0;
    assign proc_46_data_PIPO_blk[9] = 1'b0;
    assign proc_46_start_FIFO_blk[9] = 1'b0;
    assign proc_46_TLF_FIFO_blk[9] = 1'b0;
    assign proc_46_input_sync_blk[9] = 1'b0;
    assign proc_46_output_sync_blk[9] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[9] = dl_detect_out ? proc_dep_vld_vec_46_reg[9] : (proc_46_data_FIFO_blk[9] | proc_46_data_PIPO_blk[9] | proc_46_start_FIFO_blk[9] | proc_46_TLF_FIFO_blk[9] | proc_46_input_sync_blk[9] | proc_46_output_sync_blk[9]);
    assign proc_46_data_FIFO_blk[10] = 1'b0;
    assign proc_46_data_PIPO_blk[10] = 1'b0;
    assign proc_46_start_FIFO_blk[10] = 1'b0;
    assign proc_46_TLF_FIFO_blk[10] = 1'b0;
    assign proc_46_input_sync_blk[10] = 1'b0;
    assign proc_46_output_sync_blk[10] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[10] = dl_detect_out ? proc_dep_vld_vec_46_reg[10] : (proc_46_data_FIFO_blk[10] | proc_46_data_PIPO_blk[10] | proc_46_start_FIFO_blk[10] | proc_46_TLF_FIFO_blk[10] | proc_46_input_sync_blk[10] | proc_46_output_sync_blk[10]);
    assign proc_46_data_FIFO_blk[11] = 1'b0;
    assign proc_46_data_PIPO_blk[11] = 1'b0;
    assign proc_46_start_FIFO_blk[11] = 1'b0;
    assign proc_46_TLF_FIFO_blk[11] = 1'b0;
    assign proc_46_input_sync_blk[11] = 1'b0;
    assign proc_46_output_sync_blk[11] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[11] = dl_detect_out ? proc_dep_vld_vec_46_reg[11] : (proc_46_data_FIFO_blk[11] | proc_46_data_PIPO_blk[11] | proc_46_start_FIFO_blk[11] | proc_46_TLF_FIFO_blk[11] | proc_46_input_sync_blk[11] | proc_46_output_sync_blk[11]);
    assign proc_46_data_FIFO_blk[12] = 1'b0;
    assign proc_46_data_PIPO_blk[12] = 1'b0;
    assign proc_46_start_FIFO_blk[12] = 1'b0;
    assign proc_46_TLF_FIFO_blk[12] = 1'b0;
    assign proc_46_input_sync_blk[12] = 1'b0;
    assign proc_46_output_sync_blk[12] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[12] = dl_detect_out ? proc_dep_vld_vec_46_reg[12] : (proc_46_data_FIFO_blk[12] | proc_46_data_PIPO_blk[12] | proc_46_start_FIFO_blk[12] | proc_46_TLF_FIFO_blk[12] | proc_46_input_sync_blk[12] | proc_46_output_sync_blk[12]);
    assign proc_46_data_FIFO_blk[13] = 1'b0;
    assign proc_46_data_PIPO_blk[13] = 1'b0;
    assign proc_46_start_FIFO_blk[13] = 1'b0;
    assign proc_46_TLF_FIFO_blk[13] = 1'b0;
    assign proc_46_input_sync_blk[13] = 1'b0;
    assign proc_46_output_sync_blk[13] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[13] = dl_detect_out ? proc_dep_vld_vec_46_reg[13] : (proc_46_data_FIFO_blk[13] | proc_46_data_PIPO_blk[13] | proc_46_start_FIFO_blk[13] | proc_46_TLF_FIFO_blk[13] | proc_46_input_sync_blk[13] | proc_46_output_sync_blk[13]);
    assign proc_46_data_FIFO_blk[14] = 1'b0;
    assign proc_46_data_PIPO_blk[14] = 1'b0;
    assign proc_46_start_FIFO_blk[14] = 1'b0;
    assign proc_46_TLF_FIFO_blk[14] = 1'b0;
    assign proc_46_input_sync_blk[14] = 1'b0;
    assign proc_46_output_sync_blk[14] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[14] = dl_detect_out ? proc_dep_vld_vec_46_reg[14] : (proc_46_data_FIFO_blk[14] | proc_46_data_PIPO_blk[14] | proc_46_start_FIFO_blk[14] | proc_46_TLF_FIFO_blk[14] | proc_46_input_sync_blk[14] | proc_46_output_sync_blk[14]);
    assign proc_46_data_FIFO_blk[15] = 1'b0;
    assign proc_46_data_PIPO_blk[15] = 1'b0;
    assign proc_46_start_FIFO_blk[15] = 1'b0;
    assign proc_46_TLF_FIFO_blk[15] = 1'b0;
    assign proc_46_input_sync_blk[15] = 1'b0;
    assign proc_46_output_sync_blk[15] = 1'b0 | (ap_done_reg_2 & grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_46[15] = dl_detect_out ? proc_dep_vld_vec_46_reg[15] : (proc_46_data_FIFO_blk[15] | proc_46_data_PIPO_blk[15] | proc_46_start_FIFO_blk[15] | proc_46_TLF_FIFO_blk[15] | proc_46_input_sync_blk[15] | proc_46_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_46_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_46_reg <= proc_dep_vld_vec_46;
        end
    end
    assign in_chan_dep_vld_vec_46[0] = dep_chan_vld_23_46;
    assign in_chan_dep_data_vec_46[263 : 0] = dep_chan_data_23_46;
    assign token_in_vec_46[0] = token_23_46;
    assign in_chan_dep_vld_vec_46[1] = dep_chan_vld_44_46;
    assign in_chan_dep_data_vec_46[527 : 264] = dep_chan_data_44_46;
    assign token_in_vec_46[1] = token_44_46;
    assign in_chan_dep_vld_vec_46[2] = dep_chan_vld_45_46;
    assign in_chan_dep_data_vec_46[791 : 528] = dep_chan_data_45_46;
    assign token_in_vec_46[2] = token_45_46;
    assign in_chan_dep_vld_vec_46[3] = dep_chan_vld_47_46;
    assign in_chan_dep_data_vec_46[1055 : 792] = dep_chan_data_47_46;
    assign token_in_vec_46[3] = token_47_46;
    assign in_chan_dep_vld_vec_46[4] = dep_chan_vld_48_46;
    assign in_chan_dep_data_vec_46[1319 : 1056] = dep_chan_data_48_46;
    assign token_in_vec_46[4] = token_48_46;
    assign in_chan_dep_vld_vec_46[5] = dep_chan_vld_49_46;
    assign in_chan_dep_data_vec_46[1583 : 1320] = dep_chan_data_49_46;
    assign token_in_vec_46[5] = token_49_46;
    assign in_chan_dep_vld_vec_46[6] = dep_chan_vld_50_46;
    assign in_chan_dep_data_vec_46[1847 : 1584] = dep_chan_data_50_46;
    assign token_in_vec_46[6] = token_50_46;
    assign in_chan_dep_vld_vec_46[7] = dep_chan_vld_51_46;
    assign in_chan_dep_data_vec_46[2111 : 1848] = dep_chan_data_51_46;
    assign token_in_vec_46[7] = token_51_46;
    assign in_chan_dep_vld_vec_46[8] = dep_chan_vld_52_46;
    assign in_chan_dep_data_vec_46[2375 : 2112] = dep_chan_data_52_46;
    assign token_in_vec_46[8] = token_52_46;
    assign in_chan_dep_vld_vec_46[9] = dep_chan_vld_53_46;
    assign in_chan_dep_data_vec_46[2639 : 2376] = dep_chan_data_53_46;
    assign token_in_vec_46[9] = token_53_46;
    assign in_chan_dep_vld_vec_46[10] = dep_chan_vld_54_46;
    assign in_chan_dep_data_vec_46[2903 : 2640] = dep_chan_data_54_46;
    assign token_in_vec_46[10] = token_54_46;
    assign in_chan_dep_vld_vec_46[11] = dep_chan_vld_55_46;
    assign in_chan_dep_data_vec_46[3167 : 2904] = dep_chan_data_55_46;
    assign token_in_vec_46[11] = token_55_46;
    assign in_chan_dep_vld_vec_46[12] = dep_chan_vld_56_46;
    assign in_chan_dep_data_vec_46[3431 : 3168] = dep_chan_data_56_46;
    assign token_in_vec_46[12] = token_56_46;
    assign in_chan_dep_vld_vec_46[13] = dep_chan_vld_57_46;
    assign in_chan_dep_data_vec_46[3695 : 3432] = dep_chan_data_57_46;
    assign token_in_vec_46[13] = token_57_46;
    assign in_chan_dep_vld_vec_46[14] = dep_chan_vld_58_46;
    assign in_chan_dep_data_vec_46[3959 : 3696] = dep_chan_data_58_46;
    assign token_in_vec_46[14] = token_58_46;
    assign in_chan_dep_vld_vec_46[15] = dep_chan_vld_87_46;
    assign in_chan_dep_data_vec_46[4223 : 3960] = dep_chan_data_87_46;
    assign token_in_vec_46[15] = token_87_46;
    assign dep_chan_vld_46_23 = out_chan_dep_vld_vec_46[0];
    assign dep_chan_data_46_23 = out_chan_dep_data_46;
    assign token_46_23 = token_out_vec_46[0];
    assign dep_chan_vld_46_44 = out_chan_dep_vld_vec_46[1];
    assign dep_chan_data_46_44 = out_chan_dep_data_46;
    assign token_46_44 = token_out_vec_46[1];
    assign dep_chan_vld_46_45 = out_chan_dep_vld_vec_46[2];
    assign dep_chan_data_46_45 = out_chan_dep_data_46;
    assign token_46_45 = token_out_vec_46[2];
    assign dep_chan_vld_46_47 = out_chan_dep_vld_vec_46[3];
    assign dep_chan_data_46_47 = out_chan_dep_data_46;
    assign token_46_47 = token_out_vec_46[3];
    assign dep_chan_vld_46_48 = out_chan_dep_vld_vec_46[4];
    assign dep_chan_data_46_48 = out_chan_dep_data_46;
    assign token_46_48 = token_out_vec_46[4];
    assign dep_chan_vld_46_49 = out_chan_dep_vld_vec_46[5];
    assign dep_chan_data_46_49 = out_chan_dep_data_46;
    assign token_46_49 = token_out_vec_46[5];
    assign dep_chan_vld_46_50 = out_chan_dep_vld_vec_46[6];
    assign dep_chan_data_46_50 = out_chan_dep_data_46;
    assign token_46_50 = token_out_vec_46[6];
    assign dep_chan_vld_46_51 = out_chan_dep_vld_vec_46[7];
    assign dep_chan_data_46_51 = out_chan_dep_data_46;
    assign token_46_51 = token_out_vec_46[7];
    assign dep_chan_vld_46_52 = out_chan_dep_vld_vec_46[8];
    assign dep_chan_data_46_52 = out_chan_dep_data_46;
    assign token_46_52 = token_out_vec_46[8];
    assign dep_chan_vld_46_53 = out_chan_dep_vld_vec_46[9];
    assign dep_chan_data_46_53 = out_chan_dep_data_46;
    assign token_46_53 = token_out_vec_46[9];
    assign dep_chan_vld_46_54 = out_chan_dep_vld_vec_46[10];
    assign dep_chan_data_46_54 = out_chan_dep_data_46;
    assign token_46_54 = token_out_vec_46[10];
    assign dep_chan_vld_46_55 = out_chan_dep_vld_vec_46[11];
    assign dep_chan_data_46_55 = out_chan_dep_data_46;
    assign token_46_55 = token_out_vec_46[11];
    assign dep_chan_vld_46_56 = out_chan_dep_vld_vec_46[12];
    assign dep_chan_data_46_56 = out_chan_dep_data_46;
    assign token_46_56 = token_out_vec_46[12];
    assign dep_chan_vld_46_57 = out_chan_dep_vld_vec_46[13];
    assign dep_chan_data_46_57 = out_chan_dep_data_46;
    assign token_46_57 = token_out_vec_46[13];
    assign dep_chan_vld_46_58 = out_chan_dep_vld_vec_46[14];
    assign dep_chan_data_46_58 = out_chan_dep_data_46;
    assign token_46_58 = token_out_vec_46[14];
    assign dep_chan_vld_46_87 = out_chan_dep_vld_vec_46[15];
    assign dep_chan_data_46_87 = out_chan_dep_data_46;
    assign token_46_87 = token_out_vec_46[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0
    top_hls_deadlock_detect_unit #(264, 47, 16, 16) top_hls_deadlock_detect_unit_47 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_47),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_47),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_47),
        .token_in_vec(token_in_vec_47),
        .dl_detect_in(dl_detect_out),
        .origin(origin[47]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_47),
        .out_chan_dep_data(out_chan_dep_data_47),
        .token_out_vec(token_out_vec_47),
        .dl_detect_out(dl_in_vec[47]));

    assign proc_47_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.fifo_A_PE_3_2_x027_blk_n);
    assign proc_47_data_PIPO_blk[0] = 1'b0;
    assign proc_47_start_FIFO_blk[0] = 1'b0;
    assign proc_47_TLF_FIFO_blk[0] = 1'b0;
    assign proc_47_input_sync_blk[0] = 1'b0;
    assign proc_47_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_47[0] = dl_detect_out ? proc_dep_vld_vec_47_reg[0] : (proc_47_data_FIFO_blk[0] | proc_47_data_PIPO_blk[0] | proc_47_start_FIFO_blk[0] | proc_47_TLF_FIFO_blk[0] | proc_47_input_sync_blk[0] | proc_47_output_sync_blk[0]);
    assign proc_47_data_FIFO_blk[1] = 1'b0;
    assign proc_47_data_PIPO_blk[1] = 1'b0;
    assign proc_47_start_FIFO_blk[1] = 1'b0;
    assign proc_47_TLF_FIFO_blk[1] = 1'b0;
    assign proc_47_input_sync_blk[1] = 1'b0;
    assign proc_47_output_sync_blk[1] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[1] = dl_detect_out ? proc_dep_vld_vec_47_reg[1] : (proc_47_data_FIFO_blk[1] | proc_47_data_PIPO_blk[1] | proc_47_start_FIFO_blk[1] | proc_47_TLF_FIFO_blk[1] | proc_47_input_sync_blk[1] | proc_47_output_sync_blk[1]);
    assign proc_47_data_FIFO_blk[2] = 1'b0;
    assign proc_47_data_PIPO_blk[2] = 1'b0;
    assign proc_47_start_FIFO_blk[2] = 1'b0;
    assign proc_47_TLF_FIFO_blk[2] = 1'b0;
    assign proc_47_input_sync_blk[2] = 1'b0;
    assign proc_47_output_sync_blk[2] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[2] = dl_detect_out ? proc_dep_vld_vec_47_reg[2] : (proc_47_data_FIFO_blk[2] | proc_47_data_PIPO_blk[2] | proc_47_start_FIFO_blk[2] | proc_47_TLF_FIFO_blk[2] | proc_47_input_sync_blk[2] | proc_47_output_sync_blk[2]);
    assign proc_47_data_FIFO_blk[3] = 1'b0;
    assign proc_47_data_PIPO_blk[3] = 1'b0;
    assign proc_47_start_FIFO_blk[3] = 1'b0;
    assign proc_47_TLF_FIFO_blk[3] = 1'b0;
    assign proc_47_input_sync_blk[3] = 1'b0;
    assign proc_47_output_sync_blk[3] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[3] = dl_detect_out ? proc_dep_vld_vec_47_reg[3] : (proc_47_data_FIFO_blk[3] | proc_47_data_PIPO_blk[3] | proc_47_start_FIFO_blk[3] | proc_47_TLF_FIFO_blk[3] | proc_47_input_sync_blk[3] | proc_47_output_sync_blk[3]);
    assign proc_47_data_FIFO_blk[4] = 1'b0;
    assign proc_47_data_PIPO_blk[4] = 1'b0;
    assign proc_47_start_FIFO_blk[4] = 1'b0;
    assign proc_47_TLF_FIFO_blk[4] = 1'b0;
    assign proc_47_input_sync_blk[4] = 1'b0;
    assign proc_47_output_sync_blk[4] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[4] = dl_detect_out ? proc_dep_vld_vec_47_reg[4] : (proc_47_data_FIFO_blk[4] | proc_47_data_PIPO_blk[4] | proc_47_start_FIFO_blk[4] | proc_47_TLF_FIFO_blk[4] | proc_47_input_sync_blk[4] | proc_47_output_sync_blk[4]);
    assign proc_47_data_FIFO_blk[5] = 1'b0;
    assign proc_47_data_PIPO_blk[5] = 1'b0;
    assign proc_47_start_FIFO_blk[5] = 1'b0;
    assign proc_47_TLF_FIFO_blk[5] = 1'b0;
    assign proc_47_input_sync_blk[5] = 1'b0;
    assign proc_47_output_sync_blk[5] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[5] = dl_detect_out ? proc_dep_vld_vec_47_reg[5] : (proc_47_data_FIFO_blk[5] | proc_47_data_PIPO_blk[5] | proc_47_start_FIFO_blk[5] | proc_47_TLF_FIFO_blk[5] | proc_47_input_sync_blk[5] | proc_47_output_sync_blk[5]);
    assign proc_47_data_FIFO_blk[6] = 1'b0;
    assign proc_47_data_PIPO_blk[6] = 1'b0;
    assign proc_47_start_FIFO_blk[6] = 1'b0;
    assign proc_47_TLF_FIFO_blk[6] = 1'b0;
    assign proc_47_input_sync_blk[6] = 1'b0;
    assign proc_47_output_sync_blk[6] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[6] = dl_detect_out ? proc_dep_vld_vec_47_reg[6] : (proc_47_data_FIFO_blk[6] | proc_47_data_PIPO_blk[6] | proc_47_start_FIFO_blk[6] | proc_47_TLF_FIFO_blk[6] | proc_47_input_sync_blk[6] | proc_47_output_sync_blk[6]);
    assign proc_47_data_FIFO_blk[7] = 1'b0;
    assign proc_47_data_PIPO_blk[7] = 1'b0;
    assign proc_47_start_FIFO_blk[7] = 1'b0;
    assign proc_47_TLF_FIFO_blk[7] = 1'b0;
    assign proc_47_input_sync_blk[7] = 1'b0;
    assign proc_47_output_sync_blk[7] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[7] = dl_detect_out ? proc_dep_vld_vec_47_reg[7] : (proc_47_data_FIFO_blk[7] | proc_47_data_PIPO_blk[7] | proc_47_start_FIFO_blk[7] | proc_47_TLF_FIFO_blk[7] | proc_47_input_sync_blk[7] | proc_47_output_sync_blk[7]);
    assign proc_47_data_FIFO_blk[8] = 1'b0;
    assign proc_47_data_PIPO_blk[8] = 1'b0;
    assign proc_47_start_FIFO_blk[8] = 1'b0;
    assign proc_47_TLF_FIFO_blk[8] = 1'b0;
    assign proc_47_input_sync_blk[8] = 1'b0;
    assign proc_47_output_sync_blk[8] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[8] = dl_detect_out ? proc_dep_vld_vec_47_reg[8] : (proc_47_data_FIFO_blk[8] | proc_47_data_PIPO_blk[8] | proc_47_start_FIFO_blk[8] | proc_47_TLF_FIFO_blk[8] | proc_47_input_sync_blk[8] | proc_47_output_sync_blk[8]);
    assign proc_47_data_FIFO_blk[9] = 1'b0;
    assign proc_47_data_PIPO_blk[9] = 1'b0;
    assign proc_47_start_FIFO_blk[9] = 1'b0;
    assign proc_47_TLF_FIFO_blk[9] = 1'b0;
    assign proc_47_input_sync_blk[9] = 1'b0;
    assign proc_47_output_sync_blk[9] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[9] = dl_detect_out ? proc_dep_vld_vec_47_reg[9] : (proc_47_data_FIFO_blk[9] | proc_47_data_PIPO_blk[9] | proc_47_start_FIFO_blk[9] | proc_47_TLF_FIFO_blk[9] | proc_47_input_sync_blk[9] | proc_47_output_sync_blk[9]);
    assign proc_47_data_FIFO_blk[10] = 1'b0;
    assign proc_47_data_PIPO_blk[10] = 1'b0;
    assign proc_47_start_FIFO_blk[10] = 1'b0;
    assign proc_47_TLF_FIFO_blk[10] = 1'b0;
    assign proc_47_input_sync_blk[10] = 1'b0;
    assign proc_47_output_sync_blk[10] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[10] = dl_detect_out ? proc_dep_vld_vec_47_reg[10] : (proc_47_data_FIFO_blk[10] | proc_47_data_PIPO_blk[10] | proc_47_start_FIFO_blk[10] | proc_47_TLF_FIFO_blk[10] | proc_47_input_sync_blk[10] | proc_47_output_sync_blk[10]);
    assign proc_47_data_FIFO_blk[11] = 1'b0;
    assign proc_47_data_PIPO_blk[11] = 1'b0;
    assign proc_47_start_FIFO_blk[11] = 1'b0;
    assign proc_47_TLF_FIFO_blk[11] = 1'b0;
    assign proc_47_input_sync_blk[11] = 1'b0;
    assign proc_47_output_sync_blk[11] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[11] = dl_detect_out ? proc_dep_vld_vec_47_reg[11] : (proc_47_data_FIFO_blk[11] | proc_47_data_PIPO_blk[11] | proc_47_start_FIFO_blk[11] | proc_47_TLF_FIFO_blk[11] | proc_47_input_sync_blk[11] | proc_47_output_sync_blk[11]);
    assign proc_47_data_FIFO_blk[12] = 1'b0;
    assign proc_47_data_PIPO_blk[12] = 1'b0;
    assign proc_47_start_FIFO_blk[12] = 1'b0;
    assign proc_47_TLF_FIFO_blk[12] = 1'b0;
    assign proc_47_input_sync_blk[12] = 1'b0;
    assign proc_47_output_sync_blk[12] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[12] = dl_detect_out ? proc_dep_vld_vec_47_reg[12] : (proc_47_data_FIFO_blk[12] | proc_47_data_PIPO_blk[12] | proc_47_start_FIFO_blk[12] | proc_47_TLF_FIFO_blk[12] | proc_47_input_sync_blk[12] | proc_47_output_sync_blk[12]);
    assign proc_47_data_FIFO_blk[13] = 1'b0;
    assign proc_47_data_PIPO_blk[13] = 1'b0;
    assign proc_47_start_FIFO_blk[13] = 1'b0;
    assign proc_47_TLF_FIFO_blk[13] = 1'b0;
    assign proc_47_input_sync_blk[13] = 1'b0;
    assign proc_47_output_sync_blk[13] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[13] = dl_detect_out ? proc_dep_vld_vec_47_reg[13] : (proc_47_data_FIFO_blk[13] | proc_47_data_PIPO_blk[13] | proc_47_start_FIFO_blk[13] | proc_47_TLF_FIFO_blk[13] | proc_47_input_sync_blk[13] | proc_47_output_sync_blk[13]);
    assign proc_47_data_FIFO_blk[14] = 1'b0;
    assign proc_47_data_PIPO_blk[14] = 1'b0;
    assign proc_47_start_FIFO_blk[14] = 1'b0;
    assign proc_47_TLF_FIFO_blk[14] = 1'b0;
    assign proc_47_input_sync_blk[14] = 1'b0;
    assign proc_47_output_sync_blk[14] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[14] = dl_detect_out ? proc_dep_vld_vec_47_reg[14] : (proc_47_data_FIFO_blk[14] | proc_47_data_PIPO_blk[14] | proc_47_start_FIFO_blk[14] | proc_47_TLF_FIFO_blk[14] | proc_47_input_sync_blk[14] | proc_47_output_sync_blk[14]);
    assign proc_47_data_FIFO_blk[15] = 1'b0;
    assign proc_47_data_PIPO_blk[15] = 1'b0;
    assign proc_47_start_FIFO_blk[15] = 1'b0;
    assign proc_47_TLF_FIFO_blk[15] = 1'b0;
    assign proc_47_input_sync_blk[15] = 1'b0;
    assign proc_47_output_sync_blk[15] = 1'b0 | (ap_done_reg_3 & grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_47[15] = dl_detect_out ? proc_dep_vld_vec_47_reg[15] : (proc_47_data_FIFO_blk[15] | proc_47_data_PIPO_blk[15] | proc_47_start_FIFO_blk[15] | proc_47_TLF_FIFO_blk[15] | proc_47_input_sync_blk[15] | proc_47_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_47_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_47_reg <= proc_dep_vld_vec_47;
        end
    end
    assign in_chan_dep_vld_vec_47[0] = dep_chan_vld_25_47;
    assign in_chan_dep_data_vec_47[263 : 0] = dep_chan_data_25_47;
    assign token_in_vec_47[0] = token_25_47;
    assign in_chan_dep_vld_vec_47[1] = dep_chan_vld_44_47;
    assign in_chan_dep_data_vec_47[527 : 264] = dep_chan_data_44_47;
    assign token_in_vec_47[1] = token_44_47;
    assign in_chan_dep_vld_vec_47[2] = dep_chan_vld_45_47;
    assign in_chan_dep_data_vec_47[791 : 528] = dep_chan_data_45_47;
    assign token_in_vec_47[2] = token_45_47;
    assign in_chan_dep_vld_vec_47[3] = dep_chan_vld_46_47;
    assign in_chan_dep_data_vec_47[1055 : 792] = dep_chan_data_46_47;
    assign token_in_vec_47[3] = token_46_47;
    assign in_chan_dep_vld_vec_47[4] = dep_chan_vld_48_47;
    assign in_chan_dep_data_vec_47[1319 : 1056] = dep_chan_data_48_47;
    assign token_in_vec_47[4] = token_48_47;
    assign in_chan_dep_vld_vec_47[5] = dep_chan_vld_49_47;
    assign in_chan_dep_data_vec_47[1583 : 1320] = dep_chan_data_49_47;
    assign token_in_vec_47[5] = token_49_47;
    assign in_chan_dep_vld_vec_47[6] = dep_chan_vld_50_47;
    assign in_chan_dep_data_vec_47[1847 : 1584] = dep_chan_data_50_47;
    assign token_in_vec_47[6] = token_50_47;
    assign in_chan_dep_vld_vec_47[7] = dep_chan_vld_51_47;
    assign in_chan_dep_data_vec_47[2111 : 1848] = dep_chan_data_51_47;
    assign token_in_vec_47[7] = token_51_47;
    assign in_chan_dep_vld_vec_47[8] = dep_chan_vld_52_47;
    assign in_chan_dep_data_vec_47[2375 : 2112] = dep_chan_data_52_47;
    assign token_in_vec_47[8] = token_52_47;
    assign in_chan_dep_vld_vec_47[9] = dep_chan_vld_53_47;
    assign in_chan_dep_data_vec_47[2639 : 2376] = dep_chan_data_53_47;
    assign token_in_vec_47[9] = token_53_47;
    assign in_chan_dep_vld_vec_47[10] = dep_chan_vld_54_47;
    assign in_chan_dep_data_vec_47[2903 : 2640] = dep_chan_data_54_47;
    assign token_in_vec_47[10] = token_54_47;
    assign in_chan_dep_vld_vec_47[11] = dep_chan_vld_55_47;
    assign in_chan_dep_data_vec_47[3167 : 2904] = dep_chan_data_55_47;
    assign token_in_vec_47[11] = token_55_47;
    assign in_chan_dep_vld_vec_47[12] = dep_chan_vld_56_47;
    assign in_chan_dep_data_vec_47[3431 : 3168] = dep_chan_data_56_47;
    assign token_in_vec_47[12] = token_56_47;
    assign in_chan_dep_vld_vec_47[13] = dep_chan_vld_57_47;
    assign in_chan_dep_data_vec_47[3695 : 3432] = dep_chan_data_57_47;
    assign token_in_vec_47[13] = token_57_47;
    assign in_chan_dep_vld_vec_47[14] = dep_chan_vld_58_47;
    assign in_chan_dep_data_vec_47[3959 : 3696] = dep_chan_data_58_47;
    assign token_in_vec_47[14] = token_58_47;
    assign in_chan_dep_vld_vec_47[15] = dep_chan_vld_87_47;
    assign in_chan_dep_data_vec_47[4223 : 3960] = dep_chan_data_87_47;
    assign token_in_vec_47[15] = token_87_47;
    assign dep_chan_vld_47_25 = out_chan_dep_vld_vec_47[0];
    assign dep_chan_data_47_25 = out_chan_dep_data_47;
    assign token_47_25 = token_out_vec_47[0];
    assign dep_chan_vld_47_44 = out_chan_dep_vld_vec_47[1];
    assign dep_chan_data_47_44 = out_chan_dep_data_47;
    assign token_47_44 = token_out_vec_47[1];
    assign dep_chan_vld_47_45 = out_chan_dep_vld_vec_47[2];
    assign dep_chan_data_47_45 = out_chan_dep_data_47;
    assign token_47_45 = token_out_vec_47[2];
    assign dep_chan_vld_47_46 = out_chan_dep_vld_vec_47[3];
    assign dep_chan_data_47_46 = out_chan_dep_data_47;
    assign token_47_46 = token_out_vec_47[3];
    assign dep_chan_vld_47_48 = out_chan_dep_vld_vec_47[4];
    assign dep_chan_data_47_48 = out_chan_dep_data_47;
    assign token_47_48 = token_out_vec_47[4];
    assign dep_chan_vld_47_49 = out_chan_dep_vld_vec_47[5];
    assign dep_chan_data_47_49 = out_chan_dep_data_47;
    assign token_47_49 = token_out_vec_47[5];
    assign dep_chan_vld_47_50 = out_chan_dep_vld_vec_47[6];
    assign dep_chan_data_47_50 = out_chan_dep_data_47;
    assign token_47_50 = token_out_vec_47[6];
    assign dep_chan_vld_47_51 = out_chan_dep_vld_vec_47[7];
    assign dep_chan_data_47_51 = out_chan_dep_data_47;
    assign token_47_51 = token_out_vec_47[7];
    assign dep_chan_vld_47_52 = out_chan_dep_vld_vec_47[8];
    assign dep_chan_data_47_52 = out_chan_dep_data_47;
    assign token_47_52 = token_out_vec_47[8];
    assign dep_chan_vld_47_53 = out_chan_dep_vld_vec_47[9];
    assign dep_chan_data_47_53 = out_chan_dep_data_47;
    assign token_47_53 = token_out_vec_47[9];
    assign dep_chan_vld_47_54 = out_chan_dep_vld_vec_47[10];
    assign dep_chan_data_47_54 = out_chan_dep_data_47;
    assign token_47_54 = token_out_vec_47[10];
    assign dep_chan_vld_47_55 = out_chan_dep_vld_vec_47[11];
    assign dep_chan_data_47_55 = out_chan_dep_data_47;
    assign token_47_55 = token_out_vec_47[11];
    assign dep_chan_vld_47_56 = out_chan_dep_vld_vec_47[12];
    assign dep_chan_data_47_56 = out_chan_dep_data_47;
    assign token_47_56 = token_out_vec_47[12];
    assign dep_chan_vld_47_57 = out_chan_dep_vld_vec_47[13];
    assign dep_chan_data_47_57 = out_chan_dep_data_47;
    assign token_47_57 = token_out_vec_47[13];
    assign dep_chan_vld_47_58 = out_chan_dep_vld_vec_47[14];
    assign dep_chan_data_47_58 = out_chan_dep_data_47;
    assign token_47_58 = token_out_vec_47[14];
    assign dep_chan_vld_47_87 = out_chan_dep_vld_vec_47[15];
    assign dep_chan_data_47_87 = out_chan_dep_data_47;
    assign token_47_87 = token_out_vec_47[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0
    top_hls_deadlock_detect_unit #(264, 48, 16, 16) top_hls_deadlock_detect_unit_48 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_48),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_48),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_48),
        .token_in_vec(token_in_vec_48),
        .dl_detect_in(dl_detect_out),
        .origin(origin[48]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_48),
        .out_chan_dep_data(out_chan_dep_data_48),
        .token_out_vec(token_out_vec_48),
        .dl_detect_out(dl_in_vec[48]));

    assign proc_48_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.fifo_A_PE_4_2_x030_blk_n);
    assign proc_48_data_PIPO_blk[0] = 1'b0;
    assign proc_48_start_FIFO_blk[0] = 1'b0;
    assign proc_48_TLF_FIFO_blk[0] = 1'b0;
    assign proc_48_input_sync_blk[0] = 1'b0;
    assign proc_48_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_48[0] = dl_detect_out ? proc_dep_vld_vec_48_reg[0] : (proc_48_data_FIFO_blk[0] | proc_48_data_PIPO_blk[0] | proc_48_start_FIFO_blk[0] | proc_48_TLF_FIFO_blk[0] | proc_48_input_sync_blk[0] | proc_48_output_sync_blk[0]);
    assign proc_48_data_FIFO_blk[1] = 1'b0;
    assign proc_48_data_PIPO_blk[1] = 1'b0;
    assign proc_48_start_FIFO_blk[1] = 1'b0;
    assign proc_48_TLF_FIFO_blk[1] = 1'b0;
    assign proc_48_input_sync_blk[1] = 1'b0;
    assign proc_48_output_sync_blk[1] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[1] = dl_detect_out ? proc_dep_vld_vec_48_reg[1] : (proc_48_data_FIFO_blk[1] | proc_48_data_PIPO_blk[1] | proc_48_start_FIFO_blk[1] | proc_48_TLF_FIFO_blk[1] | proc_48_input_sync_blk[1] | proc_48_output_sync_blk[1]);
    assign proc_48_data_FIFO_blk[2] = 1'b0;
    assign proc_48_data_PIPO_blk[2] = 1'b0;
    assign proc_48_start_FIFO_blk[2] = 1'b0;
    assign proc_48_TLF_FIFO_blk[2] = 1'b0;
    assign proc_48_input_sync_blk[2] = 1'b0;
    assign proc_48_output_sync_blk[2] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[2] = dl_detect_out ? proc_dep_vld_vec_48_reg[2] : (proc_48_data_FIFO_blk[2] | proc_48_data_PIPO_blk[2] | proc_48_start_FIFO_blk[2] | proc_48_TLF_FIFO_blk[2] | proc_48_input_sync_blk[2] | proc_48_output_sync_blk[2]);
    assign proc_48_data_FIFO_blk[3] = 1'b0;
    assign proc_48_data_PIPO_blk[3] = 1'b0;
    assign proc_48_start_FIFO_blk[3] = 1'b0;
    assign proc_48_TLF_FIFO_blk[3] = 1'b0;
    assign proc_48_input_sync_blk[3] = 1'b0;
    assign proc_48_output_sync_blk[3] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[3] = dl_detect_out ? proc_dep_vld_vec_48_reg[3] : (proc_48_data_FIFO_blk[3] | proc_48_data_PIPO_blk[3] | proc_48_start_FIFO_blk[3] | proc_48_TLF_FIFO_blk[3] | proc_48_input_sync_blk[3] | proc_48_output_sync_blk[3]);
    assign proc_48_data_FIFO_blk[4] = 1'b0;
    assign proc_48_data_PIPO_blk[4] = 1'b0;
    assign proc_48_start_FIFO_blk[4] = 1'b0;
    assign proc_48_TLF_FIFO_blk[4] = 1'b0;
    assign proc_48_input_sync_blk[4] = 1'b0;
    assign proc_48_output_sync_blk[4] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[4] = dl_detect_out ? proc_dep_vld_vec_48_reg[4] : (proc_48_data_FIFO_blk[4] | proc_48_data_PIPO_blk[4] | proc_48_start_FIFO_blk[4] | proc_48_TLF_FIFO_blk[4] | proc_48_input_sync_blk[4] | proc_48_output_sync_blk[4]);
    assign proc_48_data_FIFO_blk[5] = 1'b0;
    assign proc_48_data_PIPO_blk[5] = 1'b0;
    assign proc_48_start_FIFO_blk[5] = 1'b0;
    assign proc_48_TLF_FIFO_blk[5] = 1'b0;
    assign proc_48_input_sync_blk[5] = 1'b0;
    assign proc_48_output_sync_blk[5] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[5] = dl_detect_out ? proc_dep_vld_vec_48_reg[5] : (proc_48_data_FIFO_blk[5] | proc_48_data_PIPO_blk[5] | proc_48_start_FIFO_blk[5] | proc_48_TLF_FIFO_blk[5] | proc_48_input_sync_blk[5] | proc_48_output_sync_blk[5]);
    assign proc_48_data_FIFO_blk[6] = 1'b0;
    assign proc_48_data_PIPO_blk[6] = 1'b0;
    assign proc_48_start_FIFO_blk[6] = 1'b0;
    assign proc_48_TLF_FIFO_blk[6] = 1'b0;
    assign proc_48_input_sync_blk[6] = 1'b0;
    assign proc_48_output_sync_blk[6] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[6] = dl_detect_out ? proc_dep_vld_vec_48_reg[6] : (proc_48_data_FIFO_blk[6] | proc_48_data_PIPO_blk[6] | proc_48_start_FIFO_blk[6] | proc_48_TLF_FIFO_blk[6] | proc_48_input_sync_blk[6] | proc_48_output_sync_blk[6]);
    assign proc_48_data_FIFO_blk[7] = 1'b0;
    assign proc_48_data_PIPO_blk[7] = 1'b0;
    assign proc_48_start_FIFO_blk[7] = 1'b0;
    assign proc_48_TLF_FIFO_blk[7] = 1'b0;
    assign proc_48_input_sync_blk[7] = 1'b0;
    assign proc_48_output_sync_blk[7] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[7] = dl_detect_out ? proc_dep_vld_vec_48_reg[7] : (proc_48_data_FIFO_blk[7] | proc_48_data_PIPO_blk[7] | proc_48_start_FIFO_blk[7] | proc_48_TLF_FIFO_blk[7] | proc_48_input_sync_blk[7] | proc_48_output_sync_blk[7]);
    assign proc_48_data_FIFO_blk[8] = 1'b0;
    assign proc_48_data_PIPO_blk[8] = 1'b0;
    assign proc_48_start_FIFO_blk[8] = 1'b0;
    assign proc_48_TLF_FIFO_blk[8] = 1'b0;
    assign proc_48_input_sync_blk[8] = 1'b0;
    assign proc_48_output_sync_blk[8] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[8] = dl_detect_out ? proc_dep_vld_vec_48_reg[8] : (proc_48_data_FIFO_blk[8] | proc_48_data_PIPO_blk[8] | proc_48_start_FIFO_blk[8] | proc_48_TLF_FIFO_blk[8] | proc_48_input_sync_blk[8] | proc_48_output_sync_blk[8]);
    assign proc_48_data_FIFO_blk[9] = 1'b0;
    assign proc_48_data_PIPO_blk[9] = 1'b0;
    assign proc_48_start_FIFO_blk[9] = 1'b0;
    assign proc_48_TLF_FIFO_blk[9] = 1'b0;
    assign proc_48_input_sync_blk[9] = 1'b0;
    assign proc_48_output_sync_blk[9] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[9] = dl_detect_out ? proc_dep_vld_vec_48_reg[9] : (proc_48_data_FIFO_blk[9] | proc_48_data_PIPO_blk[9] | proc_48_start_FIFO_blk[9] | proc_48_TLF_FIFO_blk[9] | proc_48_input_sync_blk[9] | proc_48_output_sync_blk[9]);
    assign proc_48_data_FIFO_blk[10] = 1'b0;
    assign proc_48_data_PIPO_blk[10] = 1'b0;
    assign proc_48_start_FIFO_blk[10] = 1'b0;
    assign proc_48_TLF_FIFO_blk[10] = 1'b0;
    assign proc_48_input_sync_blk[10] = 1'b0;
    assign proc_48_output_sync_blk[10] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[10] = dl_detect_out ? proc_dep_vld_vec_48_reg[10] : (proc_48_data_FIFO_blk[10] | proc_48_data_PIPO_blk[10] | proc_48_start_FIFO_blk[10] | proc_48_TLF_FIFO_blk[10] | proc_48_input_sync_blk[10] | proc_48_output_sync_blk[10]);
    assign proc_48_data_FIFO_blk[11] = 1'b0;
    assign proc_48_data_PIPO_blk[11] = 1'b0;
    assign proc_48_start_FIFO_blk[11] = 1'b0;
    assign proc_48_TLF_FIFO_blk[11] = 1'b0;
    assign proc_48_input_sync_blk[11] = 1'b0;
    assign proc_48_output_sync_blk[11] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[11] = dl_detect_out ? proc_dep_vld_vec_48_reg[11] : (proc_48_data_FIFO_blk[11] | proc_48_data_PIPO_blk[11] | proc_48_start_FIFO_blk[11] | proc_48_TLF_FIFO_blk[11] | proc_48_input_sync_blk[11] | proc_48_output_sync_blk[11]);
    assign proc_48_data_FIFO_blk[12] = 1'b0;
    assign proc_48_data_PIPO_blk[12] = 1'b0;
    assign proc_48_start_FIFO_blk[12] = 1'b0;
    assign proc_48_TLF_FIFO_blk[12] = 1'b0;
    assign proc_48_input_sync_blk[12] = 1'b0;
    assign proc_48_output_sync_blk[12] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[12] = dl_detect_out ? proc_dep_vld_vec_48_reg[12] : (proc_48_data_FIFO_blk[12] | proc_48_data_PIPO_blk[12] | proc_48_start_FIFO_blk[12] | proc_48_TLF_FIFO_blk[12] | proc_48_input_sync_blk[12] | proc_48_output_sync_blk[12]);
    assign proc_48_data_FIFO_blk[13] = 1'b0;
    assign proc_48_data_PIPO_blk[13] = 1'b0;
    assign proc_48_start_FIFO_blk[13] = 1'b0;
    assign proc_48_TLF_FIFO_blk[13] = 1'b0;
    assign proc_48_input_sync_blk[13] = 1'b0;
    assign proc_48_output_sync_blk[13] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[13] = dl_detect_out ? proc_dep_vld_vec_48_reg[13] : (proc_48_data_FIFO_blk[13] | proc_48_data_PIPO_blk[13] | proc_48_start_FIFO_blk[13] | proc_48_TLF_FIFO_blk[13] | proc_48_input_sync_blk[13] | proc_48_output_sync_blk[13]);
    assign proc_48_data_FIFO_blk[14] = 1'b0;
    assign proc_48_data_PIPO_blk[14] = 1'b0;
    assign proc_48_start_FIFO_blk[14] = 1'b0;
    assign proc_48_TLF_FIFO_blk[14] = 1'b0;
    assign proc_48_input_sync_blk[14] = 1'b0;
    assign proc_48_output_sync_blk[14] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[14] = dl_detect_out ? proc_dep_vld_vec_48_reg[14] : (proc_48_data_FIFO_blk[14] | proc_48_data_PIPO_blk[14] | proc_48_start_FIFO_blk[14] | proc_48_TLF_FIFO_blk[14] | proc_48_input_sync_blk[14] | proc_48_output_sync_blk[14]);
    assign proc_48_data_FIFO_blk[15] = 1'b0;
    assign proc_48_data_PIPO_blk[15] = 1'b0;
    assign proc_48_start_FIFO_blk[15] = 1'b0;
    assign proc_48_TLF_FIFO_blk[15] = 1'b0;
    assign proc_48_input_sync_blk[15] = 1'b0;
    assign proc_48_output_sync_blk[15] = 1'b0 | (ap_done_reg_4 & grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_48[15] = dl_detect_out ? proc_dep_vld_vec_48_reg[15] : (proc_48_data_FIFO_blk[15] | proc_48_data_PIPO_blk[15] | proc_48_start_FIFO_blk[15] | proc_48_TLF_FIFO_blk[15] | proc_48_input_sync_blk[15] | proc_48_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_48_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_48_reg <= proc_dep_vld_vec_48;
        end
    end
    assign in_chan_dep_vld_vec_48[0] = dep_chan_vld_27_48;
    assign in_chan_dep_data_vec_48[263 : 0] = dep_chan_data_27_48;
    assign token_in_vec_48[0] = token_27_48;
    assign in_chan_dep_vld_vec_48[1] = dep_chan_vld_44_48;
    assign in_chan_dep_data_vec_48[527 : 264] = dep_chan_data_44_48;
    assign token_in_vec_48[1] = token_44_48;
    assign in_chan_dep_vld_vec_48[2] = dep_chan_vld_45_48;
    assign in_chan_dep_data_vec_48[791 : 528] = dep_chan_data_45_48;
    assign token_in_vec_48[2] = token_45_48;
    assign in_chan_dep_vld_vec_48[3] = dep_chan_vld_46_48;
    assign in_chan_dep_data_vec_48[1055 : 792] = dep_chan_data_46_48;
    assign token_in_vec_48[3] = token_46_48;
    assign in_chan_dep_vld_vec_48[4] = dep_chan_vld_47_48;
    assign in_chan_dep_data_vec_48[1319 : 1056] = dep_chan_data_47_48;
    assign token_in_vec_48[4] = token_47_48;
    assign in_chan_dep_vld_vec_48[5] = dep_chan_vld_49_48;
    assign in_chan_dep_data_vec_48[1583 : 1320] = dep_chan_data_49_48;
    assign token_in_vec_48[5] = token_49_48;
    assign in_chan_dep_vld_vec_48[6] = dep_chan_vld_50_48;
    assign in_chan_dep_data_vec_48[1847 : 1584] = dep_chan_data_50_48;
    assign token_in_vec_48[6] = token_50_48;
    assign in_chan_dep_vld_vec_48[7] = dep_chan_vld_51_48;
    assign in_chan_dep_data_vec_48[2111 : 1848] = dep_chan_data_51_48;
    assign token_in_vec_48[7] = token_51_48;
    assign in_chan_dep_vld_vec_48[8] = dep_chan_vld_52_48;
    assign in_chan_dep_data_vec_48[2375 : 2112] = dep_chan_data_52_48;
    assign token_in_vec_48[8] = token_52_48;
    assign in_chan_dep_vld_vec_48[9] = dep_chan_vld_53_48;
    assign in_chan_dep_data_vec_48[2639 : 2376] = dep_chan_data_53_48;
    assign token_in_vec_48[9] = token_53_48;
    assign in_chan_dep_vld_vec_48[10] = dep_chan_vld_54_48;
    assign in_chan_dep_data_vec_48[2903 : 2640] = dep_chan_data_54_48;
    assign token_in_vec_48[10] = token_54_48;
    assign in_chan_dep_vld_vec_48[11] = dep_chan_vld_55_48;
    assign in_chan_dep_data_vec_48[3167 : 2904] = dep_chan_data_55_48;
    assign token_in_vec_48[11] = token_55_48;
    assign in_chan_dep_vld_vec_48[12] = dep_chan_vld_56_48;
    assign in_chan_dep_data_vec_48[3431 : 3168] = dep_chan_data_56_48;
    assign token_in_vec_48[12] = token_56_48;
    assign in_chan_dep_vld_vec_48[13] = dep_chan_vld_57_48;
    assign in_chan_dep_data_vec_48[3695 : 3432] = dep_chan_data_57_48;
    assign token_in_vec_48[13] = token_57_48;
    assign in_chan_dep_vld_vec_48[14] = dep_chan_vld_58_48;
    assign in_chan_dep_data_vec_48[3959 : 3696] = dep_chan_data_58_48;
    assign token_in_vec_48[14] = token_58_48;
    assign in_chan_dep_vld_vec_48[15] = dep_chan_vld_87_48;
    assign in_chan_dep_data_vec_48[4223 : 3960] = dep_chan_data_87_48;
    assign token_in_vec_48[15] = token_87_48;
    assign dep_chan_vld_48_27 = out_chan_dep_vld_vec_48[0];
    assign dep_chan_data_48_27 = out_chan_dep_data_48;
    assign token_48_27 = token_out_vec_48[0];
    assign dep_chan_vld_48_44 = out_chan_dep_vld_vec_48[1];
    assign dep_chan_data_48_44 = out_chan_dep_data_48;
    assign token_48_44 = token_out_vec_48[1];
    assign dep_chan_vld_48_45 = out_chan_dep_vld_vec_48[2];
    assign dep_chan_data_48_45 = out_chan_dep_data_48;
    assign token_48_45 = token_out_vec_48[2];
    assign dep_chan_vld_48_46 = out_chan_dep_vld_vec_48[3];
    assign dep_chan_data_48_46 = out_chan_dep_data_48;
    assign token_48_46 = token_out_vec_48[3];
    assign dep_chan_vld_48_47 = out_chan_dep_vld_vec_48[4];
    assign dep_chan_data_48_47 = out_chan_dep_data_48;
    assign token_48_47 = token_out_vec_48[4];
    assign dep_chan_vld_48_49 = out_chan_dep_vld_vec_48[5];
    assign dep_chan_data_48_49 = out_chan_dep_data_48;
    assign token_48_49 = token_out_vec_48[5];
    assign dep_chan_vld_48_50 = out_chan_dep_vld_vec_48[6];
    assign dep_chan_data_48_50 = out_chan_dep_data_48;
    assign token_48_50 = token_out_vec_48[6];
    assign dep_chan_vld_48_51 = out_chan_dep_vld_vec_48[7];
    assign dep_chan_data_48_51 = out_chan_dep_data_48;
    assign token_48_51 = token_out_vec_48[7];
    assign dep_chan_vld_48_52 = out_chan_dep_vld_vec_48[8];
    assign dep_chan_data_48_52 = out_chan_dep_data_48;
    assign token_48_52 = token_out_vec_48[8];
    assign dep_chan_vld_48_53 = out_chan_dep_vld_vec_48[9];
    assign dep_chan_data_48_53 = out_chan_dep_data_48;
    assign token_48_53 = token_out_vec_48[9];
    assign dep_chan_vld_48_54 = out_chan_dep_vld_vec_48[10];
    assign dep_chan_data_48_54 = out_chan_dep_data_48;
    assign token_48_54 = token_out_vec_48[10];
    assign dep_chan_vld_48_55 = out_chan_dep_vld_vec_48[11];
    assign dep_chan_data_48_55 = out_chan_dep_data_48;
    assign token_48_55 = token_out_vec_48[11];
    assign dep_chan_vld_48_56 = out_chan_dep_vld_vec_48[12];
    assign dep_chan_data_48_56 = out_chan_dep_data_48;
    assign token_48_56 = token_out_vec_48[12];
    assign dep_chan_vld_48_57 = out_chan_dep_vld_vec_48[13];
    assign dep_chan_data_48_57 = out_chan_dep_data_48;
    assign token_48_57 = token_out_vec_48[13];
    assign dep_chan_vld_48_58 = out_chan_dep_vld_vec_48[14];
    assign dep_chan_data_48_58 = out_chan_dep_data_48;
    assign token_48_58 = token_out_vec_48[14];
    assign dep_chan_vld_48_87 = out_chan_dep_vld_vec_48[15];
    assign dep_chan_data_48_87 = out_chan_dep_data_48;
    assign token_48_87 = token_out_vec_48[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0
    top_hls_deadlock_detect_unit #(264, 49, 16, 16) top_hls_deadlock_detect_unit_49 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_49),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_49),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_49),
        .token_in_vec(token_in_vec_49),
        .dl_detect_in(dl_detect_out),
        .origin(origin[49]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_49),
        .out_chan_dep_data(out_chan_dep_data_49),
        .token_out_vec(token_out_vec_49),
        .dl_detect_out(dl_in_vec[49]));

    assign proc_49_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.fifo_A_PE_5_2_x033_blk_n);
    assign proc_49_data_PIPO_blk[0] = 1'b0;
    assign proc_49_start_FIFO_blk[0] = 1'b0;
    assign proc_49_TLF_FIFO_blk[0] = 1'b0;
    assign proc_49_input_sync_blk[0] = 1'b0;
    assign proc_49_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_49[0] = dl_detect_out ? proc_dep_vld_vec_49_reg[0] : (proc_49_data_FIFO_blk[0] | proc_49_data_PIPO_blk[0] | proc_49_start_FIFO_blk[0] | proc_49_TLF_FIFO_blk[0] | proc_49_input_sync_blk[0] | proc_49_output_sync_blk[0]);
    assign proc_49_data_FIFO_blk[1] = 1'b0;
    assign proc_49_data_PIPO_blk[1] = 1'b0;
    assign proc_49_start_FIFO_blk[1] = 1'b0;
    assign proc_49_TLF_FIFO_blk[1] = 1'b0;
    assign proc_49_input_sync_blk[1] = 1'b0;
    assign proc_49_output_sync_blk[1] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[1] = dl_detect_out ? proc_dep_vld_vec_49_reg[1] : (proc_49_data_FIFO_blk[1] | proc_49_data_PIPO_blk[1] | proc_49_start_FIFO_blk[1] | proc_49_TLF_FIFO_blk[1] | proc_49_input_sync_blk[1] | proc_49_output_sync_blk[1]);
    assign proc_49_data_FIFO_blk[2] = 1'b0;
    assign proc_49_data_PIPO_blk[2] = 1'b0;
    assign proc_49_start_FIFO_blk[2] = 1'b0;
    assign proc_49_TLF_FIFO_blk[2] = 1'b0;
    assign proc_49_input_sync_blk[2] = 1'b0;
    assign proc_49_output_sync_blk[2] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[2] = dl_detect_out ? proc_dep_vld_vec_49_reg[2] : (proc_49_data_FIFO_blk[2] | proc_49_data_PIPO_blk[2] | proc_49_start_FIFO_blk[2] | proc_49_TLF_FIFO_blk[2] | proc_49_input_sync_blk[2] | proc_49_output_sync_blk[2]);
    assign proc_49_data_FIFO_blk[3] = 1'b0;
    assign proc_49_data_PIPO_blk[3] = 1'b0;
    assign proc_49_start_FIFO_blk[3] = 1'b0;
    assign proc_49_TLF_FIFO_blk[3] = 1'b0;
    assign proc_49_input_sync_blk[3] = 1'b0;
    assign proc_49_output_sync_blk[3] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[3] = dl_detect_out ? proc_dep_vld_vec_49_reg[3] : (proc_49_data_FIFO_blk[3] | proc_49_data_PIPO_blk[3] | proc_49_start_FIFO_blk[3] | proc_49_TLF_FIFO_blk[3] | proc_49_input_sync_blk[3] | proc_49_output_sync_blk[3]);
    assign proc_49_data_FIFO_blk[4] = 1'b0;
    assign proc_49_data_PIPO_blk[4] = 1'b0;
    assign proc_49_start_FIFO_blk[4] = 1'b0;
    assign proc_49_TLF_FIFO_blk[4] = 1'b0;
    assign proc_49_input_sync_blk[4] = 1'b0;
    assign proc_49_output_sync_blk[4] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[4] = dl_detect_out ? proc_dep_vld_vec_49_reg[4] : (proc_49_data_FIFO_blk[4] | proc_49_data_PIPO_blk[4] | proc_49_start_FIFO_blk[4] | proc_49_TLF_FIFO_blk[4] | proc_49_input_sync_blk[4] | proc_49_output_sync_blk[4]);
    assign proc_49_data_FIFO_blk[5] = 1'b0;
    assign proc_49_data_PIPO_blk[5] = 1'b0;
    assign proc_49_start_FIFO_blk[5] = 1'b0;
    assign proc_49_TLF_FIFO_blk[5] = 1'b0;
    assign proc_49_input_sync_blk[5] = 1'b0;
    assign proc_49_output_sync_blk[5] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[5] = dl_detect_out ? proc_dep_vld_vec_49_reg[5] : (proc_49_data_FIFO_blk[5] | proc_49_data_PIPO_blk[5] | proc_49_start_FIFO_blk[5] | proc_49_TLF_FIFO_blk[5] | proc_49_input_sync_blk[5] | proc_49_output_sync_blk[5]);
    assign proc_49_data_FIFO_blk[6] = 1'b0;
    assign proc_49_data_PIPO_blk[6] = 1'b0;
    assign proc_49_start_FIFO_blk[6] = 1'b0;
    assign proc_49_TLF_FIFO_blk[6] = 1'b0;
    assign proc_49_input_sync_blk[6] = 1'b0;
    assign proc_49_output_sync_blk[6] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[6] = dl_detect_out ? proc_dep_vld_vec_49_reg[6] : (proc_49_data_FIFO_blk[6] | proc_49_data_PIPO_blk[6] | proc_49_start_FIFO_blk[6] | proc_49_TLF_FIFO_blk[6] | proc_49_input_sync_blk[6] | proc_49_output_sync_blk[6]);
    assign proc_49_data_FIFO_blk[7] = 1'b0;
    assign proc_49_data_PIPO_blk[7] = 1'b0;
    assign proc_49_start_FIFO_blk[7] = 1'b0;
    assign proc_49_TLF_FIFO_blk[7] = 1'b0;
    assign proc_49_input_sync_blk[7] = 1'b0;
    assign proc_49_output_sync_blk[7] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[7] = dl_detect_out ? proc_dep_vld_vec_49_reg[7] : (proc_49_data_FIFO_blk[7] | proc_49_data_PIPO_blk[7] | proc_49_start_FIFO_blk[7] | proc_49_TLF_FIFO_blk[7] | proc_49_input_sync_blk[7] | proc_49_output_sync_blk[7]);
    assign proc_49_data_FIFO_blk[8] = 1'b0;
    assign proc_49_data_PIPO_blk[8] = 1'b0;
    assign proc_49_start_FIFO_blk[8] = 1'b0;
    assign proc_49_TLF_FIFO_blk[8] = 1'b0;
    assign proc_49_input_sync_blk[8] = 1'b0;
    assign proc_49_output_sync_blk[8] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[8] = dl_detect_out ? proc_dep_vld_vec_49_reg[8] : (proc_49_data_FIFO_blk[8] | proc_49_data_PIPO_blk[8] | proc_49_start_FIFO_blk[8] | proc_49_TLF_FIFO_blk[8] | proc_49_input_sync_blk[8] | proc_49_output_sync_blk[8]);
    assign proc_49_data_FIFO_blk[9] = 1'b0;
    assign proc_49_data_PIPO_blk[9] = 1'b0;
    assign proc_49_start_FIFO_blk[9] = 1'b0;
    assign proc_49_TLF_FIFO_blk[9] = 1'b0;
    assign proc_49_input_sync_blk[9] = 1'b0;
    assign proc_49_output_sync_blk[9] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[9] = dl_detect_out ? proc_dep_vld_vec_49_reg[9] : (proc_49_data_FIFO_blk[9] | proc_49_data_PIPO_blk[9] | proc_49_start_FIFO_blk[9] | proc_49_TLF_FIFO_blk[9] | proc_49_input_sync_blk[9] | proc_49_output_sync_blk[9]);
    assign proc_49_data_FIFO_blk[10] = 1'b0;
    assign proc_49_data_PIPO_blk[10] = 1'b0;
    assign proc_49_start_FIFO_blk[10] = 1'b0;
    assign proc_49_TLF_FIFO_blk[10] = 1'b0;
    assign proc_49_input_sync_blk[10] = 1'b0;
    assign proc_49_output_sync_blk[10] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[10] = dl_detect_out ? proc_dep_vld_vec_49_reg[10] : (proc_49_data_FIFO_blk[10] | proc_49_data_PIPO_blk[10] | proc_49_start_FIFO_blk[10] | proc_49_TLF_FIFO_blk[10] | proc_49_input_sync_blk[10] | proc_49_output_sync_blk[10]);
    assign proc_49_data_FIFO_blk[11] = 1'b0;
    assign proc_49_data_PIPO_blk[11] = 1'b0;
    assign proc_49_start_FIFO_blk[11] = 1'b0;
    assign proc_49_TLF_FIFO_blk[11] = 1'b0;
    assign proc_49_input_sync_blk[11] = 1'b0;
    assign proc_49_output_sync_blk[11] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[11] = dl_detect_out ? proc_dep_vld_vec_49_reg[11] : (proc_49_data_FIFO_blk[11] | proc_49_data_PIPO_blk[11] | proc_49_start_FIFO_blk[11] | proc_49_TLF_FIFO_blk[11] | proc_49_input_sync_blk[11] | proc_49_output_sync_blk[11]);
    assign proc_49_data_FIFO_blk[12] = 1'b0;
    assign proc_49_data_PIPO_blk[12] = 1'b0;
    assign proc_49_start_FIFO_blk[12] = 1'b0;
    assign proc_49_TLF_FIFO_blk[12] = 1'b0;
    assign proc_49_input_sync_blk[12] = 1'b0;
    assign proc_49_output_sync_blk[12] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[12] = dl_detect_out ? proc_dep_vld_vec_49_reg[12] : (proc_49_data_FIFO_blk[12] | proc_49_data_PIPO_blk[12] | proc_49_start_FIFO_blk[12] | proc_49_TLF_FIFO_blk[12] | proc_49_input_sync_blk[12] | proc_49_output_sync_blk[12]);
    assign proc_49_data_FIFO_blk[13] = 1'b0;
    assign proc_49_data_PIPO_blk[13] = 1'b0;
    assign proc_49_start_FIFO_blk[13] = 1'b0;
    assign proc_49_TLF_FIFO_blk[13] = 1'b0;
    assign proc_49_input_sync_blk[13] = 1'b0;
    assign proc_49_output_sync_blk[13] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[13] = dl_detect_out ? proc_dep_vld_vec_49_reg[13] : (proc_49_data_FIFO_blk[13] | proc_49_data_PIPO_blk[13] | proc_49_start_FIFO_blk[13] | proc_49_TLF_FIFO_blk[13] | proc_49_input_sync_blk[13] | proc_49_output_sync_blk[13]);
    assign proc_49_data_FIFO_blk[14] = 1'b0;
    assign proc_49_data_PIPO_blk[14] = 1'b0;
    assign proc_49_start_FIFO_blk[14] = 1'b0;
    assign proc_49_TLF_FIFO_blk[14] = 1'b0;
    assign proc_49_input_sync_blk[14] = 1'b0;
    assign proc_49_output_sync_blk[14] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[14] = dl_detect_out ? proc_dep_vld_vec_49_reg[14] : (proc_49_data_FIFO_blk[14] | proc_49_data_PIPO_blk[14] | proc_49_start_FIFO_blk[14] | proc_49_TLF_FIFO_blk[14] | proc_49_input_sync_blk[14] | proc_49_output_sync_blk[14]);
    assign proc_49_data_FIFO_blk[15] = 1'b0;
    assign proc_49_data_PIPO_blk[15] = 1'b0;
    assign proc_49_start_FIFO_blk[15] = 1'b0;
    assign proc_49_TLF_FIFO_blk[15] = 1'b0;
    assign proc_49_input_sync_blk[15] = 1'b0;
    assign proc_49_output_sync_blk[15] = 1'b0 | (ap_done_reg_5 & grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_49[15] = dl_detect_out ? proc_dep_vld_vec_49_reg[15] : (proc_49_data_FIFO_blk[15] | proc_49_data_PIPO_blk[15] | proc_49_start_FIFO_blk[15] | proc_49_TLF_FIFO_blk[15] | proc_49_input_sync_blk[15] | proc_49_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_49_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_49_reg <= proc_dep_vld_vec_49;
        end
    end
    assign in_chan_dep_vld_vec_49[0] = dep_chan_vld_29_49;
    assign in_chan_dep_data_vec_49[263 : 0] = dep_chan_data_29_49;
    assign token_in_vec_49[0] = token_29_49;
    assign in_chan_dep_vld_vec_49[1] = dep_chan_vld_44_49;
    assign in_chan_dep_data_vec_49[527 : 264] = dep_chan_data_44_49;
    assign token_in_vec_49[1] = token_44_49;
    assign in_chan_dep_vld_vec_49[2] = dep_chan_vld_45_49;
    assign in_chan_dep_data_vec_49[791 : 528] = dep_chan_data_45_49;
    assign token_in_vec_49[2] = token_45_49;
    assign in_chan_dep_vld_vec_49[3] = dep_chan_vld_46_49;
    assign in_chan_dep_data_vec_49[1055 : 792] = dep_chan_data_46_49;
    assign token_in_vec_49[3] = token_46_49;
    assign in_chan_dep_vld_vec_49[4] = dep_chan_vld_47_49;
    assign in_chan_dep_data_vec_49[1319 : 1056] = dep_chan_data_47_49;
    assign token_in_vec_49[4] = token_47_49;
    assign in_chan_dep_vld_vec_49[5] = dep_chan_vld_48_49;
    assign in_chan_dep_data_vec_49[1583 : 1320] = dep_chan_data_48_49;
    assign token_in_vec_49[5] = token_48_49;
    assign in_chan_dep_vld_vec_49[6] = dep_chan_vld_50_49;
    assign in_chan_dep_data_vec_49[1847 : 1584] = dep_chan_data_50_49;
    assign token_in_vec_49[6] = token_50_49;
    assign in_chan_dep_vld_vec_49[7] = dep_chan_vld_51_49;
    assign in_chan_dep_data_vec_49[2111 : 1848] = dep_chan_data_51_49;
    assign token_in_vec_49[7] = token_51_49;
    assign in_chan_dep_vld_vec_49[8] = dep_chan_vld_52_49;
    assign in_chan_dep_data_vec_49[2375 : 2112] = dep_chan_data_52_49;
    assign token_in_vec_49[8] = token_52_49;
    assign in_chan_dep_vld_vec_49[9] = dep_chan_vld_53_49;
    assign in_chan_dep_data_vec_49[2639 : 2376] = dep_chan_data_53_49;
    assign token_in_vec_49[9] = token_53_49;
    assign in_chan_dep_vld_vec_49[10] = dep_chan_vld_54_49;
    assign in_chan_dep_data_vec_49[2903 : 2640] = dep_chan_data_54_49;
    assign token_in_vec_49[10] = token_54_49;
    assign in_chan_dep_vld_vec_49[11] = dep_chan_vld_55_49;
    assign in_chan_dep_data_vec_49[3167 : 2904] = dep_chan_data_55_49;
    assign token_in_vec_49[11] = token_55_49;
    assign in_chan_dep_vld_vec_49[12] = dep_chan_vld_56_49;
    assign in_chan_dep_data_vec_49[3431 : 3168] = dep_chan_data_56_49;
    assign token_in_vec_49[12] = token_56_49;
    assign in_chan_dep_vld_vec_49[13] = dep_chan_vld_57_49;
    assign in_chan_dep_data_vec_49[3695 : 3432] = dep_chan_data_57_49;
    assign token_in_vec_49[13] = token_57_49;
    assign in_chan_dep_vld_vec_49[14] = dep_chan_vld_58_49;
    assign in_chan_dep_data_vec_49[3959 : 3696] = dep_chan_data_58_49;
    assign token_in_vec_49[14] = token_58_49;
    assign in_chan_dep_vld_vec_49[15] = dep_chan_vld_87_49;
    assign in_chan_dep_data_vec_49[4223 : 3960] = dep_chan_data_87_49;
    assign token_in_vec_49[15] = token_87_49;
    assign dep_chan_vld_49_29 = out_chan_dep_vld_vec_49[0];
    assign dep_chan_data_49_29 = out_chan_dep_data_49;
    assign token_49_29 = token_out_vec_49[0];
    assign dep_chan_vld_49_44 = out_chan_dep_vld_vec_49[1];
    assign dep_chan_data_49_44 = out_chan_dep_data_49;
    assign token_49_44 = token_out_vec_49[1];
    assign dep_chan_vld_49_45 = out_chan_dep_vld_vec_49[2];
    assign dep_chan_data_49_45 = out_chan_dep_data_49;
    assign token_49_45 = token_out_vec_49[2];
    assign dep_chan_vld_49_46 = out_chan_dep_vld_vec_49[3];
    assign dep_chan_data_49_46 = out_chan_dep_data_49;
    assign token_49_46 = token_out_vec_49[3];
    assign dep_chan_vld_49_47 = out_chan_dep_vld_vec_49[4];
    assign dep_chan_data_49_47 = out_chan_dep_data_49;
    assign token_49_47 = token_out_vec_49[4];
    assign dep_chan_vld_49_48 = out_chan_dep_vld_vec_49[5];
    assign dep_chan_data_49_48 = out_chan_dep_data_49;
    assign token_49_48 = token_out_vec_49[5];
    assign dep_chan_vld_49_50 = out_chan_dep_vld_vec_49[6];
    assign dep_chan_data_49_50 = out_chan_dep_data_49;
    assign token_49_50 = token_out_vec_49[6];
    assign dep_chan_vld_49_51 = out_chan_dep_vld_vec_49[7];
    assign dep_chan_data_49_51 = out_chan_dep_data_49;
    assign token_49_51 = token_out_vec_49[7];
    assign dep_chan_vld_49_52 = out_chan_dep_vld_vec_49[8];
    assign dep_chan_data_49_52 = out_chan_dep_data_49;
    assign token_49_52 = token_out_vec_49[8];
    assign dep_chan_vld_49_53 = out_chan_dep_vld_vec_49[9];
    assign dep_chan_data_49_53 = out_chan_dep_data_49;
    assign token_49_53 = token_out_vec_49[9];
    assign dep_chan_vld_49_54 = out_chan_dep_vld_vec_49[10];
    assign dep_chan_data_49_54 = out_chan_dep_data_49;
    assign token_49_54 = token_out_vec_49[10];
    assign dep_chan_vld_49_55 = out_chan_dep_vld_vec_49[11];
    assign dep_chan_data_49_55 = out_chan_dep_data_49;
    assign token_49_55 = token_out_vec_49[11];
    assign dep_chan_vld_49_56 = out_chan_dep_vld_vec_49[12];
    assign dep_chan_data_49_56 = out_chan_dep_data_49;
    assign token_49_56 = token_out_vec_49[12];
    assign dep_chan_vld_49_57 = out_chan_dep_vld_vec_49[13];
    assign dep_chan_data_49_57 = out_chan_dep_data_49;
    assign token_49_57 = token_out_vec_49[13];
    assign dep_chan_vld_49_58 = out_chan_dep_vld_vec_49[14];
    assign dep_chan_data_49_58 = out_chan_dep_data_49;
    assign token_49_58 = token_out_vec_49[14];
    assign dep_chan_vld_49_87 = out_chan_dep_vld_vec_49[15];
    assign dep_chan_data_49_87 = out_chan_dep_data_49;
    assign token_49_87 = token_out_vec_49[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0
    top_hls_deadlock_detect_unit #(264, 50, 16, 16) top_hls_deadlock_detect_unit_50 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_50),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_50),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_50),
        .token_in_vec(token_in_vec_50),
        .dl_detect_in(dl_detect_out),
        .origin(origin[50]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_50),
        .out_chan_dep_data(out_chan_dep_data_50),
        .token_out_vec(token_out_vec_50),
        .dl_detect_out(dl_in_vec[50]));

    assign proc_50_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.fifo_A_PE_6_2_x036_blk_n);
    assign proc_50_data_PIPO_blk[0] = 1'b0;
    assign proc_50_start_FIFO_blk[0] = 1'b0;
    assign proc_50_TLF_FIFO_blk[0] = 1'b0;
    assign proc_50_input_sync_blk[0] = 1'b0;
    assign proc_50_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_50[0] = dl_detect_out ? proc_dep_vld_vec_50_reg[0] : (proc_50_data_FIFO_blk[0] | proc_50_data_PIPO_blk[0] | proc_50_start_FIFO_blk[0] | proc_50_TLF_FIFO_blk[0] | proc_50_input_sync_blk[0] | proc_50_output_sync_blk[0]);
    assign proc_50_data_FIFO_blk[1] = 1'b0;
    assign proc_50_data_PIPO_blk[1] = 1'b0;
    assign proc_50_start_FIFO_blk[1] = 1'b0;
    assign proc_50_TLF_FIFO_blk[1] = 1'b0;
    assign proc_50_input_sync_blk[1] = 1'b0;
    assign proc_50_output_sync_blk[1] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[1] = dl_detect_out ? proc_dep_vld_vec_50_reg[1] : (proc_50_data_FIFO_blk[1] | proc_50_data_PIPO_blk[1] | proc_50_start_FIFO_blk[1] | proc_50_TLF_FIFO_blk[1] | proc_50_input_sync_blk[1] | proc_50_output_sync_blk[1]);
    assign proc_50_data_FIFO_blk[2] = 1'b0;
    assign proc_50_data_PIPO_blk[2] = 1'b0;
    assign proc_50_start_FIFO_blk[2] = 1'b0;
    assign proc_50_TLF_FIFO_blk[2] = 1'b0;
    assign proc_50_input_sync_blk[2] = 1'b0;
    assign proc_50_output_sync_blk[2] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[2] = dl_detect_out ? proc_dep_vld_vec_50_reg[2] : (proc_50_data_FIFO_blk[2] | proc_50_data_PIPO_blk[2] | proc_50_start_FIFO_blk[2] | proc_50_TLF_FIFO_blk[2] | proc_50_input_sync_blk[2] | proc_50_output_sync_blk[2]);
    assign proc_50_data_FIFO_blk[3] = 1'b0;
    assign proc_50_data_PIPO_blk[3] = 1'b0;
    assign proc_50_start_FIFO_blk[3] = 1'b0;
    assign proc_50_TLF_FIFO_blk[3] = 1'b0;
    assign proc_50_input_sync_blk[3] = 1'b0;
    assign proc_50_output_sync_blk[3] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[3] = dl_detect_out ? proc_dep_vld_vec_50_reg[3] : (proc_50_data_FIFO_blk[3] | proc_50_data_PIPO_blk[3] | proc_50_start_FIFO_blk[3] | proc_50_TLF_FIFO_blk[3] | proc_50_input_sync_blk[3] | proc_50_output_sync_blk[3]);
    assign proc_50_data_FIFO_blk[4] = 1'b0;
    assign proc_50_data_PIPO_blk[4] = 1'b0;
    assign proc_50_start_FIFO_blk[4] = 1'b0;
    assign proc_50_TLF_FIFO_blk[4] = 1'b0;
    assign proc_50_input_sync_blk[4] = 1'b0;
    assign proc_50_output_sync_blk[4] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[4] = dl_detect_out ? proc_dep_vld_vec_50_reg[4] : (proc_50_data_FIFO_blk[4] | proc_50_data_PIPO_blk[4] | proc_50_start_FIFO_blk[4] | proc_50_TLF_FIFO_blk[4] | proc_50_input_sync_blk[4] | proc_50_output_sync_blk[4]);
    assign proc_50_data_FIFO_blk[5] = 1'b0;
    assign proc_50_data_PIPO_blk[5] = 1'b0;
    assign proc_50_start_FIFO_blk[5] = 1'b0;
    assign proc_50_TLF_FIFO_blk[5] = 1'b0;
    assign proc_50_input_sync_blk[5] = 1'b0;
    assign proc_50_output_sync_blk[5] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[5] = dl_detect_out ? proc_dep_vld_vec_50_reg[5] : (proc_50_data_FIFO_blk[5] | proc_50_data_PIPO_blk[5] | proc_50_start_FIFO_blk[5] | proc_50_TLF_FIFO_blk[5] | proc_50_input_sync_blk[5] | proc_50_output_sync_blk[5]);
    assign proc_50_data_FIFO_blk[6] = 1'b0;
    assign proc_50_data_PIPO_blk[6] = 1'b0;
    assign proc_50_start_FIFO_blk[6] = 1'b0;
    assign proc_50_TLF_FIFO_blk[6] = 1'b0;
    assign proc_50_input_sync_blk[6] = 1'b0;
    assign proc_50_output_sync_blk[6] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[6] = dl_detect_out ? proc_dep_vld_vec_50_reg[6] : (proc_50_data_FIFO_blk[6] | proc_50_data_PIPO_blk[6] | proc_50_start_FIFO_blk[6] | proc_50_TLF_FIFO_blk[6] | proc_50_input_sync_blk[6] | proc_50_output_sync_blk[6]);
    assign proc_50_data_FIFO_blk[7] = 1'b0;
    assign proc_50_data_PIPO_blk[7] = 1'b0;
    assign proc_50_start_FIFO_blk[7] = 1'b0;
    assign proc_50_TLF_FIFO_blk[7] = 1'b0;
    assign proc_50_input_sync_blk[7] = 1'b0;
    assign proc_50_output_sync_blk[7] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[7] = dl_detect_out ? proc_dep_vld_vec_50_reg[7] : (proc_50_data_FIFO_blk[7] | proc_50_data_PIPO_blk[7] | proc_50_start_FIFO_blk[7] | proc_50_TLF_FIFO_blk[7] | proc_50_input_sync_blk[7] | proc_50_output_sync_blk[7]);
    assign proc_50_data_FIFO_blk[8] = 1'b0;
    assign proc_50_data_PIPO_blk[8] = 1'b0;
    assign proc_50_start_FIFO_blk[8] = 1'b0;
    assign proc_50_TLF_FIFO_blk[8] = 1'b0;
    assign proc_50_input_sync_blk[8] = 1'b0;
    assign proc_50_output_sync_blk[8] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[8] = dl_detect_out ? proc_dep_vld_vec_50_reg[8] : (proc_50_data_FIFO_blk[8] | proc_50_data_PIPO_blk[8] | proc_50_start_FIFO_blk[8] | proc_50_TLF_FIFO_blk[8] | proc_50_input_sync_blk[8] | proc_50_output_sync_blk[8]);
    assign proc_50_data_FIFO_blk[9] = 1'b0;
    assign proc_50_data_PIPO_blk[9] = 1'b0;
    assign proc_50_start_FIFO_blk[9] = 1'b0;
    assign proc_50_TLF_FIFO_blk[9] = 1'b0;
    assign proc_50_input_sync_blk[9] = 1'b0;
    assign proc_50_output_sync_blk[9] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[9] = dl_detect_out ? proc_dep_vld_vec_50_reg[9] : (proc_50_data_FIFO_blk[9] | proc_50_data_PIPO_blk[9] | proc_50_start_FIFO_blk[9] | proc_50_TLF_FIFO_blk[9] | proc_50_input_sync_blk[9] | proc_50_output_sync_blk[9]);
    assign proc_50_data_FIFO_blk[10] = 1'b0;
    assign proc_50_data_PIPO_blk[10] = 1'b0;
    assign proc_50_start_FIFO_blk[10] = 1'b0;
    assign proc_50_TLF_FIFO_blk[10] = 1'b0;
    assign proc_50_input_sync_blk[10] = 1'b0;
    assign proc_50_output_sync_blk[10] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[10] = dl_detect_out ? proc_dep_vld_vec_50_reg[10] : (proc_50_data_FIFO_blk[10] | proc_50_data_PIPO_blk[10] | proc_50_start_FIFO_blk[10] | proc_50_TLF_FIFO_blk[10] | proc_50_input_sync_blk[10] | proc_50_output_sync_blk[10]);
    assign proc_50_data_FIFO_blk[11] = 1'b0;
    assign proc_50_data_PIPO_blk[11] = 1'b0;
    assign proc_50_start_FIFO_blk[11] = 1'b0;
    assign proc_50_TLF_FIFO_blk[11] = 1'b0;
    assign proc_50_input_sync_blk[11] = 1'b0;
    assign proc_50_output_sync_blk[11] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[11] = dl_detect_out ? proc_dep_vld_vec_50_reg[11] : (proc_50_data_FIFO_blk[11] | proc_50_data_PIPO_blk[11] | proc_50_start_FIFO_blk[11] | proc_50_TLF_FIFO_blk[11] | proc_50_input_sync_blk[11] | proc_50_output_sync_blk[11]);
    assign proc_50_data_FIFO_blk[12] = 1'b0;
    assign proc_50_data_PIPO_blk[12] = 1'b0;
    assign proc_50_start_FIFO_blk[12] = 1'b0;
    assign proc_50_TLF_FIFO_blk[12] = 1'b0;
    assign proc_50_input_sync_blk[12] = 1'b0;
    assign proc_50_output_sync_blk[12] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[12] = dl_detect_out ? proc_dep_vld_vec_50_reg[12] : (proc_50_data_FIFO_blk[12] | proc_50_data_PIPO_blk[12] | proc_50_start_FIFO_blk[12] | proc_50_TLF_FIFO_blk[12] | proc_50_input_sync_blk[12] | proc_50_output_sync_blk[12]);
    assign proc_50_data_FIFO_blk[13] = 1'b0;
    assign proc_50_data_PIPO_blk[13] = 1'b0;
    assign proc_50_start_FIFO_blk[13] = 1'b0;
    assign proc_50_TLF_FIFO_blk[13] = 1'b0;
    assign proc_50_input_sync_blk[13] = 1'b0;
    assign proc_50_output_sync_blk[13] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[13] = dl_detect_out ? proc_dep_vld_vec_50_reg[13] : (proc_50_data_FIFO_blk[13] | proc_50_data_PIPO_blk[13] | proc_50_start_FIFO_blk[13] | proc_50_TLF_FIFO_blk[13] | proc_50_input_sync_blk[13] | proc_50_output_sync_blk[13]);
    assign proc_50_data_FIFO_blk[14] = 1'b0;
    assign proc_50_data_PIPO_blk[14] = 1'b0;
    assign proc_50_start_FIFO_blk[14] = 1'b0;
    assign proc_50_TLF_FIFO_blk[14] = 1'b0;
    assign proc_50_input_sync_blk[14] = 1'b0;
    assign proc_50_output_sync_blk[14] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[14] = dl_detect_out ? proc_dep_vld_vec_50_reg[14] : (proc_50_data_FIFO_blk[14] | proc_50_data_PIPO_blk[14] | proc_50_start_FIFO_blk[14] | proc_50_TLF_FIFO_blk[14] | proc_50_input_sync_blk[14] | proc_50_output_sync_blk[14]);
    assign proc_50_data_FIFO_blk[15] = 1'b0;
    assign proc_50_data_PIPO_blk[15] = 1'b0;
    assign proc_50_start_FIFO_blk[15] = 1'b0;
    assign proc_50_TLF_FIFO_blk[15] = 1'b0;
    assign proc_50_input_sync_blk[15] = 1'b0;
    assign proc_50_output_sync_blk[15] = 1'b0 | (ap_done_reg_6 & grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_50[15] = dl_detect_out ? proc_dep_vld_vec_50_reg[15] : (proc_50_data_FIFO_blk[15] | proc_50_data_PIPO_blk[15] | proc_50_start_FIFO_blk[15] | proc_50_TLF_FIFO_blk[15] | proc_50_input_sync_blk[15] | proc_50_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_50_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_50_reg <= proc_dep_vld_vec_50;
        end
    end
    assign in_chan_dep_vld_vec_50[0] = dep_chan_vld_31_50;
    assign in_chan_dep_data_vec_50[263 : 0] = dep_chan_data_31_50;
    assign token_in_vec_50[0] = token_31_50;
    assign in_chan_dep_vld_vec_50[1] = dep_chan_vld_44_50;
    assign in_chan_dep_data_vec_50[527 : 264] = dep_chan_data_44_50;
    assign token_in_vec_50[1] = token_44_50;
    assign in_chan_dep_vld_vec_50[2] = dep_chan_vld_45_50;
    assign in_chan_dep_data_vec_50[791 : 528] = dep_chan_data_45_50;
    assign token_in_vec_50[2] = token_45_50;
    assign in_chan_dep_vld_vec_50[3] = dep_chan_vld_46_50;
    assign in_chan_dep_data_vec_50[1055 : 792] = dep_chan_data_46_50;
    assign token_in_vec_50[3] = token_46_50;
    assign in_chan_dep_vld_vec_50[4] = dep_chan_vld_47_50;
    assign in_chan_dep_data_vec_50[1319 : 1056] = dep_chan_data_47_50;
    assign token_in_vec_50[4] = token_47_50;
    assign in_chan_dep_vld_vec_50[5] = dep_chan_vld_48_50;
    assign in_chan_dep_data_vec_50[1583 : 1320] = dep_chan_data_48_50;
    assign token_in_vec_50[5] = token_48_50;
    assign in_chan_dep_vld_vec_50[6] = dep_chan_vld_49_50;
    assign in_chan_dep_data_vec_50[1847 : 1584] = dep_chan_data_49_50;
    assign token_in_vec_50[6] = token_49_50;
    assign in_chan_dep_vld_vec_50[7] = dep_chan_vld_51_50;
    assign in_chan_dep_data_vec_50[2111 : 1848] = dep_chan_data_51_50;
    assign token_in_vec_50[7] = token_51_50;
    assign in_chan_dep_vld_vec_50[8] = dep_chan_vld_52_50;
    assign in_chan_dep_data_vec_50[2375 : 2112] = dep_chan_data_52_50;
    assign token_in_vec_50[8] = token_52_50;
    assign in_chan_dep_vld_vec_50[9] = dep_chan_vld_53_50;
    assign in_chan_dep_data_vec_50[2639 : 2376] = dep_chan_data_53_50;
    assign token_in_vec_50[9] = token_53_50;
    assign in_chan_dep_vld_vec_50[10] = dep_chan_vld_54_50;
    assign in_chan_dep_data_vec_50[2903 : 2640] = dep_chan_data_54_50;
    assign token_in_vec_50[10] = token_54_50;
    assign in_chan_dep_vld_vec_50[11] = dep_chan_vld_55_50;
    assign in_chan_dep_data_vec_50[3167 : 2904] = dep_chan_data_55_50;
    assign token_in_vec_50[11] = token_55_50;
    assign in_chan_dep_vld_vec_50[12] = dep_chan_vld_56_50;
    assign in_chan_dep_data_vec_50[3431 : 3168] = dep_chan_data_56_50;
    assign token_in_vec_50[12] = token_56_50;
    assign in_chan_dep_vld_vec_50[13] = dep_chan_vld_57_50;
    assign in_chan_dep_data_vec_50[3695 : 3432] = dep_chan_data_57_50;
    assign token_in_vec_50[13] = token_57_50;
    assign in_chan_dep_vld_vec_50[14] = dep_chan_vld_58_50;
    assign in_chan_dep_data_vec_50[3959 : 3696] = dep_chan_data_58_50;
    assign token_in_vec_50[14] = token_58_50;
    assign in_chan_dep_vld_vec_50[15] = dep_chan_vld_87_50;
    assign in_chan_dep_data_vec_50[4223 : 3960] = dep_chan_data_87_50;
    assign token_in_vec_50[15] = token_87_50;
    assign dep_chan_vld_50_31 = out_chan_dep_vld_vec_50[0];
    assign dep_chan_data_50_31 = out_chan_dep_data_50;
    assign token_50_31 = token_out_vec_50[0];
    assign dep_chan_vld_50_44 = out_chan_dep_vld_vec_50[1];
    assign dep_chan_data_50_44 = out_chan_dep_data_50;
    assign token_50_44 = token_out_vec_50[1];
    assign dep_chan_vld_50_45 = out_chan_dep_vld_vec_50[2];
    assign dep_chan_data_50_45 = out_chan_dep_data_50;
    assign token_50_45 = token_out_vec_50[2];
    assign dep_chan_vld_50_46 = out_chan_dep_vld_vec_50[3];
    assign dep_chan_data_50_46 = out_chan_dep_data_50;
    assign token_50_46 = token_out_vec_50[3];
    assign dep_chan_vld_50_47 = out_chan_dep_vld_vec_50[4];
    assign dep_chan_data_50_47 = out_chan_dep_data_50;
    assign token_50_47 = token_out_vec_50[4];
    assign dep_chan_vld_50_48 = out_chan_dep_vld_vec_50[5];
    assign dep_chan_data_50_48 = out_chan_dep_data_50;
    assign token_50_48 = token_out_vec_50[5];
    assign dep_chan_vld_50_49 = out_chan_dep_vld_vec_50[6];
    assign dep_chan_data_50_49 = out_chan_dep_data_50;
    assign token_50_49 = token_out_vec_50[6];
    assign dep_chan_vld_50_51 = out_chan_dep_vld_vec_50[7];
    assign dep_chan_data_50_51 = out_chan_dep_data_50;
    assign token_50_51 = token_out_vec_50[7];
    assign dep_chan_vld_50_52 = out_chan_dep_vld_vec_50[8];
    assign dep_chan_data_50_52 = out_chan_dep_data_50;
    assign token_50_52 = token_out_vec_50[8];
    assign dep_chan_vld_50_53 = out_chan_dep_vld_vec_50[9];
    assign dep_chan_data_50_53 = out_chan_dep_data_50;
    assign token_50_53 = token_out_vec_50[9];
    assign dep_chan_vld_50_54 = out_chan_dep_vld_vec_50[10];
    assign dep_chan_data_50_54 = out_chan_dep_data_50;
    assign token_50_54 = token_out_vec_50[10];
    assign dep_chan_vld_50_55 = out_chan_dep_vld_vec_50[11];
    assign dep_chan_data_50_55 = out_chan_dep_data_50;
    assign token_50_55 = token_out_vec_50[11];
    assign dep_chan_vld_50_56 = out_chan_dep_vld_vec_50[12];
    assign dep_chan_data_50_56 = out_chan_dep_data_50;
    assign token_50_56 = token_out_vec_50[12];
    assign dep_chan_vld_50_57 = out_chan_dep_vld_vec_50[13];
    assign dep_chan_data_50_57 = out_chan_dep_data_50;
    assign token_50_57 = token_out_vec_50[13];
    assign dep_chan_vld_50_58 = out_chan_dep_vld_vec_50[14];
    assign dep_chan_data_50_58 = out_chan_dep_data_50;
    assign token_50_58 = token_out_vec_50[14];
    assign dep_chan_vld_50_87 = out_chan_dep_vld_vec_50[15];
    assign dep_chan_data_50_87 = out_chan_dep_data_50;
    assign token_50_87 = token_out_vec_50[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0
    top_hls_deadlock_detect_unit #(264, 51, 16, 16) top_hls_deadlock_detect_unit_51 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_51),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_51),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_51),
        .token_in_vec(token_in_vec_51),
        .dl_detect_in(dl_detect_out),
        .origin(origin[51]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_51),
        .out_chan_dep_data(out_chan_dep_data_51),
        .token_out_vec(token_out_vec_51),
        .dl_detect_out(dl_in_vec[51]));

    assign proc_51_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.fifo_A_PE_7_2_x039_blk_n);
    assign proc_51_data_PIPO_blk[0] = 1'b0;
    assign proc_51_start_FIFO_blk[0] = 1'b0;
    assign proc_51_TLF_FIFO_blk[0] = 1'b0;
    assign proc_51_input_sync_blk[0] = 1'b0;
    assign proc_51_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_51[0] = dl_detect_out ? proc_dep_vld_vec_51_reg[0] : (proc_51_data_FIFO_blk[0] | proc_51_data_PIPO_blk[0] | proc_51_start_FIFO_blk[0] | proc_51_TLF_FIFO_blk[0] | proc_51_input_sync_blk[0] | proc_51_output_sync_blk[0]);
    assign proc_51_data_FIFO_blk[1] = 1'b0;
    assign proc_51_data_PIPO_blk[1] = 1'b0;
    assign proc_51_start_FIFO_blk[1] = 1'b0;
    assign proc_51_TLF_FIFO_blk[1] = 1'b0;
    assign proc_51_input_sync_blk[1] = 1'b0;
    assign proc_51_output_sync_blk[1] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[1] = dl_detect_out ? proc_dep_vld_vec_51_reg[1] : (proc_51_data_FIFO_blk[1] | proc_51_data_PIPO_blk[1] | proc_51_start_FIFO_blk[1] | proc_51_TLF_FIFO_blk[1] | proc_51_input_sync_blk[1] | proc_51_output_sync_blk[1]);
    assign proc_51_data_FIFO_blk[2] = 1'b0;
    assign proc_51_data_PIPO_blk[2] = 1'b0;
    assign proc_51_start_FIFO_blk[2] = 1'b0;
    assign proc_51_TLF_FIFO_blk[2] = 1'b0;
    assign proc_51_input_sync_blk[2] = 1'b0;
    assign proc_51_output_sync_blk[2] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[2] = dl_detect_out ? proc_dep_vld_vec_51_reg[2] : (proc_51_data_FIFO_blk[2] | proc_51_data_PIPO_blk[2] | proc_51_start_FIFO_blk[2] | proc_51_TLF_FIFO_blk[2] | proc_51_input_sync_blk[2] | proc_51_output_sync_blk[2]);
    assign proc_51_data_FIFO_blk[3] = 1'b0;
    assign proc_51_data_PIPO_blk[3] = 1'b0;
    assign proc_51_start_FIFO_blk[3] = 1'b0;
    assign proc_51_TLF_FIFO_blk[3] = 1'b0;
    assign proc_51_input_sync_blk[3] = 1'b0;
    assign proc_51_output_sync_blk[3] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[3] = dl_detect_out ? proc_dep_vld_vec_51_reg[3] : (proc_51_data_FIFO_blk[3] | proc_51_data_PIPO_blk[3] | proc_51_start_FIFO_blk[3] | proc_51_TLF_FIFO_blk[3] | proc_51_input_sync_blk[3] | proc_51_output_sync_blk[3]);
    assign proc_51_data_FIFO_blk[4] = 1'b0;
    assign proc_51_data_PIPO_blk[4] = 1'b0;
    assign proc_51_start_FIFO_blk[4] = 1'b0;
    assign proc_51_TLF_FIFO_blk[4] = 1'b0;
    assign proc_51_input_sync_blk[4] = 1'b0;
    assign proc_51_output_sync_blk[4] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[4] = dl_detect_out ? proc_dep_vld_vec_51_reg[4] : (proc_51_data_FIFO_blk[4] | proc_51_data_PIPO_blk[4] | proc_51_start_FIFO_blk[4] | proc_51_TLF_FIFO_blk[4] | proc_51_input_sync_blk[4] | proc_51_output_sync_blk[4]);
    assign proc_51_data_FIFO_blk[5] = 1'b0;
    assign proc_51_data_PIPO_blk[5] = 1'b0;
    assign proc_51_start_FIFO_blk[5] = 1'b0;
    assign proc_51_TLF_FIFO_blk[5] = 1'b0;
    assign proc_51_input_sync_blk[5] = 1'b0;
    assign proc_51_output_sync_blk[5] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[5] = dl_detect_out ? proc_dep_vld_vec_51_reg[5] : (proc_51_data_FIFO_blk[5] | proc_51_data_PIPO_blk[5] | proc_51_start_FIFO_blk[5] | proc_51_TLF_FIFO_blk[5] | proc_51_input_sync_blk[5] | proc_51_output_sync_blk[5]);
    assign proc_51_data_FIFO_blk[6] = 1'b0;
    assign proc_51_data_PIPO_blk[6] = 1'b0;
    assign proc_51_start_FIFO_blk[6] = 1'b0;
    assign proc_51_TLF_FIFO_blk[6] = 1'b0;
    assign proc_51_input_sync_blk[6] = 1'b0;
    assign proc_51_output_sync_blk[6] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[6] = dl_detect_out ? proc_dep_vld_vec_51_reg[6] : (proc_51_data_FIFO_blk[6] | proc_51_data_PIPO_blk[6] | proc_51_start_FIFO_blk[6] | proc_51_TLF_FIFO_blk[6] | proc_51_input_sync_blk[6] | proc_51_output_sync_blk[6]);
    assign proc_51_data_FIFO_blk[7] = 1'b0;
    assign proc_51_data_PIPO_blk[7] = 1'b0;
    assign proc_51_start_FIFO_blk[7] = 1'b0;
    assign proc_51_TLF_FIFO_blk[7] = 1'b0;
    assign proc_51_input_sync_blk[7] = 1'b0;
    assign proc_51_output_sync_blk[7] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[7] = dl_detect_out ? proc_dep_vld_vec_51_reg[7] : (proc_51_data_FIFO_blk[7] | proc_51_data_PIPO_blk[7] | proc_51_start_FIFO_blk[7] | proc_51_TLF_FIFO_blk[7] | proc_51_input_sync_blk[7] | proc_51_output_sync_blk[7]);
    assign proc_51_data_FIFO_blk[8] = 1'b0;
    assign proc_51_data_PIPO_blk[8] = 1'b0;
    assign proc_51_start_FIFO_blk[8] = 1'b0;
    assign proc_51_TLF_FIFO_blk[8] = 1'b0;
    assign proc_51_input_sync_blk[8] = 1'b0;
    assign proc_51_output_sync_blk[8] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[8] = dl_detect_out ? proc_dep_vld_vec_51_reg[8] : (proc_51_data_FIFO_blk[8] | proc_51_data_PIPO_blk[8] | proc_51_start_FIFO_blk[8] | proc_51_TLF_FIFO_blk[8] | proc_51_input_sync_blk[8] | proc_51_output_sync_blk[8]);
    assign proc_51_data_FIFO_blk[9] = 1'b0;
    assign proc_51_data_PIPO_blk[9] = 1'b0;
    assign proc_51_start_FIFO_blk[9] = 1'b0;
    assign proc_51_TLF_FIFO_blk[9] = 1'b0;
    assign proc_51_input_sync_blk[9] = 1'b0;
    assign proc_51_output_sync_blk[9] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[9] = dl_detect_out ? proc_dep_vld_vec_51_reg[9] : (proc_51_data_FIFO_blk[9] | proc_51_data_PIPO_blk[9] | proc_51_start_FIFO_blk[9] | proc_51_TLF_FIFO_blk[9] | proc_51_input_sync_blk[9] | proc_51_output_sync_blk[9]);
    assign proc_51_data_FIFO_blk[10] = 1'b0;
    assign proc_51_data_PIPO_blk[10] = 1'b0;
    assign proc_51_start_FIFO_blk[10] = 1'b0;
    assign proc_51_TLF_FIFO_blk[10] = 1'b0;
    assign proc_51_input_sync_blk[10] = 1'b0;
    assign proc_51_output_sync_blk[10] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[10] = dl_detect_out ? proc_dep_vld_vec_51_reg[10] : (proc_51_data_FIFO_blk[10] | proc_51_data_PIPO_blk[10] | proc_51_start_FIFO_blk[10] | proc_51_TLF_FIFO_blk[10] | proc_51_input_sync_blk[10] | proc_51_output_sync_blk[10]);
    assign proc_51_data_FIFO_blk[11] = 1'b0;
    assign proc_51_data_PIPO_blk[11] = 1'b0;
    assign proc_51_start_FIFO_blk[11] = 1'b0;
    assign proc_51_TLF_FIFO_blk[11] = 1'b0;
    assign proc_51_input_sync_blk[11] = 1'b0;
    assign proc_51_output_sync_blk[11] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[11] = dl_detect_out ? proc_dep_vld_vec_51_reg[11] : (proc_51_data_FIFO_blk[11] | proc_51_data_PIPO_blk[11] | proc_51_start_FIFO_blk[11] | proc_51_TLF_FIFO_blk[11] | proc_51_input_sync_blk[11] | proc_51_output_sync_blk[11]);
    assign proc_51_data_FIFO_blk[12] = 1'b0;
    assign proc_51_data_PIPO_blk[12] = 1'b0;
    assign proc_51_start_FIFO_blk[12] = 1'b0;
    assign proc_51_TLF_FIFO_blk[12] = 1'b0;
    assign proc_51_input_sync_blk[12] = 1'b0;
    assign proc_51_output_sync_blk[12] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[12] = dl_detect_out ? proc_dep_vld_vec_51_reg[12] : (proc_51_data_FIFO_blk[12] | proc_51_data_PIPO_blk[12] | proc_51_start_FIFO_blk[12] | proc_51_TLF_FIFO_blk[12] | proc_51_input_sync_blk[12] | proc_51_output_sync_blk[12]);
    assign proc_51_data_FIFO_blk[13] = 1'b0;
    assign proc_51_data_PIPO_blk[13] = 1'b0;
    assign proc_51_start_FIFO_blk[13] = 1'b0;
    assign proc_51_TLF_FIFO_blk[13] = 1'b0;
    assign proc_51_input_sync_blk[13] = 1'b0;
    assign proc_51_output_sync_blk[13] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[13] = dl_detect_out ? proc_dep_vld_vec_51_reg[13] : (proc_51_data_FIFO_blk[13] | proc_51_data_PIPO_blk[13] | proc_51_start_FIFO_blk[13] | proc_51_TLF_FIFO_blk[13] | proc_51_input_sync_blk[13] | proc_51_output_sync_blk[13]);
    assign proc_51_data_FIFO_blk[14] = 1'b0;
    assign proc_51_data_PIPO_blk[14] = 1'b0;
    assign proc_51_start_FIFO_blk[14] = 1'b0;
    assign proc_51_TLF_FIFO_blk[14] = 1'b0;
    assign proc_51_input_sync_blk[14] = 1'b0;
    assign proc_51_output_sync_blk[14] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[14] = dl_detect_out ? proc_dep_vld_vec_51_reg[14] : (proc_51_data_FIFO_blk[14] | proc_51_data_PIPO_blk[14] | proc_51_start_FIFO_blk[14] | proc_51_TLF_FIFO_blk[14] | proc_51_input_sync_blk[14] | proc_51_output_sync_blk[14]);
    assign proc_51_data_FIFO_blk[15] = 1'b0;
    assign proc_51_data_PIPO_blk[15] = 1'b0;
    assign proc_51_start_FIFO_blk[15] = 1'b0;
    assign proc_51_TLF_FIFO_blk[15] = 1'b0;
    assign proc_51_input_sync_blk[15] = 1'b0;
    assign proc_51_output_sync_blk[15] = 1'b0 | (ap_done_reg_7 & grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_51[15] = dl_detect_out ? proc_dep_vld_vec_51_reg[15] : (proc_51_data_FIFO_blk[15] | proc_51_data_PIPO_blk[15] | proc_51_start_FIFO_blk[15] | proc_51_TLF_FIFO_blk[15] | proc_51_input_sync_blk[15] | proc_51_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_51_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_51_reg <= proc_dep_vld_vec_51;
        end
    end
    assign in_chan_dep_vld_vec_51[0] = dep_chan_vld_33_51;
    assign in_chan_dep_data_vec_51[263 : 0] = dep_chan_data_33_51;
    assign token_in_vec_51[0] = token_33_51;
    assign in_chan_dep_vld_vec_51[1] = dep_chan_vld_44_51;
    assign in_chan_dep_data_vec_51[527 : 264] = dep_chan_data_44_51;
    assign token_in_vec_51[1] = token_44_51;
    assign in_chan_dep_vld_vec_51[2] = dep_chan_vld_45_51;
    assign in_chan_dep_data_vec_51[791 : 528] = dep_chan_data_45_51;
    assign token_in_vec_51[2] = token_45_51;
    assign in_chan_dep_vld_vec_51[3] = dep_chan_vld_46_51;
    assign in_chan_dep_data_vec_51[1055 : 792] = dep_chan_data_46_51;
    assign token_in_vec_51[3] = token_46_51;
    assign in_chan_dep_vld_vec_51[4] = dep_chan_vld_47_51;
    assign in_chan_dep_data_vec_51[1319 : 1056] = dep_chan_data_47_51;
    assign token_in_vec_51[4] = token_47_51;
    assign in_chan_dep_vld_vec_51[5] = dep_chan_vld_48_51;
    assign in_chan_dep_data_vec_51[1583 : 1320] = dep_chan_data_48_51;
    assign token_in_vec_51[5] = token_48_51;
    assign in_chan_dep_vld_vec_51[6] = dep_chan_vld_49_51;
    assign in_chan_dep_data_vec_51[1847 : 1584] = dep_chan_data_49_51;
    assign token_in_vec_51[6] = token_49_51;
    assign in_chan_dep_vld_vec_51[7] = dep_chan_vld_50_51;
    assign in_chan_dep_data_vec_51[2111 : 1848] = dep_chan_data_50_51;
    assign token_in_vec_51[7] = token_50_51;
    assign in_chan_dep_vld_vec_51[8] = dep_chan_vld_52_51;
    assign in_chan_dep_data_vec_51[2375 : 2112] = dep_chan_data_52_51;
    assign token_in_vec_51[8] = token_52_51;
    assign in_chan_dep_vld_vec_51[9] = dep_chan_vld_53_51;
    assign in_chan_dep_data_vec_51[2639 : 2376] = dep_chan_data_53_51;
    assign token_in_vec_51[9] = token_53_51;
    assign in_chan_dep_vld_vec_51[10] = dep_chan_vld_54_51;
    assign in_chan_dep_data_vec_51[2903 : 2640] = dep_chan_data_54_51;
    assign token_in_vec_51[10] = token_54_51;
    assign in_chan_dep_vld_vec_51[11] = dep_chan_vld_55_51;
    assign in_chan_dep_data_vec_51[3167 : 2904] = dep_chan_data_55_51;
    assign token_in_vec_51[11] = token_55_51;
    assign in_chan_dep_vld_vec_51[12] = dep_chan_vld_56_51;
    assign in_chan_dep_data_vec_51[3431 : 3168] = dep_chan_data_56_51;
    assign token_in_vec_51[12] = token_56_51;
    assign in_chan_dep_vld_vec_51[13] = dep_chan_vld_57_51;
    assign in_chan_dep_data_vec_51[3695 : 3432] = dep_chan_data_57_51;
    assign token_in_vec_51[13] = token_57_51;
    assign in_chan_dep_vld_vec_51[14] = dep_chan_vld_58_51;
    assign in_chan_dep_data_vec_51[3959 : 3696] = dep_chan_data_58_51;
    assign token_in_vec_51[14] = token_58_51;
    assign in_chan_dep_vld_vec_51[15] = dep_chan_vld_87_51;
    assign in_chan_dep_data_vec_51[4223 : 3960] = dep_chan_data_87_51;
    assign token_in_vec_51[15] = token_87_51;
    assign dep_chan_vld_51_33 = out_chan_dep_vld_vec_51[0];
    assign dep_chan_data_51_33 = out_chan_dep_data_51;
    assign token_51_33 = token_out_vec_51[0];
    assign dep_chan_vld_51_44 = out_chan_dep_vld_vec_51[1];
    assign dep_chan_data_51_44 = out_chan_dep_data_51;
    assign token_51_44 = token_out_vec_51[1];
    assign dep_chan_vld_51_45 = out_chan_dep_vld_vec_51[2];
    assign dep_chan_data_51_45 = out_chan_dep_data_51;
    assign token_51_45 = token_out_vec_51[2];
    assign dep_chan_vld_51_46 = out_chan_dep_vld_vec_51[3];
    assign dep_chan_data_51_46 = out_chan_dep_data_51;
    assign token_51_46 = token_out_vec_51[3];
    assign dep_chan_vld_51_47 = out_chan_dep_vld_vec_51[4];
    assign dep_chan_data_51_47 = out_chan_dep_data_51;
    assign token_51_47 = token_out_vec_51[4];
    assign dep_chan_vld_51_48 = out_chan_dep_vld_vec_51[5];
    assign dep_chan_data_51_48 = out_chan_dep_data_51;
    assign token_51_48 = token_out_vec_51[5];
    assign dep_chan_vld_51_49 = out_chan_dep_vld_vec_51[6];
    assign dep_chan_data_51_49 = out_chan_dep_data_51;
    assign token_51_49 = token_out_vec_51[6];
    assign dep_chan_vld_51_50 = out_chan_dep_vld_vec_51[7];
    assign dep_chan_data_51_50 = out_chan_dep_data_51;
    assign token_51_50 = token_out_vec_51[7];
    assign dep_chan_vld_51_52 = out_chan_dep_vld_vec_51[8];
    assign dep_chan_data_51_52 = out_chan_dep_data_51;
    assign token_51_52 = token_out_vec_51[8];
    assign dep_chan_vld_51_53 = out_chan_dep_vld_vec_51[9];
    assign dep_chan_data_51_53 = out_chan_dep_data_51;
    assign token_51_53 = token_out_vec_51[9];
    assign dep_chan_vld_51_54 = out_chan_dep_vld_vec_51[10];
    assign dep_chan_data_51_54 = out_chan_dep_data_51;
    assign token_51_54 = token_out_vec_51[10];
    assign dep_chan_vld_51_55 = out_chan_dep_vld_vec_51[11];
    assign dep_chan_data_51_55 = out_chan_dep_data_51;
    assign token_51_55 = token_out_vec_51[11];
    assign dep_chan_vld_51_56 = out_chan_dep_vld_vec_51[12];
    assign dep_chan_data_51_56 = out_chan_dep_data_51;
    assign token_51_56 = token_out_vec_51[12];
    assign dep_chan_vld_51_57 = out_chan_dep_vld_vec_51[13];
    assign dep_chan_data_51_57 = out_chan_dep_data_51;
    assign token_51_57 = token_out_vec_51[13];
    assign dep_chan_vld_51_58 = out_chan_dep_vld_vec_51[14];
    assign dep_chan_data_51_58 = out_chan_dep_data_51;
    assign token_51_58 = token_out_vec_51[14];
    assign dep_chan_vld_51_87 = out_chan_dep_vld_vec_51[15];
    assign dep_chan_data_51_87 = out_chan_dep_data_51;
    assign token_51_87 = token_out_vec_51[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0
    top_hls_deadlock_detect_unit #(264, 52, 16, 16) top_hls_deadlock_detect_unit_52 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_52),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_52),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_52),
        .token_in_vec(token_in_vec_52),
        .dl_detect_in(dl_detect_out),
        .origin(origin[52]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_52),
        .out_chan_dep_data(out_chan_dep_data_52),
        .token_out_vec(token_out_vec_52),
        .dl_detect_out(dl_in_vec[52]));

    assign proc_52_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.fifo_A_PE_8_2_x042_blk_n);
    assign proc_52_data_PIPO_blk[0] = 1'b0;
    assign proc_52_start_FIFO_blk[0] = 1'b0;
    assign proc_52_TLF_FIFO_blk[0] = 1'b0;
    assign proc_52_input_sync_blk[0] = 1'b0;
    assign proc_52_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_52[0] = dl_detect_out ? proc_dep_vld_vec_52_reg[0] : (proc_52_data_FIFO_blk[0] | proc_52_data_PIPO_blk[0] | proc_52_start_FIFO_blk[0] | proc_52_TLF_FIFO_blk[0] | proc_52_input_sync_blk[0] | proc_52_output_sync_blk[0]);
    assign proc_52_data_FIFO_blk[1] = 1'b0;
    assign proc_52_data_PIPO_blk[1] = 1'b0;
    assign proc_52_start_FIFO_blk[1] = 1'b0;
    assign proc_52_TLF_FIFO_blk[1] = 1'b0;
    assign proc_52_input_sync_blk[1] = 1'b0;
    assign proc_52_output_sync_blk[1] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[1] = dl_detect_out ? proc_dep_vld_vec_52_reg[1] : (proc_52_data_FIFO_blk[1] | proc_52_data_PIPO_blk[1] | proc_52_start_FIFO_blk[1] | proc_52_TLF_FIFO_blk[1] | proc_52_input_sync_blk[1] | proc_52_output_sync_blk[1]);
    assign proc_52_data_FIFO_blk[2] = 1'b0;
    assign proc_52_data_PIPO_blk[2] = 1'b0;
    assign proc_52_start_FIFO_blk[2] = 1'b0;
    assign proc_52_TLF_FIFO_blk[2] = 1'b0;
    assign proc_52_input_sync_blk[2] = 1'b0;
    assign proc_52_output_sync_blk[2] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[2] = dl_detect_out ? proc_dep_vld_vec_52_reg[2] : (proc_52_data_FIFO_blk[2] | proc_52_data_PIPO_blk[2] | proc_52_start_FIFO_blk[2] | proc_52_TLF_FIFO_blk[2] | proc_52_input_sync_blk[2] | proc_52_output_sync_blk[2]);
    assign proc_52_data_FIFO_blk[3] = 1'b0;
    assign proc_52_data_PIPO_blk[3] = 1'b0;
    assign proc_52_start_FIFO_blk[3] = 1'b0;
    assign proc_52_TLF_FIFO_blk[3] = 1'b0;
    assign proc_52_input_sync_blk[3] = 1'b0;
    assign proc_52_output_sync_blk[3] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[3] = dl_detect_out ? proc_dep_vld_vec_52_reg[3] : (proc_52_data_FIFO_blk[3] | proc_52_data_PIPO_blk[3] | proc_52_start_FIFO_blk[3] | proc_52_TLF_FIFO_blk[3] | proc_52_input_sync_blk[3] | proc_52_output_sync_blk[3]);
    assign proc_52_data_FIFO_blk[4] = 1'b0;
    assign proc_52_data_PIPO_blk[4] = 1'b0;
    assign proc_52_start_FIFO_blk[4] = 1'b0;
    assign proc_52_TLF_FIFO_blk[4] = 1'b0;
    assign proc_52_input_sync_blk[4] = 1'b0;
    assign proc_52_output_sync_blk[4] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[4] = dl_detect_out ? proc_dep_vld_vec_52_reg[4] : (proc_52_data_FIFO_blk[4] | proc_52_data_PIPO_blk[4] | proc_52_start_FIFO_blk[4] | proc_52_TLF_FIFO_blk[4] | proc_52_input_sync_blk[4] | proc_52_output_sync_blk[4]);
    assign proc_52_data_FIFO_blk[5] = 1'b0;
    assign proc_52_data_PIPO_blk[5] = 1'b0;
    assign proc_52_start_FIFO_blk[5] = 1'b0;
    assign proc_52_TLF_FIFO_blk[5] = 1'b0;
    assign proc_52_input_sync_blk[5] = 1'b0;
    assign proc_52_output_sync_blk[5] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[5] = dl_detect_out ? proc_dep_vld_vec_52_reg[5] : (proc_52_data_FIFO_blk[5] | proc_52_data_PIPO_blk[5] | proc_52_start_FIFO_blk[5] | proc_52_TLF_FIFO_blk[5] | proc_52_input_sync_blk[5] | proc_52_output_sync_blk[5]);
    assign proc_52_data_FIFO_blk[6] = 1'b0;
    assign proc_52_data_PIPO_blk[6] = 1'b0;
    assign proc_52_start_FIFO_blk[6] = 1'b0;
    assign proc_52_TLF_FIFO_blk[6] = 1'b0;
    assign proc_52_input_sync_blk[6] = 1'b0;
    assign proc_52_output_sync_blk[6] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[6] = dl_detect_out ? proc_dep_vld_vec_52_reg[6] : (proc_52_data_FIFO_blk[6] | proc_52_data_PIPO_blk[6] | proc_52_start_FIFO_blk[6] | proc_52_TLF_FIFO_blk[6] | proc_52_input_sync_blk[6] | proc_52_output_sync_blk[6]);
    assign proc_52_data_FIFO_blk[7] = 1'b0;
    assign proc_52_data_PIPO_blk[7] = 1'b0;
    assign proc_52_start_FIFO_blk[7] = 1'b0;
    assign proc_52_TLF_FIFO_blk[7] = 1'b0;
    assign proc_52_input_sync_blk[7] = 1'b0;
    assign proc_52_output_sync_blk[7] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[7] = dl_detect_out ? proc_dep_vld_vec_52_reg[7] : (proc_52_data_FIFO_blk[7] | proc_52_data_PIPO_blk[7] | proc_52_start_FIFO_blk[7] | proc_52_TLF_FIFO_blk[7] | proc_52_input_sync_blk[7] | proc_52_output_sync_blk[7]);
    assign proc_52_data_FIFO_blk[8] = 1'b0;
    assign proc_52_data_PIPO_blk[8] = 1'b0;
    assign proc_52_start_FIFO_blk[8] = 1'b0;
    assign proc_52_TLF_FIFO_blk[8] = 1'b0;
    assign proc_52_input_sync_blk[8] = 1'b0;
    assign proc_52_output_sync_blk[8] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[8] = dl_detect_out ? proc_dep_vld_vec_52_reg[8] : (proc_52_data_FIFO_blk[8] | proc_52_data_PIPO_blk[8] | proc_52_start_FIFO_blk[8] | proc_52_TLF_FIFO_blk[8] | proc_52_input_sync_blk[8] | proc_52_output_sync_blk[8]);
    assign proc_52_data_FIFO_blk[9] = 1'b0;
    assign proc_52_data_PIPO_blk[9] = 1'b0;
    assign proc_52_start_FIFO_blk[9] = 1'b0;
    assign proc_52_TLF_FIFO_blk[9] = 1'b0;
    assign proc_52_input_sync_blk[9] = 1'b0;
    assign proc_52_output_sync_blk[9] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[9] = dl_detect_out ? proc_dep_vld_vec_52_reg[9] : (proc_52_data_FIFO_blk[9] | proc_52_data_PIPO_blk[9] | proc_52_start_FIFO_blk[9] | proc_52_TLF_FIFO_blk[9] | proc_52_input_sync_blk[9] | proc_52_output_sync_blk[9]);
    assign proc_52_data_FIFO_blk[10] = 1'b0;
    assign proc_52_data_PIPO_blk[10] = 1'b0;
    assign proc_52_start_FIFO_blk[10] = 1'b0;
    assign proc_52_TLF_FIFO_blk[10] = 1'b0;
    assign proc_52_input_sync_blk[10] = 1'b0;
    assign proc_52_output_sync_blk[10] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[10] = dl_detect_out ? proc_dep_vld_vec_52_reg[10] : (proc_52_data_FIFO_blk[10] | proc_52_data_PIPO_blk[10] | proc_52_start_FIFO_blk[10] | proc_52_TLF_FIFO_blk[10] | proc_52_input_sync_blk[10] | proc_52_output_sync_blk[10]);
    assign proc_52_data_FIFO_blk[11] = 1'b0;
    assign proc_52_data_PIPO_blk[11] = 1'b0;
    assign proc_52_start_FIFO_blk[11] = 1'b0;
    assign proc_52_TLF_FIFO_blk[11] = 1'b0;
    assign proc_52_input_sync_blk[11] = 1'b0;
    assign proc_52_output_sync_blk[11] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[11] = dl_detect_out ? proc_dep_vld_vec_52_reg[11] : (proc_52_data_FIFO_blk[11] | proc_52_data_PIPO_blk[11] | proc_52_start_FIFO_blk[11] | proc_52_TLF_FIFO_blk[11] | proc_52_input_sync_blk[11] | proc_52_output_sync_blk[11]);
    assign proc_52_data_FIFO_blk[12] = 1'b0;
    assign proc_52_data_PIPO_blk[12] = 1'b0;
    assign proc_52_start_FIFO_blk[12] = 1'b0;
    assign proc_52_TLF_FIFO_blk[12] = 1'b0;
    assign proc_52_input_sync_blk[12] = 1'b0;
    assign proc_52_output_sync_blk[12] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[12] = dl_detect_out ? proc_dep_vld_vec_52_reg[12] : (proc_52_data_FIFO_blk[12] | proc_52_data_PIPO_blk[12] | proc_52_start_FIFO_blk[12] | proc_52_TLF_FIFO_blk[12] | proc_52_input_sync_blk[12] | proc_52_output_sync_blk[12]);
    assign proc_52_data_FIFO_blk[13] = 1'b0;
    assign proc_52_data_PIPO_blk[13] = 1'b0;
    assign proc_52_start_FIFO_blk[13] = 1'b0;
    assign proc_52_TLF_FIFO_blk[13] = 1'b0;
    assign proc_52_input_sync_blk[13] = 1'b0;
    assign proc_52_output_sync_blk[13] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[13] = dl_detect_out ? proc_dep_vld_vec_52_reg[13] : (proc_52_data_FIFO_blk[13] | proc_52_data_PIPO_blk[13] | proc_52_start_FIFO_blk[13] | proc_52_TLF_FIFO_blk[13] | proc_52_input_sync_blk[13] | proc_52_output_sync_blk[13]);
    assign proc_52_data_FIFO_blk[14] = 1'b0;
    assign proc_52_data_PIPO_blk[14] = 1'b0;
    assign proc_52_start_FIFO_blk[14] = 1'b0;
    assign proc_52_TLF_FIFO_blk[14] = 1'b0;
    assign proc_52_input_sync_blk[14] = 1'b0;
    assign proc_52_output_sync_blk[14] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[14] = dl_detect_out ? proc_dep_vld_vec_52_reg[14] : (proc_52_data_FIFO_blk[14] | proc_52_data_PIPO_blk[14] | proc_52_start_FIFO_blk[14] | proc_52_TLF_FIFO_blk[14] | proc_52_input_sync_blk[14] | proc_52_output_sync_blk[14]);
    assign proc_52_data_FIFO_blk[15] = 1'b0;
    assign proc_52_data_PIPO_blk[15] = 1'b0;
    assign proc_52_start_FIFO_blk[15] = 1'b0;
    assign proc_52_TLF_FIFO_blk[15] = 1'b0;
    assign proc_52_input_sync_blk[15] = 1'b0;
    assign proc_52_output_sync_blk[15] = 1'b0 | (ap_done_reg_8 & grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_52[15] = dl_detect_out ? proc_dep_vld_vec_52_reg[15] : (proc_52_data_FIFO_blk[15] | proc_52_data_PIPO_blk[15] | proc_52_start_FIFO_blk[15] | proc_52_TLF_FIFO_blk[15] | proc_52_input_sync_blk[15] | proc_52_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_52_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_52_reg <= proc_dep_vld_vec_52;
        end
    end
    assign in_chan_dep_vld_vec_52[0] = dep_chan_vld_35_52;
    assign in_chan_dep_data_vec_52[263 : 0] = dep_chan_data_35_52;
    assign token_in_vec_52[0] = token_35_52;
    assign in_chan_dep_vld_vec_52[1] = dep_chan_vld_44_52;
    assign in_chan_dep_data_vec_52[527 : 264] = dep_chan_data_44_52;
    assign token_in_vec_52[1] = token_44_52;
    assign in_chan_dep_vld_vec_52[2] = dep_chan_vld_45_52;
    assign in_chan_dep_data_vec_52[791 : 528] = dep_chan_data_45_52;
    assign token_in_vec_52[2] = token_45_52;
    assign in_chan_dep_vld_vec_52[3] = dep_chan_vld_46_52;
    assign in_chan_dep_data_vec_52[1055 : 792] = dep_chan_data_46_52;
    assign token_in_vec_52[3] = token_46_52;
    assign in_chan_dep_vld_vec_52[4] = dep_chan_vld_47_52;
    assign in_chan_dep_data_vec_52[1319 : 1056] = dep_chan_data_47_52;
    assign token_in_vec_52[4] = token_47_52;
    assign in_chan_dep_vld_vec_52[5] = dep_chan_vld_48_52;
    assign in_chan_dep_data_vec_52[1583 : 1320] = dep_chan_data_48_52;
    assign token_in_vec_52[5] = token_48_52;
    assign in_chan_dep_vld_vec_52[6] = dep_chan_vld_49_52;
    assign in_chan_dep_data_vec_52[1847 : 1584] = dep_chan_data_49_52;
    assign token_in_vec_52[6] = token_49_52;
    assign in_chan_dep_vld_vec_52[7] = dep_chan_vld_50_52;
    assign in_chan_dep_data_vec_52[2111 : 1848] = dep_chan_data_50_52;
    assign token_in_vec_52[7] = token_50_52;
    assign in_chan_dep_vld_vec_52[8] = dep_chan_vld_51_52;
    assign in_chan_dep_data_vec_52[2375 : 2112] = dep_chan_data_51_52;
    assign token_in_vec_52[8] = token_51_52;
    assign in_chan_dep_vld_vec_52[9] = dep_chan_vld_53_52;
    assign in_chan_dep_data_vec_52[2639 : 2376] = dep_chan_data_53_52;
    assign token_in_vec_52[9] = token_53_52;
    assign in_chan_dep_vld_vec_52[10] = dep_chan_vld_54_52;
    assign in_chan_dep_data_vec_52[2903 : 2640] = dep_chan_data_54_52;
    assign token_in_vec_52[10] = token_54_52;
    assign in_chan_dep_vld_vec_52[11] = dep_chan_vld_55_52;
    assign in_chan_dep_data_vec_52[3167 : 2904] = dep_chan_data_55_52;
    assign token_in_vec_52[11] = token_55_52;
    assign in_chan_dep_vld_vec_52[12] = dep_chan_vld_56_52;
    assign in_chan_dep_data_vec_52[3431 : 3168] = dep_chan_data_56_52;
    assign token_in_vec_52[12] = token_56_52;
    assign in_chan_dep_vld_vec_52[13] = dep_chan_vld_57_52;
    assign in_chan_dep_data_vec_52[3695 : 3432] = dep_chan_data_57_52;
    assign token_in_vec_52[13] = token_57_52;
    assign in_chan_dep_vld_vec_52[14] = dep_chan_vld_58_52;
    assign in_chan_dep_data_vec_52[3959 : 3696] = dep_chan_data_58_52;
    assign token_in_vec_52[14] = token_58_52;
    assign in_chan_dep_vld_vec_52[15] = dep_chan_vld_87_52;
    assign in_chan_dep_data_vec_52[4223 : 3960] = dep_chan_data_87_52;
    assign token_in_vec_52[15] = token_87_52;
    assign dep_chan_vld_52_35 = out_chan_dep_vld_vec_52[0];
    assign dep_chan_data_52_35 = out_chan_dep_data_52;
    assign token_52_35 = token_out_vec_52[0];
    assign dep_chan_vld_52_44 = out_chan_dep_vld_vec_52[1];
    assign dep_chan_data_52_44 = out_chan_dep_data_52;
    assign token_52_44 = token_out_vec_52[1];
    assign dep_chan_vld_52_45 = out_chan_dep_vld_vec_52[2];
    assign dep_chan_data_52_45 = out_chan_dep_data_52;
    assign token_52_45 = token_out_vec_52[2];
    assign dep_chan_vld_52_46 = out_chan_dep_vld_vec_52[3];
    assign dep_chan_data_52_46 = out_chan_dep_data_52;
    assign token_52_46 = token_out_vec_52[3];
    assign dep_chan_vld_52_47 = out_chan_dep_vld_vec_52[4];
    assign dep_chan_data_52_47 = out_chan_dep_data_52;
    assign token_52_47 = token_out_vec_52[4];
    assign dep_chan_vld_52_48 = out_chan_dep_vld_vec_52[5];
    assign dep_chan_data_52_48 = out_chan_dep_data_52;
    assign token_52_48 = token_out_vec_52[5];
    assign dep_chan_vld_52_49 = out_chan_dep_vld_vec_52[6];
    assign dep_chan_data_52_49 = out_chan_dep_data_52;
    assign token_52_49 = token_out_vec_52[6];
    assign dep_chan_vld_52_50 = out_chan_dep_vld_vec_52[7];
    assign dep_chan_data_52_50 = out_chan_dep_data_52;
    assign token_52_50 = token_out_vec_52[7];
    assign dep_chan_vld_52_51 = out_chan_dep_vld_vec_52[8];
    assign dep_chan_data_52_51 = out_chan_dep_data_52;
    assign token_52_51 = token_out_vec_52[8];
    assign dep_chan_vld_52_53 = out_chan_dep_vld_vec_52[9];
    assign dep_chan_data_52_53 = out_chan_dep_data_52;
    assign token_52_53 = token_out_vec_52[9];
    assign dep_chan_vld_52_54 = out_chan_dep_vld_vec_52[10];
    assign dep_chan_data_52_54 = out_chan_dep_data_52;
    assign token_52_54 = token_out_vec_52[10];
    assign dep_chan_vld_52_55 = out_chan_dep_vld_vec_52[11];
    assign dep_chan_data_52_55 = out_chan_dep_data_52;
    assign token_52_55 = token_out_vec_52[11];
    assign dep_chan_vld_52_56 = out_chan_dep_vld_vec_52[12];
    assign dep_chan_data_52_56 = out_chan_dep_data_52;
    assign token_52_56 = token_out_vec_52[12];
    assign dep_chan_vld_52_57 = out_chan_dep_vld_vec_52[13];
    assign dep_chan_data_52_57 = out_chan_dep_data_52;
    assign token_52_57 = token_out_vec_52[13];
    assign dep_chan_vld_52_58 = out_chan_dep_vld_vec_52[14];
    assign dep_chan_data_52_58 = out_chan_dep_data_52;
    assign token_52_58 = token_out_vec_52[14];
    assign dep_chan_vld_52_87 = out_chan_dep_vld_vec_52[15];
    assign dep_chan_data_52_87 = out_chan_dep_data_52;
    assign token_52_87 = token_out_vec_52[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0
    top_hls_deadlock_detect_unit #(264, 53, 16, 16) top_hls_deadlock_detect_unit_53 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_53),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_53),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_53),
        .token_in_vec(token_in_vec_53),
        .dl_detect_in(dl_detect_out),
        .origin(origin[53]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_53),
        .out_chan_dep_data(out_chan_dep_data_53),
        .token_out_vec(token_out_vec_53),
        .dl_detect_out(dl_in_vec[53]));

    assign proc_53_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.fifo_A_PE_9_2_x045_blk_n);
    assign proc_53_data_PIPO_blk[0] = 1'b0;
    assign proc_53_start_FIFO_blk[0] = 1'b0;
    assign proc_53_TLF_FIFO_blk[0] = 1'b0;
    assign proc_53_input_sync_blk[0] = 1'b0;
    assign proc_53_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_53[0] = dl_detect_out ? proc_dep_vld_vec_53_reg[0] : (proc_53_data_FIFO_blk[0] | proc_53_data_PIPO_blk[0] | proc_53_start_FIFO_blk[0] | proc_53_TLF_FIFO_blk[0] | proc_53_input_sync_blk[0] | proc_53_output_sync_blk[0]);
    assign proc_53_data_FIFO_blk[1] = 1'b0;
    assign proc_53_data_PIPO_blk[1] = 1'b0;
    assign proc_53_start_FIFO_blk[1] = 1'b0;
    assign proc_53_TLF_FIFO_blk[1] = 1'b0;
    assign proc_53_input_sync_blk[1] = 1'b0;
    assign proc_53_output_sync_blk[1] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[1] = dl_detect_out ? proc_dep_vld_vec_53_reg[1] : (proc_53_data_FIFO_blk[1] | proc_53_data_PIPO_blk[1] | proc_53_start_FIFO_blk[1] | proc_53_TLF_FIFO_blk[1] | proc_53_input_sync_blk[1] | proc_53_output_sync_blk[1]);
    assign proc_53_data_FIFO_blk[2] = 1'b0;
    assign proc_53_data_PIPO_blk[2] = 1'b0;
    assign proc_53_start_FIFO_blk[2] = 1'b0;
    assign proc_53_TLF_FIFO_blk[2] = 1'b0;
    assign proc_53_input_sync_blk[2] = 1'b0;
    assign proc_53_output_sync_blk[2] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[2] = dl_detect_out ? proc_dep_vld_vec_53_reg[2] : (proc_53_data_FIFO_blk[2] | proc_53_data_PIPO_blk[2] | proc_53_start_FIFO_blk[2] | proc_53_TLF_FIFO_blk[2] | proc_53_input_sync_blk[2] | proc_53_output_sync_blk[2]);
    assign proc_53_data_FIFO_blk[3] = 1'b0;
    assign proc_53_data_PIPO_blk[3] = 1'b0;
    assign proc_53_start_FIFO_blk[3] = 1'b0;
    assign proc_53_TLF_FIFO_blk[3] = 1'b0;
    assign proc_53_input_sync_blk[3] = 1'b0;
    assign proc_53_output_sync_blk[3] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[3] = dl_detect_out ? proc_dep_vld_vec_53_reg[3] : (proc_53_data_FIFO_blk[3] | proc_53_data_PIPO_blk[3] | proc_53_start_FIFO_blk[3] | proc_53_TLF_FIFO_blk[3] | proc_53_input_sync_blk[3] | proc_53_output_sync_blk[3]);
    assign proc_53_data_FIFO_blk[4] = 1'b0;
    assign proc_53_data_PIPO_blk[4] = 1'b0;
    assign proc_53_start_FIFO_blk[4] = 1'b0;
    assign proc_53_TLF_FIFO_blk[4] = 1'b0;
    assign proc_53_input_sync_blk[4] = 1'b0;
    assign proc_53_output_sync_blk[4] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[4] = dl_detect_out ? proc_dep_vld_vec_53_reg[4] : (proc_53_data_FIFO_blk[4] | proc_53_data_PIPO_blk[4] | proc_53_start_FIFO_blk[4] | proc_53_TLF_FIFO_blk[4] | proc_53_input_sync_blk[4] | proc_53_output_sync_blk[4]);
    assign proc_53_data_FIFO_blk[5] = 1'b0;
    assign proc_53_data_PIPO_blk[5] = 1'b0;
    assign proc_53_start_FIFO_blk[5] = 1'b0;
    assign proc_53_TLF_FIFO_blk[5] = 1'b0;
    assign proc_53_input_sync_blk[5] = 1'b0;
    assign proc_53_output_sync_blk[5] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[5] = dl_detect_out ? proc_dep_vld_vec_53_reg[5] : (proc_53_data_FIFO_blk[5] | proc_53_data_PIPO_blk[5] | proc_53_start_FIFO_blk[5] | proc_53_TLF_FIFO_blk[5] | proc_53_input_sync_blk[5] | proc_53_output_sync_blk[5]);
    assign proc_53_data_FIFO_blk[6] = 1'b0;
    assign proc_53_data_PIPO_blk[6] = 1'b0;
    assign proc_53_start_FIFO_blk[6] = 1'b0;
    assign proc_53_TLF_FIFO_blk[6] = 1'b0;
    assign proc_53_input_sync_blk[6] = 1'b0;
    assign proc_53_output_sync_blk[6] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[6] = dl_detect_out ? proc_dep_vld_vec_53_reg[6] : (proc_53_data_FIFO_blk[6] | proc_53_data_PIPO_blk[6] | proc_53_start_FIFO_blk[6] | proc_53_TLF_FIFO_blk[6] | proc_53_input_sync_blk[6] | proc_53_output_sync_blk[6]);
    assign proc_53_data_FIFO_blk[7] = 1'b0;
    assign proc_53_data_PIPO_blk[7] = 1'b0;
    assign proc_53_start_FIFO_blk[7] = 1'b0;
    assign proc_53_TLF_FIFO_blk[7] = 1'b0;
    assign proc_53_input_sync_blk[7] = 1'b0;
    assign proc_53_output_sync_blk[7] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[7] = dl_detect_out ? proc_dep_vld_vec_53_reg[7] : (proc_53_data_FIFO_blk[7] | proc_53_data_PIPO_blk[7] | proc_53_start_FIFO_blk[7] | proc_53_TLF_FIFO_blk[7] | proc_53_input_sync_blk[7] | proc_53_output_sync_blk[7]);
    assign proc_53_data_FIFO_blk[8] = 1'b0;
    assign proc_53_data_PIPO_blk[8] = 1'b0;
    assign proc_53_start_FIFO_blk[8] = 1'b0;
    assign proc_53_TLF_FIFO_blk[8] = 1'b0;
    assign proc_53_input_sync_blk[8] = 1'b0;
    assign proc_53_output_sync_blk[8] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[8] = dl_detect_out ? proc_dep_vld_vec_53_reg[8] : (proc_53_data_FIFO_blk[8] | proc_53_data_PIPO_blk[8] | proc_53_start_FIFO_blk[8] | proc_53_TLF_FIFO_blk[8] | proc_53_input_sync_blk[8] | proc_53_output_sync_blk[8]);
    assign proc_53_data_FIFO_blk[9] = 1'b0;
    assign proc_53_data_PIPO_blk[9] = 1'b0;
    assign proc_53_start_FIFO_blk[9] = 1'b0;
    assign proc_53_TLF_FIFO_blk[9] = 1'b0;
    assign proc_53_input_sync_blk[9] = 1'b0;
    assign proc_53_output_sync_blk[9] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[9] = dl_detect_out ? proc_dep_vld_vec_53_reg[9] : (proc_53_data_FIFO_blk[9] | proc_53_data_PIPO_blk[9] | proc_53_start_FIFO_blk[9] | proc_53_TLF_FIFO_blk[9] | proc_53_input_sync_blk[9] | proc_53_output_sync_blk[9]);
    assign proc_53_data_FIFO_blk[10] = 1'b0;
    assign proc_53_data_PIPO_blk[10] = 1'b0;
    assign proc_53_start_FIFO_blk[10] = 1'b0;
    assign proc_53_TLF_FIFO_blk[10] = 1'b0;
    assign proc_53_input_sync_blk[10] = 1'b0;
    assign proc_53_output_sync_blk[10] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[10] = dl_detect_out ? proc_dep_vld_vec_53_reg[10] : (proc_53_data_FIFO_blk[10] | proc_53_data_PIPO_blk[10] | proc_53_start_FIFO_blk[10] | proc_53_TLF_FIFO_blk[10] | proc_53_input_sync_blk[10] | proc_53_output_sync_blk[10]);
    assign proc_53_data_FIFO_blk[11] = 1'b0;
    assign proc_53_data_PIPO_blk[11] = 1'b0;
    assign proc_53_start_FIFO_blk[11] = 1'b0;
    assign proc_53_TLF_FIFO_blk[11] = 1'b0;
    assign proc_53_input_sync_blk[11] = 1'b0;
    assign proc_53_output_sync_blk[11] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[11] = dl_detect_out ? proc_dep_vld_vec_53_reg[11] : (proc_53_data_FIFO_blk[11] | proc_53_data_PIPO_blk[11] | proc_53_start_FIFO_blk[11] | proc_53_TLF_FIFO_blk[11] | proc_53_input_sync_blk[11] | proc_53_output_sync_blk[11]);
    assign proc_53_data_FIFO_blk[12] = 1'b0;
    assign proc_53_data_PIPO_blk[12] = 1'b0;
    assign proc_53_start_FIFO_blk[12] = 1'b0;
    assign proc_53_TLF_FIFO_blk[12] = 1'b0;
    assign proc_53_input_sync_blk[12] = 1'b0;
    assign proc_53_output_sync_blk[12] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[12] = dl_detect_out ? proc_dep_vld_vec_53_reg[12] : (proc_53_data_FIFO_blk[12] | proc_53_data_PIPO_blk[12] | proc_53_start_FIFO_blk[12] | proc_53_TLF_FIFO_blk[12] | proc_53_input_sync_blk[12] | proc_53_output_sync_blk[12]);
    assign proc_53_data_FIFO_blk[13] = 1'b0;
    assign proc_53_data_PIPO_blk[13] = 1'b0;
    assign proc_53_start_FIFO_blk[13] = 1'b0;
    assign proc_53_TLF_FIFO_blk[13] = 1'b0;
    assign proc_53_input_sync_blk[13] = 1'b0;
    assign proc_53_output_sync_blk[13] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[13] = dl_detect_out ? proc_dep_vld_vec_53_reg[13] : (proc_53_data_FIFO_blk[13] | proc_53_data_PIPO_blk[13] | proc_53_start_FIFO_blk[13] | proc_53_TLF_FIFO_blk[13] | proc_53_input_sync_blk[13] | proc_53_output_sync_blk[13]);
    assign proc_53_data_FIFO_blk[14] = 1'b0;
    assign proc_53_data_PIPO_blk[14] = 1'b0;
    assign proc_53_start_FIFO_blk[14] = 1'b0;
    assign proc_53_TLF_FIFO_blk[14] = 1'b0;
    assign proc_53_input_sync_blk[14] = 1'b0;
    assign proc_53_output_sync_blk[14] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[14] = dl_detect_out ? proc_dep_vld_vec_53_reg[14] : (proc_53_data_FIFO_blk[14] | proc_53_data_PIPO_blk[14] | proc_53_start_FIFO_blk[14] | proc_53_TLF_FIFO_blk[14] | proc_53_input_sync_blk[14] | proc_53_output_sync_blk[14]);
    assign proc_53_data_FIFO_blk[15] = 1'b0;
    assign proc_53_data_PIPO_blk[15] = 1'b0;
    assign proc_53_start_FIFO_blk[15] = 1'b0;
    assign proc_53_TLF_FIFO_blk[15] = 1'b0;
    assign proc_53_input_sync_blk[15] = 1'b0;
    assign proc_53_output_sync_blk[15] = 1'b0 | (ap_done_reg_9 & grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_53[15] = dl_detect_out ? proc_dep_vld_vec_53_reg[15] : (proc_53_data_FIFO_blk[15] | proc_53_data_PIPO_blk[15] | proc_53_start_FIFO_blk[15] | proc_53_TLF_FIFO_blk[15] | proc_53_input_sync_blk[15] | proc_53_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_53_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_53_reg <= proc_dep_vld_vec_53;
        end
    end
    assign in_chan_dep_vld_vec_53[0] = dep_chan_vld_37_53;
    assign in_chan_dep_data_vec_53[263 : 0] = dep_chan_data_37_53;
    assign token_in_vec_53[0] = token_37_53;
    assign in_chan_dep_vld_vec_53[1] = dep_chan_vld_44_53;
    assign in_chan_dep_data_vec_53[527 : 264] = dep_chan_data_44_53;
    assign token_in_vec_53[1] = token_44_53;
    assign in_chan_dep_vld_vec_53[2] = dep_chan_vld_45_53;
    assign in_chan_dep_data_vec_53[791 : 528] = dep_chan_data_45_53;
    assign token_in_vec_53[2] = token_45_53;
    assign in_chan_dep_vld_vec_53[3] = dep_chan_vld_46_53;
    assign in_chan_dep_data_vec_53[1055 : 792] = dep_chan_data_46_53;
    assign token_in_vec_53[3] = token_46_53;
    assign in_chan_dep_vld_vec_53[4] = dep_chan_vld_47_53;
    assign in_chan_dep_data_vec_53[1319 : 1056] = dep_chan_data_47_53;
    assign token_in_vec_53[4] = token_47_53;
    assign in_chan_dep_vld_vec_53[5] = dep_chan_vld_48_53;
    assign in_chan_dep_data_vec_53[1583 : 1320] = dep_chan_data_48_53;
    assign token_in_vec_53[5] = token_48_53;
    assign in_chan_dep_vld_vec_53[6] = dep_chan_vld_49_53;
    assign in_chan_dep_data_vec_53[1847 : 1584] = dep_chan_data_49_53;
    assign token_in_vec_53[6] = token_49_53;
    assign in_chan_dep_vld_vec_53[7] = dep_chan_vld_50_53;
    assign in_chan_dep_data_vec_53[2111 : 1848] = dep_chan_data_50_53;
    assign token_in_vec_53[7] = token_50_53;
    assign in_chan_dep_vld_vec_53[8] = dep_chan_vld_51_53;
    assign in_chan_dep_data_vec_53[2375 : 2112] = dep_chan_data_51_53;
    assign token_in_vec_53[8] = token_51_53;
    assign in_chan_dep_vld_vec_53[9] = dep_chan_vld_52_53;
    assign in_chan_dep_data_vec_53[2639 : 2376] = dep_chan_data_52_53;
    assign token_in_vec_53[9] = token_52_53;
    assign in_chan_dep_vld_vec_53[10] = dep_chan_vld_54_53;
    assign in_chan_dep_data_vec_53[2903 : 2640] = dep_chan_data_54_53;
    assign token_in_vec_53[10] = token_54_53;
    assign in_chan_dep_vld_vec_53[11] = dep_chan_vld_55_53;
    assign in_chan_dep_data_vec_53[3167 : 2904] = dep_chan_data_55_53;
    assign token_in_vec_53[11] = token_55_53;
    assign in_chan_dep_vld_vec_53[12] = dep_chan_vld_56_53;
    assign in_chan_dep_data_vec_53[3431 : 3168] = dep_chan_data_56_53;
    assign token_in_vec_53[12] = token_56_53;
    assign in_chan_dep_vld_vec_53[13] = dep_chan_vld_57_53;
    assign in_chan_dep_data_vec_53[3695 : 3432] = dep_chan_data_57_53;
    assign token_in_vec_53[13] = token_57_53;
    assign in_chan_dep_vld_vec_53[14] = dep_chan_vld_58_53;
    assign in_chan_dep_data_vec_53[3959 : 3696] = dep_chan_data_58_53;
    assign token_in_vec_53[14] = token_58_53;
    assign in_chan_dep_vld_vec_53[15] = dep_chan_vld_87_53;
    assign in_chan_dep_data_vec_53[4223 : 3960] = dep_chan_data_87_53;
    assign token_in_vec_53[15] = token_87_53;
    assign dep_chan_vld_53_37 = out_chan_dep_vld_vec_53[0];
    assign dep_chan_data_53_37 = out_chan_dep_data_53;
    assign token_53_37 = token_out_vec_53[0];
    assign dep_chan_vld_53_44 = out_chan_dep_vld_vec_53[1];
    assign dep_chan_data_53_44 = out_chan_dep_data_53;
    assign token_53_44 = token_out_vec_53[1];
    assign dep_chan_vld_53_45 = out_chan_dep_vld_vec_53[2];
    assign dep_chan_data_53_45 = out_chan_dep_data_53;
    assign token_53_45 = token_out_vec_53[2];
    assign dep_chan_vld_53_46 = out_chan_dep_vld_vec_53[3];
    assign dep_chan_data_53_46 = out_chan_dep_data_53;
    assign token_53_46 = token_out_vec_53[3];
    assign dep_chan_vld_53_47 = out_chan_dep_vld_vec_53[4];
    assign dep_chan_data_53_47 = out_chan_dep_data_53;
    assign token_53_47 = token_out_vec_53[4];
    assign dep_chan_vld_53_48 = out_chan_dep_vld_vec_53[5];
    assign dep_chan_data_53_48 = out_chan_dep_data_53;
    assign token_53_48 = token_out_vec_53[5];
    assign dep_chan_vld_53_49 = out_chan_dep_vld_vec_53[6];
    assign dep_chan_data_53_49 = out_chan_dep_data_53;
    assign token_53_49 = token_out_vec_53[6];
    assign dep_chan_vld_53_50 = out_chan_dep_vld_vec_53[7];
    assign dep_chan_data_53_50 = out_chan_dep_data_53;
    assign token_53_50 = token_out_vec_53[7];
    assign dep_chan_vld_53_51 = out_chan_dep_vld_vec_53[8];
    assign dep_chan_data_53_51 = out_chan_dep_data_53;
    assign token_53_51 = token_out_vec_53[8];
    assign dep_chan_vld_53_52 = out_chan_dep_vld_vec_53[9];
    assign dep_chan_data_53_52 = out_chan_dep_data_53;
    assign token_53_52 = token_out_vec_53[9];
    assign dep_chan_vld_53_54 = out_chan_dep_vld_vec_53[10];
    assign dep_chan_data_53_54 = out_chan_dep_data_53;
    assign token_53_54 = token_out_vec_53[10];
    assign dep_chan_vld_53_55 = out_chan_dep_vld_vec_53[11];
    assign dep_chan_data_53_55 = out_chan_dep_data_53;
    assign token_53_55 = token_out_vec_53[11];
    assign dep_chan_vld_53_56 = out_chan_dep_vld_vec_53[12];
    assign dep_chan_data_53_56 = out_chan_dep_data_53;
    assign token_53_56 = token_out_vec_53[12];
    assign dep_chan_vld_53_57 = out_chan_dep_vld_vec_53[13];
    assign dep_chan_data_53_57 = out_chan_dep_data_53;
    assign token_53_57 = token_out_vec_53[13];
    assign dep_chan_vld_53_58 = out_chan_dep_vld_vec_53[14];
    assign dep_chan_data_53_58 = out_chan_dep_data_53;
    assign token_53_58 = token_out_vec_53[14];
    assign dep_chan_vld_53_87 = out_chan_dep_vld_vec_53[15];
    assign dep_chan_data_53_87 = out_chan_dep_data_53;
    assign token_53_87 = token_out_vec_53[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0
    top_hls_deadlock_detect_unit #(264, 54, 16, 16) top_hls_deadlock_detect_unit_54 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_54),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_54),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_54),
        .token_in_vec(token_in_vec_54),
        .dl_detect_in(dl_detect_out),
        .origin(origin[54]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_54),
        .out_chan_dep_data(out_chan_dep_data_54),
        .token_out_vec(token_out_vec_54),
        .dl_detect_out(dl_in_vec[54]));

    assign proc_54_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.fifo_A_PE_10_2_x048_blk_n);
    assign proc_54_data_PIPO_blk[0] = 1'b0;
    assign proc_54_start_FIFO_blk[0] = 1'b0;
    assign proc_54_TLF_FIFO_blk[0] = 1'b0;
    assign proc_54_input_sync_blk[0] = 1'b0;
    assign proc_54_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_54[0] = dl_detect_out ? proc_dep_vld_vec_54_reg[0] : (proc_54_data_FIFO_blk[0] | proc_54_data_PIPO_blk[0] | proc_54_start_FIFO_blk[0] | proc_54_TLF_FIFO_blk[0] | proc_54_input_sync_blk[0] | proc_54_output_sync_blk[0]);
    assign proc_54_data_FIFO_blk[1] = 1'b0;
    assign proc_54_data_PIPO_blk[1] = 1'b0;
    assign proc_54_start_FIFO_blk[1] = 1'b0;
    assign proc_54_TLF_FIFO_blk[1] = 1'b0;
    assign proc_54_input_sync_blk[1] = 1'b0;
    assign proc_54_output_sync_blk[1] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[1] = dl_detect_out ? proc_dep_vld_vec_54_reg[1] : (proc_54_data_FIFO_blk[1] | proc_54_data_PIPO_blk[1] | proc_54_start_FIFO_blk[1] | proc_54_TLF_FIFO_blk[1] | proc_54_input_sync_blk[1] | proc_54_output_sync_blk[1]);
    assign proc_54_data_FIFO_blk[2] = 1'b0;
    assign proc_54_data_PIPO_blk[2] = 1'b0;
    assign proc_54_start_FIFO_blk[2] = 1'b0;
    assign proc_54_TLF_FIFO_blk[2] = 1'b0;
    assign proc_54_input_sync_blk[2] = 1'b0;
    assign proc_54_output_sync_blk[2] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[2] = dl_detect_out ? proc_dep_vld_vec_54_reg[2] : (proc_54_data_FIFO_blk[2] | proc_54_data_PIPO_blk[2] | proc_54_start_FIFO_blk[2] | proc_54_TLF_FIFO_blk[2] | proc_54_input_sync_blk[2] | proc_54_output_sync_blk[2]);
    assign proc_54_data_FIFO_blk[3] = 1'b0;
    assign proc_54_data_PIPO_blk[3] = 1'b0;
    assign proc_54_start_FIFO_blk[3] = 1'b0;
    assign proc_54_TLF_FIFO_blk[3] = 1'b0;
    assign proc_54_input_sync_blk[3] = 1'b0;
    assign proc_54_output_sync_blk[3] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[3] = dl_detect_out ? proc_dep_vld_vec_54_reg[3] : (proc_54_data_FIFO_blk[3] | proc_54_data_PIPO_blk[3] | proc_54_start_FIFO_blk[3] | proc_54_TLF_FIFO_blk[3] | proc_54_input_sync_blk[3] | proc_54_output_sync_blk[3]);
    assign proc_54_data_FIFO_blk[4] = 1'b0;
    assign proc_54_data_PIPO_blk[4] = 1'b0;
    assign proc_54_start_FIFO_blk[4] = 1'b0;
    assign proc_54_TLF_FIFO_blk[4] = 1'b0;
    assign proc_54_input_sync_blk[4] = 1'b0;
    assign proc_54_output_sync_blk[4] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[4] = dl_detect_out ? proc_dep_vld_vec_54_reg[4] : (proc_54_data_FIFO_blk[4] | proc_54_data_PIPO_blk[4] | proc_54_start_FIFO_blk[4] | proc_54_TLF_FIFO_blk[4] | proc_54_input_sync_blk[4] | proc_54_output_sync_blk[4]);
    assign proc_54_data_FIFO_blk[5] = 1'b0;
    assign proc_54_data_PIPO_blk[5] = 1'b0;
    assign proc_54_start_FIFO_blk[5] = 1'b0;
    assign proc_54_TLF_FIFO_blk[5] = 1'b0;
    assign proc_54_input_sync_blk[5] = 1'b0;
    assign proc_54_output_sync_blk[5] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[5] = dl_detect_out ? proc_dep_vld_vec_54_reg[5] : (proc_54_data_FIFO_blk[5] | proc_54_data_PIPO_blk[5] | proc_54_start_FIFO_blk[5] | proc_54_TLF_FIFO_blk[5] | proc_54_input_sync_blk[5] | proc_54_output_sync_blk[5]);
    assign proc_54_data_FIFO_blk[6] = 1'b0;
    assign proc_54_data_PIPO_blk[6] = 1'b0;
    assign proc_54_start_FIFO_blk[6] = 1'b0;
    assign proc_54_TLF_FIFO_blk[6] = 1'b0;
    assign proc_54_input_sync_blk[6] = 1'b0;
    assign proc_54_output_sync_blk[6] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[6] = dl_detect_out ? proc_dep_vld_vec_54_reg[6] : (proc_54_data_FIFO_blk[6] | proc_54_data_PIPO_blk[6] | proc_54_start_FIFO_blk[6] | proc_54_TLF_FIFO_blk[6] | proc_54_input_sync_blk[6] | proc_54_output_sync_blk[6]);
    assign proc_54_data_FIFO_blk[7] = 1'b0;
    assign proc_54_data_PIPO_blk[7] = 1'b0;
    assign proc_54_start_FIFO_blk[7] = 1'b0;
    assign proc_54_TLF_FIFO_blk[7] = 1'b0;
    assign proc_54_input_sync_blk[7] = 1'b0;
    assign proc_54_output_sync_blk[7] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[7] = dl_detect_out ? proc_dep_vld_vec_54_reg[7] : (proc_54_data_FIFO_blk[7] | proc_54_data_PIPO_blk[7] | proc_54_start_FIFO_blk[7] | proc_54_TLF_FIFO_blk[7] | proc_54_input_sync_blk[7] | proc_54_output_sync_blk[7]);
    assign proc_54_data_FIFO_blk[8] = 1'b0;
    assign proc_54_data_PIPO_blk[8] = 1'b0;
    assign proc_54_start_FIFO_blk[8] = 1'b0;
    assign proc_54_TLF_FIFO_blk[8] = 1'b0;
    assign proc_54_input_sync_blk[8] = 1'b0;
    assign proc_54_output_sync_blk[8] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[8] = dl_detect_out ? proc_dep_vld_vec_54_reg[8] : (proc_54_data_FIFO_blk[8] | proc_54_data_PIPO_blk[8] | proc_54_start_FIFO_blk[8] | proc_54_TLF_FIFO_blk[8] | proc_54_input_sync_blk[8] | proc_54_output_sync_blk[8]);
    assign proc_54_data_FIFO_blk[9] = 1'b0;
    assign proc_54_data_PIPO_blk[9] = 1'b0;
    assign proc_54_start_FIFO_blk[9] = 1'b0;
    assign proc_54_TLF_FIFO_blk[9] = 1'b0;
    assign proc_54_input_sync_blk[9] = 1'b0;
    assign proc_54_output_sync_blk[9] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[9] = dl_detect_out ? proc_dep_vld_vec_54_reg[9] : (proc_54_data_FIFO_blk[9] | proc_54_data_PIPO_blk[9] | proc_54_start_FIFO_blk[9] | proc_54_TLF_FIFO_blk[9] | proc_54_input_sync_blk[9] | proc_54_output_sync_blk[9]);
    assign proc_54_data_FIFO_blk[10] = 1'b0;
    assign proc_54_data_PIPO_blk[10] = 1'b0;
    assign proc_54_start_FIFO_blk[10] = 1'b0;
    assign proc_54_TLF_FIFO_blk[10] = 1'b0;
    assign proc_54_input_sync_blk[10] = 1'b0;
    assign proc_54_output_sync_blk[10] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[10] = dl_detect_out ? proc_dep_vld_vec_54_reg[10] : (proc_54_data_FIFO_blk[10] | proc_54_data_PIPO_blk[10] | proc_54_start_FIFO_blk[10] | proc_54_TLF_FIFO_blk[10] | proc_54_input_sync_blk[10] | proc_54_output_sync_blk[10]);
    assign proc_54_data_FIFO_blk[11] = 1'b0;
    assign proc_54_data_PIPO_blk[11] = 1'b0;
    assign proc_54_start_FIFO_blk[11] = 1'b0;
    assign proc_54_TLF_FIFO_blk[11] = 1'b0;
    assign proc_54_input_sync_blk[11] = 1'b0;
    assign proc_54_output_sync_blk[11] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[11] = dl_detect_out ? proc_dep_vld_vec_54_reg[11] : (proc_54_data_FIFO_blk[11] | proc_54_data_PIPO_blk[11] | proc_54_start_FIFO_blk[11] | proc_54_TLF_FIFO_blk[11] | proc_54_input_sync_blk[11] | proc_54_output_sync_blk[11]);
    assign proc_54_data_FIFO_blk[12] = 1'b0;
    assign proc_54_data_PIPO_blk[12] = 1'b0;
    assign proc_54_start_FIFO_blk[12] = 1'b0;
    assign proc_54_TLF_FIFO_blk[12] = 1'b0;
    assign proc_54_input_sync_blk[12] = 1'b0;
    assign proc_54_output_sync_blk[12] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[12] = dl_detect_out ? proc_dep_vld_vec_54_reg[12] : (proc_54_data_FIFO_blk[12] | proc_54_data_PIPO_blk[12] | proc_54_start_FIFO_blk[12] | proc_54_TLF_FIFO_blk[12] | proc_54_input_sync_blk[12] | proc_54_output_sync_blk[12]);
    assign proc_54_data_FIFO_blk[13] = 1'b0;
    assign proc_54_data_PIPO_blk[13] = 1'b0;
    assign proc_54_start_FIFO_blk[13] = 1'b0;
    assign proc_54_TLF_FIFO_blk[13] = 1'b0;
    assign proc_54_input_sync_blk[13] = 1'b0;
    assign proc_54_output_sync_blk[13] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[13] = dl_detect_out ? proc_dep_vld_vec_54_reg[13] : (proc_54_data_FIFO_blk[13] | proc_54_data_PIPO_blk[13] | proc_54_start_FIFO_blk[13] | proc_54_TLF_FIFO_blk[13] | proc_54_input_sync_blk[13] | proc_54_output_sync_blk[13]);
    assign proc_54_data_FIFO_blk[14] = 1'b0;
    assign proc_54_data_PIPO_blk[14] = 1'b0;
    assign proc_54_start_FIFO_blk[14] = 1'b0;
    assign proc_54_TLF_FIFO_blk[14] = 1'b0;
    assign proc_54_input_sync_blk[14] = 1'b0;
    assign proc_54_output_sync_blk[14] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[14] = dl_detect_out ? proc_dep_vld_vec_54_reg[14] : (proc_54_data_FIFO_blk[14] | proc_54_data_PIPO_blk[14] | proc_54_start_FIFO_blk[14] | proc_54_TLF_FIFO_blk[14] | proc_54_input_sync_blk[14] | proc_54_output_sync_blk[14]);
    assign proc_54_data_FIFO_blk[15] = 1'b0;
    assign proc_54_data_PIPO_blk[15] = 1'b0;
    assign proc_54_start_FIFO_blk[15] = 1'b0;
    assign proc_54_TLF_FIFO_blk[15] = 1'b0;
    assign proc_54_input_sync_blk[15] = 1'b0;
    assign proc_54_output_sync_blk[15] = 1'b0 | (ap_done_reg_10 & grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_54[15] = dl_detect_out ? proc_dep_vld_vec_54_reg[15] : (proc_54_data_FIFO_blk[15] | proc_54_data_PIPO_blk[15] | proc_54_start_FIFO_blk[15] | proc_54_TLF_FIFO_blk[15] | proc_54_input_sync_blk[15] | proc_54_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_54_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_54_reg <= proc_dep_vld_vec_54;
        end
    end
    assign in_chan_dep_vld_vec_54[0] = dep_chan_vld_39_54;
    assign in_chan_dep_data_vec_54[263 : 0] = dep_chan_data_39_54;
    assign token_in_vec_54[0] = token_39_54;
    assign in_chan_dep_vld_vec_54[1] = dep_chan_vld_44_54;
    assign in_chan_dep_data_vec_54[527 : 264] = dep_chan_data_44_54;
    assign token_in_vec_54[1] = token_44_54;
    assign in_chan_dep_vld_vec_54[2] = dep_chan_vld_45_54;
    assign in_chan_dep_data_vec_54[791 : 528] = dep_chan_data_45_54;
    assign token_in_vec_54[2] = token_45_54;
    assign in_chan_dep_vld_vec_54[3] = dep_chan_vld_46_54;
    assign in_chan_dep_data_vec_54[1055 : 792] = dep_chan_data_46_54;
    assign token_in_vec_54[3] = token_46_54;
    assign in_chan_dep_vld_vec_54[4] = dep_chan_vld_47_54;
    assign in_chan_dep_data_vec_54[1319 : 1056] = dep_chan_data_47_54;
    assign token_in_vec_54[4] = token_47_54;
    assign in_chan_dep_vld_vec_54[5] = dep_chan_vld_48_54;
    assign in_chan_dep_data_vec_54[1583 : 1320] = dep_chan_data_48_54;
    assign token_in_vec_54[5] = token_48_54;
    assign in_chan_dep_vld_vec_54[6] = dep_chan_vld_49_54;
    assign in_chan_dep_data_vec_54[1847 : 1584] = dep_chan_data_49_54;
    assign token_in_vec_54[6] = token_49_54;
    assign in_chan_dep_vld_vec_54[7] = dep_chan_vld_50_54;
    assign in_chan_dep_data_vec_54[2111 : 1848] = dep_chan_data_50_54;
    assign token_in_vec_54[7] = token_50_54;
    assign in_chan_dep_vld_vec_54[8] = dep_chan_vld_51_54;
    assign in_chan_dep_data_vec_54[2375 : 2112] = dep_chan_data_51_54;
    assign token_in_vec_54[8] = token_51_54;
    assign in_chan_dep_vld_vec_54[9] = dep_chan_vld_52_54;
    assign in_chan_dep_data_vec_54[2639 : 2376] = dep_chan_data_52_54;
    assign token_in_vec_54[9] = token_52_54;
    assign in_chan_dep_vld_vec_54[10] = dep_chan_vld_53_54;
    assign in_chan_dep_data_vec_54[2903 : 2640] = dep_chan_data_53_54;
    assign token_in_vec_54[10] = token_53_54;
    assign in_chan_dep_vld_vec_54[11] = dep_chan_vld_55_54;
    assign in_chan_dep_data_vec_54[3167 : 2904] = dep_chan_data_55_54;
    assign token_in_vec_54[11] = token_55_54;
    assign in_chan_dep_vld_vec_54[12] = dep_chan_vld_56_54;
    assign in_chan_dep_data_vec_54[3431 : 3168] = dep_chan_data_56_54;
    assign token_in_vec_54[12] = token_56_54;
    assign in_chan_dep_vld_vec_54[13] = dep_chan_vld_57_54;
    assign in_chan_dep_data_vec_54[3695 : 3432] = dep_chan_data_57_54;
    assign token_in_vec_54[13] = token_57_54;
    assign in_chan_dep_vld_vec_54[14] = dep_chan_vld_58_54;
    assign in_chan_dep_data_vec_54[3959 : 3696] = dep_chan_data_58_54;
    assign token_in_vec_54[14] = token_58_54;
    assign in_chan_dep_vld_vec_54[15] = dep_chan_vld_87_54;
    assign in_chan_dep_data_vec_54[4223 : 3960] = dep_chan_data_87_54;
    assign token_in_vec_54[15] = token_87_54;
    assign dep_chan_vld_54_39 = out_chan_dep_vld_vec_54[0];
    assign dep_chan_data_54_39 = out_chan_dep_data_54;
    assign token_54_39 = token_out_vec_54[0];
    assign dep_chan_vld_54_44 = out_chan_dep_vld_vec_54[1];
    assign dep_chan_data_54_44 = out_chan_dep_data_54;
    assign token_54_44 = token_out_vec_54[1];
    assign dep_chan_vld_54_45 = out_chan_dep_vld_vec_54[2];
    assign dep_chan_data_54_45 = out_chan_dep_data_54;
    assign token_54_45 = token_out_vec_54[2];
    assign dep_chan_vld_54_46 = out_chan_dep_vld_vec_54[3];
    assign dep_chan_data_54_46 = out_chan_dep_data_54;
    assign token_54_46 = token_out_vec_54[3];
    assign dep_chan_vld_54_47 = out_chan_dep_vld_vec_54[4];
    assign dep_chan_data_54_47 = out_chan_dep_data_54;
    assign token_54_47 = token_out_vec_54[4];
    assign dep_chan_vld_54_48 = out_chan_dep_vld_vec_54[5];
    assign dep_chan_data_54_48 = out_chan_dep_data_54;
    assign token_54_48 = token_out_vec_54[5];
    assign dep_chan_vld_54_49 = out_chan_dep_vld_vec_54[6];
    assign dep_chan_data_54_49 = out_chan_dep_data_54;
    assign token_54_49 = token_out_vec_54[6];
    assign dep_chan_vld_54_50 = out_chan_dep_vld_vec_54[7];
    assign dep_chan_data_54_50 = out_chan_dep_data_54;
    assign token_54_50 = token_out_vec_54[7];
    assign dep_chan_vld_54_51 = out_chan_dep_vld_vec_54[8];
    assign dep_chan_data_54_51 = out_chan_dep_data_54;
    assign token_54_51 = token_out_vec_54[8];
    assign dep_chan_vld_54_52 = out_chan_dep_vld_vec_54[9];
    assign dep_chan_data_54_52 = out_chan_dep_data_54;
    assign token_54_52 = token_out_vec_54[9];
    assign dep_chan_vld_54_53 = out_chan_dep_vld_vec_54[10];
    assign dep_chan_data_54_53 = out_chan_dep_data_54;
    assign token_54_53 = token_out_vec_54[10];
    assign dep_chan_vld_54_55 = out_chan_dep_vld_vec_54[11];
    assign dep_chan_data_54_55 = out_chan_dep_data_54;
    assign token_54_55 = token_out_vec_54[11];
    assign dep_chan_vld_54_56 = out_chan_dep_vld_vec_54[12];
    assign dep_chan_data_54_56 = out_chan_dep_data_54;
    assign token_54_56 = token_out_vec_54[12];
    assign dep_chan_vld_54_57 = out_chan_dep_vld_vec_54[13];
    assign dep_chan_data_54_57 = out_chan_dep_data_54;
    assign token_54_57 = token_out_vec_54[13];
    assign dep_chan_vld_54_58 = out_chan_dep_vld_vec_54[14];
    assign dep_chan_data_54_58 = out_chan_dep_data_54;
    assign token_54_58 = token_out_vec_54[14];
    assign dep_chan_vld_54_87 = out_chan_dep_vld_vec_54[15];
    assign dep_chan_data_54_87 = out_chan_dep_data_54;
    assign token_54_87 = token_out_vec_54[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0
    top_hls_deadlock_detect_unit #(264, 55, 16, 16) top_hls_deadlock_detect_unit_55 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_55),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_55),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_55),
        .token_in_vec(token_in_vec_55),
        .dl_detect_in(dl_detect_out),
        .origin(origin[55]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_55),
        .out_chan_dep_data(out_chan_dep_data_55),
        .token_out_vec(token_out_vec_55),
        .dl_detect_out(dl_in_vec[55]));

    assign proc_55_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.fifo_A_PE_11_2_x051_blk_n);
    assign proc_55_data_PIPO_blk[0] = 1'b0;
    assign proc_55_start_FIFO_blk[0] = 1'b0;
    assign proc_55_TLF_FIFO_blk[0] = 1'b0;
    assign proc_55_input_sync_blk[0] = 1'b0;
    assign proc_55_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_55[0] = dl_detect_out ? proc_dep_vld_vec_55_reg[0] : (proc_55_data_FIFO_blk[0] | proc_55_data_PIPO_blk[0] | proc_55_start_FIFO_blk[0] | proc_55_TLF_FIFO_blk[0] | proc_55_input_sync_blk[0] | proc_55_output_sync_blk[0]);
    assign proc_55_data_FIFO_blk[1] = 1'b0;
    assign proc_55_data_PIPO_blk[1] = 1'b0;
    assign proc_55_start_FIFO_blk[1] = 1'b0;
    assign proc_55_TLF_FIFO_blk[1] = 1'b0;
    assign proc_55_input_sync_blk[1] = 1'b0;
    assign proc_55_output_sync_blk[1] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[1] = dl_detect_out ? proc_dep_vld_vec_55_reg[1] : (proc_55_data_FIFO_blk[1] | proc_55_data_PIPO_blk[1] | proc_55_start_FIFO_blk[1] | proc_55_TLF_FIFO_blk[1] | proc_55_input_sync_blk[1] | proc_55_output_sync_blk[1]);
    assign proc_55_data_FIFO_blk[2] = 1'b0;
    assign proc_55_data_PIPO_blk[2] = 1'b0;
    assign proc_55_start_FIFO_blk[2] = 1'b0;
    assign proc_55_TLF_FIFO_blk[2] = 1'b0;
    assign proc_55_input_sync_blk[2] = 1'b0;
    assign proc_55_output_sync_blk[2] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[2] = dl_detect_out ? proc_dep_vld_vec_55_reg[2] : (proc_55_data_FIFO_blk[2] | proc_55_data_PIPO_blk[2] | proc_55_start_FIFO_blk[2] | proc_55_TLF_FIFO_blk[2] | proc_55_input_sync_blk[2] | proc_55_output_sync_blk[2]);
    assign proc_55_data_FIFO_blk[3] = 1'b0;
    assign proc_55_data_PIPO_blk[3] = 1'b0;
    assign proc_55_start_FIFO_blk[3] = 1'b0;
    assign proc_55_TLF_FIFO_blk[3] = 1'b0;
    assign proc_55_input_sync_blk[3] = 1'b0;
    assign proc_55_output_sync_blk[3] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[3] = dl_detect_out ? proc_dep_vld_vec_55_reg[3] : (proc_55_data_FIFO_blk[3] | proc_55_data_PIPO_blk[3] | proc_55_start_FIFO_blk[3] | proc_55_TLF_FIFO_blk[3] | proc_55_input_sync_blk[3] | proc_55_output_sync_blk[3]);
    assign proc_55_data_FIFO_blk[4] = 1'b0;
    assign proc_55_data_PIPO_blk[4] = 1'b0;
    assign proc_55_start_FIFO_blk[4] = 1'b0;
    assign proc_55_TLF_FIFO_blk[4] = 1'b0;
    assign proc_55_input_sync_blk[4] = 1'b0;
    assign proc_55_output_sync_blk[4] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[4] = dl_detect_out ? proc_dep_vld_vec_55_reg[4] : (proc_55_data_FIFO_blk[4] | proc_55_data_PIPO_blk[4] | proc_55_start_FIFO_blk[4] | proc_55_TLF_FIFO_blk[4] | proc_55_input_sync_blk[4] | proc_55_output_sync_blk[4]);
    assign proc_55_data_FIFO_blk[5] = 1'b0;
    assign proc_55_data_PIPO_blk[5] = 1'b0;
    assign proc_55_start_FIFO_blk[5] = 1'b0;
    assign proc_55_TLF_FIFO_blk[5] = 1'b0;
    assign proc_55_input_sync_blk[5] = 1'b0;
    assign proc_55_output_sync_blk[5] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[5] = dl_detect_out ? proc_dep_vld_vec_55_reg[5] : (proc_55_data_FIFO_blk[5] | proc_55_data_PIPO_blk[5] | proc_55_start_FIFO_blk[5] | proc_55_TLF_FIFO_blk[5] | proc_55_input_sync_blk[5] | proc_55_output_sync_blk[5]);
    assign proc_55_data_FIFO_blk[6] = 1'b0;
    assign proc_55_data_PIPO_blk[6] = 1'b0;
    assign proc_55_start_FIFO_blk[6] = 1'b0;
    assign proc_55_TLF_FIFO_blk[6] = 1'b0;
    assign proc_55_input_sync_blk[6] = 1'b0;
    assign proc_55_output_sync_blk[6] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[6] = dl_detect_out ? proc_dep_vld_vec_55_reg[6] : (proc_55_data_FIFO_blk[6] | proc_55_data_PIPO_blk[6] | proc_55_start_FIFO_blk[6] | proc_55_TLF_FIFO_blk[6] | proc_55_input_sync_blk[6] | proc_55_output_sync_blk[6]);
    assign proc_55_data_FIFO_blk[7] = 1'b0;
    assign proc_55_data_PIPO_blk[7] = 1'b0;
    assign proc_55_start_FIFO_blk[7] = 1'b0;
    assign proc_55_TLF_FIFO_blk[7] = 1'b0;
    assign proc_55_input_sync_blk[7] = 1'b0;
    assign proc_55_output_sync_blk[7] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[7] = dl_detect_out ? proc_dep_vld_vec_55_reg[7] : (proc_55_data_FIFO_blk[7] | proc_55_data_PIPO_blk[7] | proc_55_start_FIFO_blk[7] | proc_55_TLF_FIFO_blk[7] | proc_55_input_sync_blk[7] | proc_55_output_sync_blk[7]);
    assign proc_55_data_FIFO_blk[8] = 1'b0;
    assign proc_55_data_PIPO_blk[8] = 1'b0;
    assign proc_55_start_FIFO_blk[8] = 1'b0;
    assign proc_55_TLF_FIFO_blk[8] = 1'b0;
    assign proc_55_input_sync_blk[8] = 1'b0;
    assign proc_55_output_sync_blk[8] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[8] = dl_detect_out ? proc_dep_vld_vec_55_reg[8] : (proc_55_data_FIFO_blk[8] | proc_55_data_PIPO_blk[8] | proc_55_start_FIFO_blk[8] | proc_55_TLF_FIFO_blk[8] | proc_55_input_sync_blk[8] | proc_55_output_sync_blk[8]);
    assign proc_55_data_FIFO_blk[9] = 1'b0;
    assign proc_55_data_PIPO_blk[9] = 1'b0;
    assign proc_55_start_FIFO_blk[9] = 1'b0;
    assign proc_55_TLF_FIFO_blk[9] = 1'b0;
    assign proc_55_input_sync_blk[9] = 1'b0;
    assign proc_55_output_sync_blk[9] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[9] = dl_detect_out ? proc_dep_vld_vec_55_reg[9] : (proc_55_data_FIFO_blk[9] | proc_55_data_PIPO_blk[9] | proc_55_start_FIFO_blk[9] | proc_55_TLF_FIFO_blk[9] | proc_55_input_sync_blk[9] | proc_55_output_sync_blk[9]);
    assign proc_55_data_FIFO_blk[10] = 1'b0;
    assign proc_55_data_PIPO_blk[10] = 1'b0;
    assign proc_55_start_FIFO_blk[10] = 1'b0;
    assign proc_55_TLF_FIFO_blk[10] = 1'b0;
    assign proc_55_input_sync_blk[10] = 1'b0;
    assign proc_55_output_sync_blk[10] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[10] = dl_detect_out ? proc_dep_vld_vec_55_reg[10] : (proc_55_data_FIFO_blk[10] | proc_55_data_PIPO_blk[10] | proc_55_start_FIFO_blk[10] | proc_55_TLF_FIFO_blk[10] | proc_55_input_sync_blk[10] | proc_55_output_sync_blk[10]);
    assign proc_55_data_FIFO_blk[11] = 1'b0;
    assign proc_55_data_PIPO_blk[11] = 1'b0;
    assign proc_55_start_FIFO_blk[11] = 1'b0;
    assign proc_55_TLF_FIFO_blk[11] = 1'b0;
    assign proc_55_input_sync_blk[11] = 1'b0;
    assign proc_55_output_sync_blk[11] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[11] = dl_detect_out ? proc_dep_vld_vec_55_reg[11] : (proc_55_data_FIFO_blk[11] | proc_55_data_PIPO_blk[11] | proc_55_start_FIFO_blk[11] | proc_55_TLF_FIFO_blk[11] | proc_55_input_sync_blk[11] | proc_55_output_sync_blk[11]);
    assign proc_55_data_FIFO_blk[12] = 1'b0;
    assign proc_55_data_PIPO_blk[12] = 1'b0;
    assign proc_55_start_FIFO_blk[12] = 1'b0;
    assign proc_55_TLF_FIFO_blk[12] = 1'b0;
    assign proc_55_input_sync_blk[12] = 1'b0;
    assign proc_55_output_sync_blk[12] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[12] = dl_detect_out ? proc_dep_vld_vec_55_reg[12] : (proc_55_data_FIFO_blk[12] | proc_55_data_PIPO_blk[12] | proc_55_start_FIFO_blk[12] | proc_55_TLF_FIFO_blk[12] | proc_55_input_sync_blk[12] | proc_55_output_sync_blk[12]);
    assign proc_55_data_FIFO_blk[13] = 1'b0;
    assign proc_55_data_PIPO_blk[13] = 1'b0;
    assign proc_55_start_FIFO_blk[13] = 1'b0;
    assign proc_55_TLF_FIFO_blk[13] = 1'b0;
    assign proc_55_input_sync_blk[13] = 1'b0;
    assign proc_55_output_sync_blk[13] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[13] = dl_detect_out ? proc_dep_vld_vec_55_reg[13] : (proc_55_data_FIFO_blk[13] | proc_55_data_PIPO_blk[13] | proc_55_start_FIFO_blk[13] | proc_55_TLF_FIFO_blk[13] | proc_55_input_sync_blk[13] | proc_55_output_sync_blk[13]);
    assign proc_55_data_FIFO_blk[14] = 1'b0;
    assign proc_55_data_PIPO_blk[14] = 1'b0;
    assign proc_55_start_FIFO_blk[14] = 1'b0;
    assign proc_55_TLF_FIFO_blk[14] = 1'b0;
    assign proc_55_input_sync_blk[14] = 1'b0;
    assign proc_55_output_sync_blk[14] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[14] = dl_detect_out ? proc_dep_vld_vec_55_reg[14] : (proc_55_data_FIFO_blk[14] | proc_55_data_PIPO_blk[14] | proc_55_start_FIFO_blk[14] | proc_55_TLF_FIFO_blk[14] | proc_55_input_sync_blk[14] | proc_55_output_sync_blk[14]);
    assign proc_55_data_FIFO_blk[15] = 1'b0;
    assign proc_55_data_PIPO_blk[15] = 1'b0;
    assign proc_55_start_FIFO_blk[15] = 1'b0;
    assign proc_55_TLF_FIFO_blk[15] = 1'b0;
    assign proc_55_input_sync_blk[15] = 1'b0;
    assign proc_55_output_sync_blk[15] = 1'b0 | (ap_done_reg_11 & grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_55[15] = dl_detect_out ? proc_dep_vld_vec_55_reg[15] : (proc_55_data_FIFO_blk[15] | proc_55_data_PIPO_blk[15] | proc_55_start_FIFO_blk[15] | proc_55_TLF_FIFO_blk[15] | proc_55_input_sync_blk[15] | proc_55_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_55_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_55_reg <= proc_dep_vld_vec_55;
        end
    end
    assign in_chan_dep_vld_vec_55[0] = dep_chan_vld_41_55;
    assign in_chan_dep_data_vec_55[263 : 0] = dep_chan_data_41_55;
    assign token_in_vec_55[0] = token_41_55;
    assign in_chan_dep_vld_vec_55[1] = dep_chan_vld_44_55;
    assign in_chan_dep_data_vec_55[527 : 264] = dep_chan_data_44_55;
    assign token_in_vec_55[1] = token_44_55;
    assign in_chan_dep_vld_vec_55[2] = dep_chan_vld_45_55;
    assign in_chan_dep_data_vec_55[791 : 528] = dep_chan_data_45_55;
    assign token_in_vec_55[2] = token_45_55;
    assign in_chan_dep_vld_vec_55[3] = dep_chan_vld_46_55;
    assign in_chan_dep_data_vec_55[1055 : 792] = dep_chan_data_46_55;
    assign token_in_vec_55[3] = token_46_55;
    assign in_chan_dep_vld_vec_55[4] = dep_chan_vld_47_55;
    assign in_chan_dep_data_vec_55[1319 : 1056] = dep_chan_data_47_55;
    assign token_in_vec_55[4] = token_47_55;
    assign in_chan_dep_vld_vec_55[5] = dep_chan_vld_48_55;
    assign in_chan_dep_data_vec_55[1583 : 1320] = dep_chan_data_48_55;
    assign token_in_vec_55[5] = token_48_55;
    assign in_chan_dep_vld_vec_55[6] = dep_chan_vld_49_55;
    assign in_chan_dep_data_vec_55[1847 : 1584] = dep_chan_data_49_55;
    assign token_in_vec_55[6] = token_49_55;
    assign in_chan_dep_vld_vec_55[7] = dep_chan_vld_50_55;
    assign in_chan_dep_data_vec_55[2111 : 1848] = dep_chan_data_50_55;
    assign token_in_vec_55[7] = token_50_55;
    assign in_chan_dep_vld_vec_55[8] = dep_chan_vld_51_55;
    assign in_chan_dep_data_vec_55[2375 : 2112] = dep_chan_data_51_55;
    assign token_in_vec_55[8] = token_51_55;
    assign in_chan_dep_vld_vec_55[9] = dep_chan_vld_52_55;
    assign in_chan_dep_data_vec_55[2639 : 2376] = dep_chan_data_52_55;
    assign token_in_vec_55[9] = token_52_55;
    assign in_chan_dep_vld_vec_55[10] = dep_chan_vld_53_55;
    assign in_chan_dep_data_vec_55[2903 : 2640] = dep_chan_data_53_55;
    assign token_in_vec_55[10] = token_53_55;
    assign in_chan_dep_vld_vec_55[11] = dep_chan_vld_54_55;
    assign in_chan_dep_data_vec_55[3167 : 2904] = dep_chan_data_54_55;
    assign token_in_vec_55[11] = token_54_55;
    assign in_chan_dep_vld_vec_55[12] = dep_chan_vld_56_55;
    assign in_chan_dep_data_vec_55[3431 : 3168] = dep_chan_data_56_55;
    assign token_in_vec_55[12] = token_56_55;
    assign in_chan_dep_vld_vec_55[13] = dep_chan_vld_57_55;
    assign in_chan_dep_data_vec_55[3695 : 3432] = dep_chan_data_57_55;
    assign token_in_vec_55[13] = token_57_55;
    assign in_chan_dep_vld_vec_55[14] = dep_chan_vld_58_55;
    assign in_chan_dep_data_vec_55[3959 : 3696] = dep_chan_data_58_55;
    assign token_in_vec_55[14] = token_58_55;
    assign in_chan_dep_vld_vec_55[15] = dep_chan_vld_87_55;
    assign in_chan_dep_data_vec_55[4223 : 3960] = dep_chan_data_87_55;
    assign token_in_vec_55[15] = token_87_55;
    assign dep_chan_vld_55_41 = out_chan_dep_vld_vec_55[0];
    assign dep_chan_data_55_41 = out_chan_dep_data_55;
    assign token_55_41 = token_out_vec_55[0];
    assign dep_chan_vld_55_44 = out_chan_dep_vld_vec_55[1];
    assign dep_chan_data_55_44 = out_chan_dep_data_55;
    assign token_55_44 = token_out_vec_55[1];
    assign dep_chan_vld_55_45 = out_chan_dep_vld_vec_55[2];
    assign dep_chan_data_55_45 = out_chan_dep_data_55;
    assign token_55_45 = token_out_vec_55[2];
    assign dep_chan_vld_55_46 = out_chan_dep_vld_vec_55[3];
    assign dep_chan_data_55_46 = out_chan_dep_data_55;
    assign token_55_46 = token_out_vec_55[3];
    assign dep_chan_vld_55_47 = out_chan_dep_vld_vec_55[4];
    assign dep_chan_data_55_47 = out_chan_dep_data_55;
    assign token_55_47 = token_out_vec_55[4];
    assign dep_chan_vld_55_48 = out_chan_dep_vld_vec_55[5];
    assign dep_chan_data_55_48 = out_chan_dep_data_55;
    assign token_55_48 = token_out_vec_55[5];
    assign dep_chan_vld_55_49 = out_chan_dep_vld_vec_55[6];
    assign dep_chan_data_55_49 = out_chan_dep_data_55;
    assign token_55_49 = token_out_vec_55[6];
    assign dep_chan_vld_55_50 = out_chan_dep_vld_vec_55[7];
    assign dep_chan_data_55_50 = out_chan_dep_data_55;
    assign token_55_50 = token_out_vec_55[7];
    assign dep_chan_vld_55_51 = out_chan_dep_vld_vec_55[8];
    assign dep_chan_data_55_51 = out_chan_dep_data_55;
    assign token_55_51 = token_out_vec_55[8];
    assign dep_chan_vld_55_52 = out_chan_dep_vld_vec_55[9];
    assign dep_chan_data_55_52 = out_chan_dep_data_55;
    assign token_55_52 = token_out_vec_55[9];
    assign dep_chan_vld_55_53 = out_chan_dep_vld_vec_55[10];
    assign dep_chan_data_55_53 = out_chan_dep_data_55;
    assign token_55_53 = token_out_vec_55[10];
    assign dep_chan_vld_55_54 = out_chan_dep_vld_vec_55[11];
    assign dep_chan_data_55_54 = out_chan_dep_data_55;
    assign token_55_54 = token_out_vec_55[11];
    assign dep_chan_vld_55_56 = out_chan_dep_vld_vec_55[12];
    assign dep_chan_data_55_56 = out_chan_dep_data_55;
    assign token_55_56 = token_out_vec_55[12];
    assign dep_chan_vld_55_57 = out_chan_dep_vld_vec_55[13];
    assign dep_chan_data_55_57 = out_chan_dep_data_55;
    assign token_55_57 = token_out_vec_55[13];
    assign dep_chan_vld_55_58 = out_chan_dep_vld_vec_55[14];
    assign dep_chan_data_55_58 = out_chan_dep_data_55;
    assign token_55_58 = token_out_vec_55[14];
    assign dep_chan_vld_55_87 = out_chan_dep_vld_vec_55[15];
    assign dep_chan_data_55_87 = out_chan_dep_data_55;
    assign token_55_87 = token_out_vec_55[15];

    // Process: grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0
    top_hls_deadlock_detect_unit #(264, 56, 16, 16) top_hls_deadlock_detect_unit_56 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_56),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_56),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_56),
        .token_in_vec(token_in_vec_56),
        .dl_detect_in(dl_detect_out),
        .origin(origin[56]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_56),
        .out_chan_dep_data(out_chan_dep_data_56),
        .token_out_vec(token_out_vec_56),
        .dl_detect_out(dl_in_vec[56]));

    assign proc_56_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.fifo_A_PE_12_2_x054_blk_n);
    assign proc_56_data_PIPO_blk[0] = 1'b0;
    assign proc_56_start_FIFO_blk[0] = 1'b0;
    assign proc_56_TLF_FIFO_blk[0] = 1'b0;
    assign proc_56_input_sync_blk[0] = 1'b0;
    assign proc_56_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_56[0] = dl_detect_out ? proc_dep_vld_vec_56_reg[0] : (proc_56_data_FIFO_blk[0] | proc_56_data_PIPO_blk[0] | proc_56_start_FIFO_blk[0] | proc_56_TLF_FIFO_blk[0] | proc_56_input_sync_blk[0] | proc_56_output_sync_blk[0]);
    assign proc_56_data_FIFO_blk[1] = 1'b0;
    assign proc_56_data_PIPO_blk[1] = 1'b0;
    assign proc_56_start_FIFO_blk[1] = 1'b0;
    assign proc_56_TLF_FIFO_blk[1] = 1'b0;
    assign proc_56_input_sync_blk[1] = 1'b0;
    assign proc_56_output_sync_blk[1] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[1] = dl_detect_out ? proc_dep_vld_vec_56_reg[1] : (proc_56_data_FIFO_blk[1] | proc_56_data_PIPO_blk[1] | proc_56_start_FIFO_blk[1] | proc_56_TLF_FIFO_blk[1] | proc_56_input_sync_blk[1] | proc_56_output_sync_blk[1]);
    assign proc_56_data_FIFO_blk[2] = 1'b0;
    assign proc_56_data_PIPO_blk[2] = 1'b0;
    assign proc_56_start_FIFO_blk[2] = 1'b0;
    assign proc_56_TLF_FIFO_blk[2] = 1'b0;
    assign proc_56_input_sync_blk[2] = 1'b0;
    assign proc_56_output_sync_blk[2] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[2] = dl_detect_out ? proc_dep_vld_vec_56_reg[2] : (proc_56_data_FIFO_blk[2] | proc_56_data_PIPO_blk[2] | proc_56_start_FIFO_blk[2] | proc_56_TLF_FIFO_blk[2] | proc_56_input_sync_blk[2] | proc_56_output_sync_blk[2]);
    assign proc_56_data_FIFO_blk[3] = 1'b0;
    assign proc_56_data_PIPO_blk[3] = 1'b0;
    assign proc_56_start_FIFO_blk[3] = 1'b0;
    assign proc_56_TLF_FIFO_blk[3] = 1'b0;
    assign proc_56_input_sync_blk[3] = 1'b0;
    assign proc_56_output_sync_blk[3] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[3] = dl_detect_out ? proc_dep_vld_vec_56_reg[3] : (proc_56_data_FIFO_blk[3] | proc_56_data_PIPO_blk[3] | proc_56_start_FIFO_blk[3] | proc_56_TLF_FIFO_blk[3] | proc_56_input_sync_blk[3] | proc_56_output_sync_blk[3]);
    assign proc_56_data_FIFO_blk[4] = 1'b0;
    assign proc_56_data_PIPO_blk[4] = 1'b0;
    assign proc_56_start_FIFO_blk[4] = 1'b0;
    assign proc_56_TLF_FIFO_blk[4] = 1'b0;
    assign proc_56_input_sync_blk[4] = 1'b0;
    assign proc_56_output_sync_blk[4] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[4] = dl_detect_out ? proc_dep_vld_vec_56_reg[4] : (proc_56_data_FIFO_blk[4] | proc_56_data_PIPO_blk[4] | proc_56_start_FIFO_blk[4] | proc_56_TLF_FIFO_blk[4] | proc_56_input_sync_blk[4] | proc_56_output_sync_blk[4]);
    assign proc_56_data_FIFO_blk[5] = 1'b0;
    assign proc_56_data_PIPO_blk[5] = 1'b0;
    assign proc_56_start_FIFO_blk[5] = 1'b0;
    assign proc_56_TLF_FIFO_blk[5] = 1'b0;
    assign proc_56_input_sync_blk[5] = 1'b0;
    assign proc_56_output_sync_blk[5] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[5] = dl_detect_out ? proc_dep_vld_vec_56_reg[5] : (proc_56_data_FIFO_blk[5] | proc_56_data_PIPO_blk[5] | proc_56_start_FIFO_blk[5] | proc_56_TLF_FIFO_blk[5] | proc_56_input_sync_blk[5] | proc_56_output_sync_blk[5]);
    assign proc_56_data_FIFO_blk[6] = 1'b0;
    assign proc_56_data_PIPO_blk[6] = 1'b0;
    assign proc_56_start_FIFO_blk[6] = 1'b0;
    assign proc_56_TLF_FIFO_blk[6] = 1'b0;
    assign proc_56_input_sync_blk[6] = 1'b0;
    assign proc_56_output_sync_blk[6] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[6] = dl_detect_out ? proc_dep_vld_vec_56_reg[6] : (proc_56_data_FIFO_blk[6] | proc_56_data_PIPO_blk[6] | proc_56_start_FIFO_blk[6] | proc_56_TLF_FIFO_blk[6] | proc_56_input_sync_blk[6] | proc_56_output_sync_blk[6]);
    assign proc_56_data_FIFO_blk[7] = 1'b0;
    assign proc_56_data_PIPO_blk[7] = 1'b0;
    assign proc_56_start_FIFO_blk[7] = 1'b0;
    assign proc_56_TLF_FIFO_blk[7] = 1'b0;
    assign proc_56_input_sync_blk[7] = 1'b0;
    assign proc_56_output_sync_blk[7] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[7] = dl_detect_out ? proc_dep_vld_vec_56_reg[7] : (proc_56_data_FIFO_blk[7] | proc_56_data_PIPO_blk[7] | proc_56_start_FIFO_blk[7] | proc_56_TLF_FIFO_blk[7] | proc_56_input_sync_blk[7] | proc_56_output_sync_blk[7]);
    assign proc_56_data_FIFO_blk[8] = 1'b0;
    assign proc_56_data_PIPO_blk[8] = 1'b0;
    assign proc_56_start_FIFO_blk[8] = 1'b0;
    assign proc_56_TLF_FIFO_blk[8] = 1'b0;
    assign proc_56_input_sync_blk[8] = 1'b0;
    assign proc_56_output_sync_blk[8] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[8] = dl_detect_out ? proc_dep_vld_vec_56_reg[8] : (proc_56_data_FIFO_blk[8] | proc_56_data_PIPO_blk[8] | proc_56_start_FIFO_blk[8] | proc_56_TLF_FIFO_blk[8] | proc_56_input_sync_blk[8] | proc_56_output_sync_blk[8]);
    assign proc_56_data_FIFO_blk[9] = 1'b0;
    assign proc_56_data_PIPO_blk[9] = 1'b0;
    assign proc_56_start_FIFO_blk[9] = 1'b0;
    assign proc_56_TLF_FIFO_blk[9] = 1'b0;
    assign proc_56_input_sync_blk[9] = 1'b0;
    assign proc_56_output_sync_blk[9] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[9] = dl_detect_out ? proc_dep_vld_vec_56_reg[9] : (proc_56_data_FIFO_blk[9] | proc_56_data_PIPO_blk[9] | proc_56_start_FIFO_blk[9] | proc_56_TLF_FIFO_blk[9] | proc_56_input_sync_blk[9] | proc_56_output_sync_blk[9]);
    assign proc_56_data_FIFO_blk[10] = 1'b0;
    assign proc_56_data_PIPO_blk[10] = 1'b0;
    assign proc_56_start_FIFO_blk[10] = 1'b0;
    assign proc_56_TLF_FIFO_blk[10] = 1'b0;
    assign proc_56_input_sync_blk[10] = 1'b0;
    assign proc_56_output_sync_blk[10] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[10] = dl_detect_out ? proc_dep_vld_vec_56_reg[10] : (proc_56_data_FIFO_blk[10] | proc_56_data_PIPO_blk[10] | proc_56_start_FIFO_blk[10] | proc_56_TLF_FIFO_blk[10] | proc_56_input_sync_blk[10] | proc_56_output_sync_blk[10]);
    assign proc_56_data_FIFO_blk[11] = 1'b0;
    assign proc_56_data_PIPO_blk[11] = 1'b0;
    assign proc_56_start_FIFO_blk[11] = 1'b0;
    assign proc_56_TLF_FIFO_blk[11] = 1'b0;
    assign proc_56_input_sync_blk[11] = 1'b0;
    assign proc_56_output_sync_blk[11] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[11] = dl_detect_out ? proc_dep_vld_vec_56_reg[11] : (proc_56_data_FIFO_blk[11] | proc_56_data_PIPO_blk[11] | proc_56_start_FIFO_blk[11] | proc_56_TLF_FIFO_blk[11] | proc_56_input_sync_blk[11] | proc_56_output_sync_blk[11]);
    assign proc_56_data_FIFO_blk[12] = 1'b0;
    assign proc_56_data_PIPO_blk[12] = 1'b0;
    assign proc_56_start_FIFO_blk[12] = 1'b0;
    assign proc_56_TLF_FIFO_blk[12] = 1'b0;
    assign proc_56_input_sync_blk[12] = 1'b0;
    assign proc_56_output_sync_blk[12] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[12] = dl_detect_out ? proc_dep_vld_vec_56_reg[12] : (proc_56_data_FIFO_blk[12] | proc_56_data_PIPO_blk[12] | proc_56_start_FIFO_blk[12] | proc_56_TLF_FIFO_blk[12] | proc_56_input_sync_blk[12] | proc_56_output_sync_blk[12]);
    assign proc_56_data_FIFO_blk[13] = 1'b0;
    assign proc_56_data_PIPO_blk[13] = 1'b0;
    assign proc_56_start_FIFO_blk[13] = 1'b0;
    assign proc_56_TLF_FIFO_blk[13] = 1'b0;
    assign proc_56_input_sync_blk[13] = 1'b0;
    assign proc_56_output_sync_blk[13] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[13] = dl_detect_out ? proc_dep_vld_vec_56_reg[13] : (proc_56_data_FIFO_blk[13] | proc_56_data_PIPO_blk[13] | proc_56_start_FIFO_blk[13] | proc_56_TLF_FIFO_blk[13] | proc_56_input_sync_blk[13] | proc_56_output_sync_blk[13]);
    assign proc_56_data_FIFO_blk[14] = 1'b0;
    assign proc_56_data_PIPO_blk[14] = 1'b0;
    assign proc_56_start_FIFO_blk[14] = 1'b0;
    assign proc_56_TLF_FIFO_blk[14] = 1'b0;
    assign proc_56_input_sync_blk[14] = 1'b0;
    assign proc_56_output_sync_blk[14] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[14] = dl_detect_out ? proc_dep_vld_vec_56_reg[14] : (proc_56_data_FIFO_blk[14] | proc_56_data_PIPO_blk[14] | proc_56_start_FIFO_blk[14] | proc_56_TLF_FIFO_blk[14] | proc_56_input_sync_blk[14] | proc_56_output_sync_blk[14]);
    assign proc_56_data_FIFO_blk[15] = 1'b0;
    assign proc_56_data_PIPO_blk[15] = 1'b0;
    assign proc_56_start_FIFO_blk[15] = 1'b0;
    assign proc_56_TLF_FIFO_blk[15] = 1'b0;
    assign proc_56_input_sync_blk[15] = 1'b0;
    assign proc_56_output_sync_blk[15] = 1'b0 | (ap_done_reg_12 & grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_56[15] = dl_detect_out ? proc_dep_vld_vec_56_reg[15] : (proc_56_data_FIFO_blk[15] | proc_56_data_PIPO_blk[15] | proc_56_start_FIFO_blk[15] | proc_56_TLF_FIFO_blk[15] | proc_56_input_sync_blk[15] | proc_56_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_56_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_56_reg <= proc_dep_vld_vec_56;
        end
    end
    assign in_chan_dep_vld_vec_56[0] = dep_chan_vld_43_56;
    assign in_chan_dep_data_vec_56[263 : 0] = dep_chan_data_43_56;
    assign token_in_vec_56[0] = token_43_56;
    assign in_chan_dep_vld_vec_56[1] = dep_chan_vld_44_56;
    assign in_chan_dep_data_vec_56[527 : 264] = dep_chan_data_44_56;
    assign token_in_vec_56[1] = token_44_56;
    assign in_chan_dep_vld_vec_56[2] = dep_chan_vld_45_56;
    assign in_chan_dep_data_vec_56[791 : 528] = dep_chan_data_45_56;
    assign token_in_vec_56[2] = token_45_56;
    assign in_chan_dep_vld_vec_56[3] = dep_chan_vld_46_56;
    assign in_chan_dep_data_vec_56[1055 : 792] = dep_chan_data_46_56;
    assign token_in_vec_56[3] = token_46_56;
    assign in_chan_dep_vld_vec_56[4] = dep_chan_vld_47_56;
    assign in_chan_dep_data_vec_56[1319 : 1056] = dep_chan_data_47_56;
    assign token_in_vec_56[4] = token_47_56;
    assign in_chan_dep_vld_vec_56[5] = dep_chan_vld_48_56;
    assign in_chan_dep_data_vec_56[1583 : 1320] = dep_chan_data_48_56;
    assign token_in_vec_56[5] = token_48_56;
    assign in_chan_dep_vld_vec_56[6] = dep_chan_vld_49_56;
    assign in_chan_dep_data_vec_56[1847 : 1584] = dep_chan_data_49_56;
    assign token_in_vec_56[6] = token_49_56;
    assign in_chan_dep_vld_vec_56[7] = dep_chan_vld_50_56;
    assign in_chan_dep_data_vec_56[2111 : 1848] = dep_chan_data_50_56;
    assign token_in_vec_56[7] = token_50_56;
    assign in_chan_dep_vld_vec_56[8] = dep_chan_vld_51_56;
    assign in_chan_dep_data_vec_56[2375 : 2112] = dep_chan_data_51_56;
    assign token_in_vec_56[8] = token_51_56;
    assign in_chan_dep_vld_vec_56[9] = dep_chan_vld_52_56;
    assign in_chan_dep_data_vec_56[2639 : 2376] = dep_chan_data_52_56;
    assign token_in_vec_56[9] = token_52_56;
    assign in_chan_dep_vld_vec_56[10] = dep_chan_vld_53_56;
    assign in_chan_dep_data_vec_56[2903 : 2640] = dep_chan_data_53_56;
    assign token_in_vec_56[10] = token_53_56;
    assign in_chan_dep_vld_vec_56[11] = dep_chan_vld_54_56;
    assign in_chan_dep_data_vec_56[3167 : 2904] = dep_chan_data_54_56;
    assign token_in_vec_56[11] = token_54_56;
    assign in_chan_dep_vld_vec_56[12] = dep_chan_vld_55_56;
    assign in_chan_dep_data_vec_56[3431 : 3168] = dep_chan_data_55_56;
    assign token_in_vec_56[12] = token_55_56;
    assign in_chan_dep_vld_vec_56[13] = dep_chan_vld_57_56;
    assign in_chan_dep_data_vec_56[3695 : 3432] = dep_chan_data_57_56;
    assign token_in_vec_56[13] = token_57_56;
    assign in_chan_dep_vld_vec_56[14] = dep_chan_vld_58_56;
    assign in_chan_dep_data_vec_56[3959 : 3696] = dep_chan_data_58_56;
    assign token_in_vec_56[14] = token_58_56;
    assign in_chan_dep_vld_vec_56[15] = dep_chan_vld_87_56;
    assign in_chan_dep_data_vec_56[4223 : 3960] = dep_chan_data_87_56;
    assign token_in_vec_56[15] = token_87_56;
    assign dep_chan_vld_56_43 = out_chan_dep_vld_vec_56[0];
    assign dep_chan_data_56_43 = out_chan_dep_data_56;
    assign token_56_43 = token_out_vec_56[0];
    assign dep_chan_vld_56_44 = out_chan_dep_vld_vec_56[1];
    assign dep_chan_data_56_44 = out_chan_dep_data_56;
    assign token_56_44 = token_out_vec_56[1];
    assign dep_chan_vld_56_45 = out_chan_dep_vld_vec_56[2];
    assign dep_chan_data_56_45 = out_chan_dep_data_56;
    assign token_56_45 = token_out_vec_56[2];
    assign dep_chan_vld_56_46 = out_chan_dep_vld_vec_56[3];
    assign dep_chan_data_56_46 = out_chan_dep_data_56;
    assign token_56_46 = token_out_vec_56[3];
    assign dep_chan_vld_56_47 = out_chan_dep_vld_vec_56[4];
    assign dep_chan_data_56_47 = out_chan_dep_data_56;
    assign token_56_47 = token_out_vec_56[4];
    assign dep_chan_vld_56_48 = out_chan_dep_vld_vec_56[5];
    assign dep_chan_data_56_48 = out_chan_dep_data_56;
    assign token_56_48 = token_out_vec_56[5];
    assign dep_chan_vld_56_49 = out_chan_dep_vld_vec_56[6];
    assign dep_chan_data_56_49 = out_chan_dep_data_56;
    assign token_56_49 = token_out_vec_56[6];
    assign dep_chan_vld_56_50 = out_chan_dep_vld_vec_56[7];
    assign dep_chan_data_56_50 = out_chan_dep_data_56;
    assign token_56_50 = token_out_vec_56[7];
    assign dep_chan_vld_56_51 = out_chan_dep_vld_vec_56[8];
    assign dep_chan_data_56_51 = out_chan_dep_data_56;
    assign token_56_51 = token_out_vec_56[8];
    assign dep_chan_vld_56_52 = out_chan_dep_vld_vec_56[9];
    assign dep_chan_data_56_52 = out_chan_dep_data_56;
    assign token_56_52 = token_out_vec_56[9];
    assign dep_chan_vld_56_53 = out_chan_dep_vld_vec_56[10];
    assign dep_chan_data_56_53 = out_chan_dep_data_56;
    assign token_56_53 = token_out_vec_56[10];
    assign dep_chan_vld_56_54 = out_chan_dep_vld_vec_56[11];
    assign dep_chan_data_56_54 = out_chan_dep_data_56;
    assign token_56_54 = token_out_vec_56[11];
    assign dep_chan_vld_56_55 = out_chan_dep_vld_vec_56[12];
    assign dep_chan_data_56_55 = out_chan_dep_data_56;
    assign token_56_55 = token_out_vec_56[12];
    assign dep_chan_vld_56_57 = out_chan_dep_vld_vec_56[13];
    assign dep_chan_data_56_57 = out_chan_dep_data_56;
    assign token_56_57 = token_out_vec_56[13];
    assign dep_chan_vld_56_58 = out_chan_dep_vld_vec_56[14];
    assign dep_chan_data_56_58 = out_chan_dep_data_56;
    assign token_56_58 = token_out_vec_56[14];
    assign dep_chan_vld_56_87 = out_chan_dep_vld_vec_56[15];
    assign dep_chan_data_56_87 = out_chan_dep_data_56;
    assign token_56_87 = token_out_vec_56[15];

    // Process: grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 57, 16, 16) top_hls_deadlock_detect_unit_57 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_57),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_57),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_57),
        .token_in_vec(token_in_vec_57),
        .dl_detect_in(dl_detect_out),
        .origin(origin[57]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_57),
        .out_chan_dep_data(out_chan_dep_data_57),
        .token_out_vec(token_out_vec_57),
        .dl_detect_out(dl_in_vec[57]));

    assign proc_57_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.fifo_B_PE_13_0_x068_blk_n);
    assign proc_57_data_PIPO_blk[0] = 1'b0;
    assign proc_57_start_FIFO_blk[0] = 1'b0;
    assign proc_57_TLF_FIFO_blk[0] = 1'b0;
    assign proc_57_input_sync_blk[0] = 1'b0;
    assign proc_57_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_57[0] = dl_detect_out ? proc_dep_vld_vec_57_reg[0] : (proc_57_data_FIFO_blk[0] | proc_57_data_PIPO_blk[0] | proc_57_start_FIFO_blk[0] | proc_57_TLF_FIFO_blk[0] | proc_57_input_sync_blk[0] | proc_57_output_sync_blk[0]);
    assign proc_57_data_FIFO_blk[1] = 1'b0;
    assign proc_57_data_PIPO_blk[1] = 1'b0;
    assign proc_57_start_FIFO_blk[1] = 1'b0;
    assign proc_57_TLF_FIFO_blk[1] = 1'b0;
    assign proc_57_input_sync_blk[1] = 1'b0;
    assign proc_57_output_sync_blk[1] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[1] = dl_detect_out ? proc_dep_vld_vec_57_reg[1] : (proc_57_data_FIFO_blk[1] | proc_57_data_PIPO_blk[1] | proc_57_start_FIFO_blk[1] | proc_57_TLF_FIFO_blk[1] | proc_57_input_sync_blk[1] | proc_57_output_sync_blk[1]);
    assign proc_57_data_FIFO_blk[2] = 1'b0;
    assign proc_57_data_PIPO_blk[2] = 1'b0;
    assign proc_57_start_FIFO_blk[2] = 1'b0;
    assign proc_57_TLF_FIFO_blk[2] = 1'b0;
    assign proc_57_input_sync_blk[2] = 1'b0;
    assign proc_57_output_sync_blk[2] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[2] = dl_detect_out ? proc_dep_vld_vec_57_reg[2] : (proc_57_data_FIFO_blk[2] | proc_57_data_PIPO_blk[2] | proc_57_start_FIFO_blk[2] | proc_57_TLF_FIFO_blk[2] | proc_57_input_sync_blk[2] | proc_57_output_sync_blk[2]);
    assign proc_57_data_FIFO_blk[3] = 1'b0;
    assign proc_57_data_PIPO_blk[3] = 1'b0;
    assign proc_57_start_FIFO_blk[3] = 1'b0;
    assign proc_57_TLF_FIFO_blk[3] = 1'b0;
    assign proc_57_input_sync_blk[3] = 1'b0;
    assign proc_57_output_sync_blk[3] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[3] = dl_detect_out ? proc_dep_vld_vec_57_reg[3] : (proc_57_data_FIFO_blk[3] | proc_57_data_PIPO_blk[3] | proc_57_start_FIFO_blk[3] | proc_57_TLF_FIFO_blk[3] | proc_57_input_sync_blk[3] | proc_57_output_sync_blk[3]);
    assign proc_57_data_FIFO_blk[4] = 1'b0;
    assign proc_57_data_PIPO_blk[4] = 1'b0;
    assign proc_57_start_FIFO_blk[4] = 1'b0;
    assign proc_57_TLF_FIFO_blk[4] = 1'b0;
    assign proc_57_input_sync_blk[4] = 1'b0;
    assign proc_57_output_sync_blk[4] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[4] = dl_detect_out ? proc_dep_vld_vec_57_reg[4] : (proc_57_data_FIFO_blk[4] | proc_57_data_PIPO_blk[4] | proc_57_start_FIFO_blk[4] | proc_57_TLF_FIFO_blk[4] | proc_57_input_sync_blk[4] | proc_57_output_sync_blk[4]);
    assign proc_57_data_FIFO_blk[5] = 1'b0;
    assign proc_57_data_PIPO_blk[5] = 1'b0;
    assign proc_57_start_FIFO_blk[5] = 1'b0;
    assign proc_57_TLF_FIFO_blk[5] = 1'b0;
    assign proc_57_input_sync_blk[5] = 1'b0;
    assign proc_57_output_sync_blk[5] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[5] = dl_detect_out ? proc_dep_vld_vec_57_reg[5] : (proc_57_data_FIFO_blk[5] | proc_57_data_PIPO_blk[5] | proc_57_start_FIFO_blk[5] | proc_57_TLF_FIFO_blk[5] | proc_57_input_sync_blk[5] | proc_57_output_sync_blk[5]);
    assign proc_57_data_FIFO_blk[6] = 1'b0;
    assign proc_57_data_PIPO_blk[6] = 1'b0;
    assign proc_57_start_FIFO_blk[6] = 1'b0;
    assign proc_57_TLF_FIFO_blk[6] = 1'b0;
    assign proc_57_input_sync_blk[6] = 1'b0;
    assign proc_57_output_sync_blk[6] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[6] = dl_detect_out ? proc_dep_vld_vec_57_reg[6] : (proc_57_data_FIFO_blk[6] | proc_57_data_PIPO_blk[6] | proc_57_start_FIFO_blk[6] | proc_57_TLF_FIFO_blk[6] | proc_57_input_sync_blk[6] | proc_57_output_sync_blk[6]);
    assign proc_57_data_FIFO_blk[7] = 1'b0;
    assign proc_57_data_PIPO_blk[7] = 1'b0;
    assign proc_57_start_FIFO_blk[7] = 1'b0;
    assign proc_57_TLF_FIFO_blk[7] = 1'b0;
    assign proc_57_input_sync_blk[7] = 1'b0;
    assign proc_57_output_sync_blk[7] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[7] = dl_detect_out ? proc_dep_vld_vec_57_reg[7] : (proc_57_data_FIFO_blk[7] | proc_57_data_PIPO_blk[7] | proc_57_start_FIFO_blk[7] | proc_57_TLF_FIFO_blk[7] | proc_57_input_sync_blk[7] | proc_57_output_sync_blk[7]);
    assign proc_57_data_FIFO_blk[8] = 1'b0;
    assign proc_57_data_PIPO_blk[8] = 1'b0;
    assign proc_57_start_FIFO_blk[8] = 1'b0;
    assign proc_57_TLF_FIFO_blk[8] = 1'b0;
    assign proc_57_input_sync_blk[8] = 1'b0;
    assign proc_57_output_sync_blk[8] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[8] = dl_detect_out ? proc_dep_vld_vec_57_reg[8] : (proc_57_data_FIFO_blk[8] | proc_57_data_PIPO_blk[8] | proc_57_start_FIFO_blk[8] | proc_57_TLF_FIFO_blk[8] | proc_57_input_sync_blk[8] | proc_57_output_sync_blk[8]);
    assign proc_57_data_FIFO_blk[9] = 1'b0;
    assign proc_57_data_PIPO_blk[9] = 1'b0;
    assign proc_57_start_FIFO_blk[9] = 1'b0;
    assign proc_57_TLF_FIFO_blk[9] = 1'b0;
    assign proc_57_input_sync_blk[9] = 1'b0;
    assign proc_57_output_sync_blk[9] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[9] = dl_detect_out ? proc_dep_vld_vec_57_reg[9] : (proc_57_data_FIFO_blk[9] | proc_57_data_PIPO_blk[9] | proc_57_start_FIFO_blk[9] | proc_57_TLF_FIFO_blk[9] | proc_57_input_sync_blk[9] | proc_57_output_sync_blk[9]);
    assign proc_57_data_FIFO_blk[10] = 1'b0;
    assign proc_57_data_PIPO_blk[10] = 1'b0;
    assign proc_57_start_FIFO_blk[10] = 1'b0;
    assign proc_57_TLF_FIFO_blk[10] = 1'b0;
    assign proc_57_input_sync_blk[10] = 1'b0;
    assign proc_57_output_sync_blk[10] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[10] = dl_detect_out ? proc_dep_vld_vec_57_reg[10] : (proc_57_data_FIFO_blk[10] | proc_57_data_PIPO_blk[10] | proc_57_start_FIFO_blk[10] | proc_57_TLF_FIFO_blk[10] | proc_57_input_sync_blk[10] | proc_57_output_sync_blk[10]);
    assign proc_57_data_FIFO_blk[11] = 1'b0;
    assign proc_57_data_PIPO_blk[11] = 1'b0;
    assign proc_57_start_FIFO_blk[11] = 1'b0;
    assign proc_57_TLF_FIFO_blk[11] = 1'b0;
    assign proc_57_input_sync_blk[11] = 1'b0;
    assign proc_57_output_sync_blk[11] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[11] = dl_detect_out ? proc_dep_vld_vec_57_reg[11] : (proc_57_data_FIFO_blk[11] | proc_57_data_PIPO_blk[11] | proc_57_start_FIFO_blk[11] | proc_57_TLF_FIFO_blk[11] | proc_57_input_sync_blk[11] | proc_57_output_sync_blk[11]);
    assign proc_57_data_FIFO_blk[12] = 1'b0;
    assign proc_57_data_PIPO_blk[12] = 1'b0;
    assign proc_57_start_FIFO_blk[12] = 1'b0;
    assign proc_57_TLF_FIFO_blk[12] = 1'b0;
    assign proc_57_input_sync_blk[12] = 1'b0;
    assign proc_57_output_sync_blk[12] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[12] = dl_detect_out ? proc_dep_vld_vec_57_reg[12] : (proc_57_data_FIFO_blk[12] | proc_57_data_PIPO_blk[12] | proc_57_start_FIFO_blk[12] | proc_57_TLF_FIFO_blk[12] | proc_57_input_sync_blk[12] | proc_57_output_sync_blk[12]);
    assign proc_57_data_FIFO_blk[13] = 1'b0;
    assign proc_57_data_PIPO_blk[13] = 1'b0;
    assign proc_57_start_FIFO_blk[13] = 1'b0;
    assign proc_57_TLF_FIFO_blk[13] = 1'b0;
    assign proc_57_input_sync_blk[13] = 1'b0;
    assign proc_57_output_sync_blk[13] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[13] = dl_detect_out ? proc_dep_vld_vec_57_reg[13] : (proc_57_data_FIFO_blk[13] | proc_57_data_PIPO_blk[13] | proc_57_start_FIFO_blk[13] | proc_57_TLF_FIFO_blk[13] | proc_57_input_sync_blk[13] | proc_57_output_sync_blk[13]);
    assign proc_57_data_FIFO_blk[14] = 1'b0;
    assign proc_57_data_PIPO_blk[14] = 1'b0;
    assign proc_57_start_FIFO_blk[14] = 1'b0;
    assign proc_57_TLF_FIFO_blk[14] = 1'b0;
    assign proc_57_input_sync_blk[14] = 1'b0;
    assign proc_57_output_sync_blk[14] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[14] = dl_detect_out ? proc_dep_vld_vec_57_reg[14] : (proc_57_data_FIFO_blk[14] | proc_57_data_PIPO_blk[14] | proc_57_start_FIFO_blk[14] | proc_57_TLF_FIFO_blk[14] | proc_57_input_sync_blk[14] | proc_57_output_sync_blk[14]);
    assign proc_57_data_FIFO_blk[15] = 1'b0;
    assign proc_57_data_PIPO_blk[15] = 1'b0;
    assign proc_57_start_FIFO_blk[15] = 1'b0;
    assign proc_57_TLF_FIFO_blk[15] = 1'b0;
    assign proc_57_input_sync_blk[15] = 1'b0;
    assign proc_57_output_sync_blk[15] = 1'b0 | (ap_done_reg_13 & grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_57[15] = dl_detect_out ? proc_dep_vld_vec_57_reg[15] : (proc_57_data_FIFO_blk[15] | proc_57_data_PIPO_blk[15] | proc_57_start_FIFO_blk[15] | proc_57_TLF_FIFO_blk[15] | proc_57_input_sync_blk[15] | proc_57_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_57_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_57_reg <= proc_dep_vld_vec_57;
        end
    end
    assign in_chan_dep_vld_vec_57[0] = dep_chan_vld_42_57;
    assign in_chan_dep_data_vec_57[263 : 0] = dep_chan_data_42_57;
    assign token_in_vec_57[0] = token_42_57;
    assign in_chan_dep_vld_vec_57[1] = dep_chan_vld_44_57;
    assign in_chan_dep_data_vec_57[527 : 264] = dep_chan_data_44_57;
    assign token_in_vec_57[1] = token_44_57;
    assign in_chan_dep_vld_vec_57[2] = dep_chan_vld_45_57;
    assign in_chan_dep_data_vec_57[791 : 528] = dep_chan_data_45_57;
    assign token_in_vec_57[2] = token_45_57;
    assign in_chan_dep_vld_vec_57[3] = dep_chan_vld_46_57;
    assign in_chan_dep_data_vec_57[1055 : 792] = dep_chan_data_46_57;
    assign token_in_vec_57[3] = token_46_57;
    assign in_chan_dep_vld_vec_57[4] = dep_chan_vld_47_57;
    assign in_chan_dep_data_vec_57[1319 : 1056] = dep_chan_data_47_57;
    assign token_in_vec_57[4] = token_47_57;
    assign in_chan_dep_vld_vec_57[5] = dep_chan_vld_48_57;
    assign in_chan_dep_data_vec_57[1583 : 1320] = dep_chan_data_48_57;
    assign token_in_vec_57[5] = token_48_57;
    assign in_chan_dep_vld_vec_57[6] = dep_chan_vld_49_57;
    assign in_chan_dep_data_vec_57[1847 : 1584] = dep_chan_data_49_57;
    assign token_in_vec_57[6] = token_49_57;
    assign in_chan_dep_vld_vec_57[7] = dep_chan_vld_50_57;
    assign in_chan_dep_data_vec_57[2111 : 1848] = dep_chan_data_50_57;
    assign token_in_vec_57[7] = token_50_57;
    assign in_chan_dep_vld_vec_57[8] = dep_chan_vld_51_57;
    assign in_chan_dep_data_vec_57[2375 : 2112] = dep_chan_data_51_57;
    assign token_in_vec_57[8] = token_51_57;
    assign in_chan_dep_vld_vec_57[9] = dep_chan_vld_52_57;
    assign in_chan_dep_data_vec_57[2639 : 2376] = dep_chan_data_52_57;
    assign token_in_vec_57[9] = token_52_57;
    assign in_chan_dep_vld_vec_57[10] = dep_chan_vld_53_57;
    assign in_chan_dep_data_vec_57[2903 : 2640] = dep_chan_data_53_57;
    assign token_in_vec_57[10] = token_53_57;
    assign in_chan_dep_vld_vec_57[11] = dep_chan_vld_54_57;
    assign in_chan_dep_data_vec_57[3167 : 2904] = dep_chan_data_54_57;
    assign token_in_vec_57[11] = token_54_57;
    assign in_chan_dep_vld_vec_57[12] = dep_chan_vld_55_57;
    assign in_chan_dep_data_vec_57[3431 : 3168] = dep_chan_data_55_57;
    assign token_in_vec_57[12] = token_55_57;
    assign in_chan_dep_vld_vec_57[13] = dep_chan_vld_56_57;
    assign in_chan_dep_data_vec_57[3695 : 3432] = dep_chan_data_56_57;
    assign token_in_vec_57[13] = token_56_57;
    assign in_chan_dep_vld_vec_57[14] = dep_chan_vld_58_57;
    assign in_chan_dep_data_vec_57[3959 : 3696] = dep_chan_data_58_57;
    assign token_in_vec_57[14] = token_58_57;
    assign in_chan_dep_vld_vec_57[15] = dep_chan_vld_87_57;
    assign in_chan_dep_data_vec_57[4223 : 3960] = dep_chan_data_87_57;
    assign token_in_vec_57[15] = token_87_57;
    assign dep_chan_vld_57_42 = out_chan_dep_vld_vec_57[0];
    assign dep_chan_data_57_42 = out_chan_dep_data_57;
    assign token_57_42 = token_out_vec_57[0];
    assign dep_chan_vld_57_44 = out_chan_dep_vld_vec_57[1];
    assign dep_chan_data_57_44 = out_chan_dep_data_57;
    assign token_57_44 = token_out_vec_57[1];
    assign dep_chan_vld_57_45 = out_chan_dep_vld_vec_57[2];
    assign dep_chan_data_57_45 = out_chan_dep_data_57;
    assign token_57_45 = token_out_vec_57[2];
    assign dep_chan_vld_57_46 = out_chan_dep_vld_vec_57[3];
    assign dep_chan_data_57_46 = out_chan_dep_data_57;
    assign token_57_46 = token_out_vec_57[3];
    assign dep_chan_vld_57_47 = out_chan_dep_vld_vec_57[4];
    assign dep_chan_data_57_47 = out_chan_dep_data_57;
    assign token_57_47 = token_out_vec_57[4];
    assign dep_chan_vld_57_48 = out_chan_dep_vld_vec_57[5];
    assign dep_chan_data_57_48 = out_chan_dep_data_57;
    assign token_57_48 = token_out_vec_57[5];
    assign dep_chan_vld_57_49 = out_chan_dep_vld_vec_57[6];
    assign dep_chan_data_57_49 = out_chan_dep_data_57;
    assign token_57_49 = token_out_vec_57[6];
    assign dep_chan_vld_57_50 = out_chan_dep_vld_vec_57[7];
    assign dep_chan_data_57_50 = out_chan_dep_data_57;
    assign token_57_50 = token_out_vec_57[7];
    assign dep_chan_vld_57_51 = out_chan_dep_vld_vec_57[8];
    assign dep_chan_data_57_51 = out_chan_dep_data_57;
    assign token_57_51 = token_out_vec_57[8];
    assign dep_chan_vld_57_52 = out_chan_dep_vld_vec_57[9];
    assign dep_chan_data_57_52 = out_chan_dep_data_57;
    assign token_57_52 = token_out_vec_57[9];
    assign dep_chan_vld_57_53 = out_chan_dep_vld_vec_57[10];
    assign dep_chan_data_57_53 = out_chan_dep_data_57;
    assign token_57_53 = token_out_vec_57[10];
    assign dep_chan_vld_57_54 = out_chan_dep_vld_vec_57[11];
    assign dep_chan_data_57_54 = out_chan_dep_data_57;
    assign token_57_54 = token_out_vec_57[11];
    assign dep_chan_vld_57_55 = out_chan_dep_vld_vec_57[12];
    assign dep_chan_data_57_55 = out_chan_dep_data_57;
    assign token_57_55 = token_out_vec_57[12];
    assign dep_chan_vld_57_56 = out_chan_dep_vld_vec_57[13];
    assign dep_chan_data_57_56 = out_chan_dep_data_57;
    assign token_57_56 = token_out_vec_57[13];
    assign dep_chan_vld_57_58 = out_chan_dep_vld_vec_57[14];
    assign dep_chan_data_57_58 = out_chan_dep_data_57;
    assign token_57_58 = token_out_vec_57[14];
    assign dep_chan_vld_57_87 = out_chan_dep_vld_vec_57[15];
    assign dep_chan_data_57_87 = out_chan_dep_data_57;
    assign token_57_87 = token_out_vec_57[15];

    // Process: grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 58, 16, 16) top_hls_deadlock_detect_unit_58 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_58),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_58),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_58),
        .token_in_vec(token_in_vec_58),
        .dl_detect_in(dl_detect_out),
        .origin(origin[58]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_58),
        .out_chan_dep_data(out_chan_dep_data_58),
        .token_out_vec(token_out_vec_58),
        .dl_detect_out(dl_in_vec[58]));

    assign proc_58_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.fifo_B_PE_13_1_x082_blk_n);
    assign proc_58_data_PIPO_blk[0] = 1'b0;
    assign proc_58_start_FIFO_blk[0] = 1'b0;
    assign proc_58_TLF_FIFO_blk[0] = 1'b0;
    assign proc_58_input_sync_blk[0] = 1'b0;
    assign proc_58_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_58[0] = dl_detect_out ? proc_dep_vld_vec_58_reg[0] : (proc_58_data_FIFO_blk[0] | proc_58_data_PIPO_blk[0] | proc_58_start_FIFO_blk[0] | proc_58_TLF_FIFO_blk[0] | proc_58_input_sync_blk[0] | proc_58_output_sync_blk[0]);
    assign proc_58_data_FIFO_blk[1] = 1'b0;
    assign proc_58_data_PIPO_blk[1] = 1'b0;
    assign proc_58_start_FIFO_blk[1] = 1'b0;
    assign proc_58_TLF_FIFO_blk[1] = 1'b0;
    assign proc_58_input_sync_blk[1] = 1'b0;
    assign proc_58_output_sync_blk[1] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[1] = dl_detect_out ? proc_dep_vld_vec_58_reg[1] : (proc_58_data_FIFO_blk[1] | proc_58_data_PIPO_blk[1] | proc_58_start_FIFO_blk[1] | proc_58_TLF_FIFO_blk[1] | proc_58_input_sync_blk[1] | proc_58_output_sync_blk[1]);
    assign proc_58_data_FIFO_blk[2] = 1'b0;
    assign proc_58_data_PIPO_blk[2] = 1'b0;
    assign proc_58_start_FIFO_blk[2] = 1'b0;
    assign proc_58_TLF_FIFO_blk[2] = 1'b0;
    assign proc_58_input_sync_blk[2] = 1'b0;
    assign proc_58_output_sync_blk[2] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[2] = dl_detect_out ? proc_dep_vld_vec_58_reg[2] : (proc_58_data_FIFO_blk[2] | proc_58_data_PIPO_blk[2] | proc_58_start_FIFO_blk[2] | proc_58_TLF_FIFO_blk[2] | proc_58_input_sync_blk[2] | proc_58_output_sync_blk[2]);
    assign proc_58_data_FIFO_blk[3] = 1'b0;
    assign proc_58_data_PIPO_blk[3] = 1'b0;
    assign proc_58_start_FIFO_blk[3] = 1'b0;
    assign proc_58_TLF_FIFO_blk[3] = 1'b0;
    assign proc_58_input_sync_blk[3] = 1'b0;
    assign proc_58_output_sync_blk[3] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[3] = dl_detect_out ? proc_dep_vld_vec_58_reg[3] : (proc_58_data_FIFO_blk[3] | proc_58_data_PIPO_blk[3] | proc_58_start_FIFO_blk[3] | proc_58_TLF_FIFO_blk[3] | proc_58_input_sync_blk[3] | proc_58_output_sync_blk[3]);
    assign proc_58_data_FIFO_blk[4] = 1'b0;
    assign proc_58_data_PIPO_blk[4] = 1'b0;
    assign proc_58_start_FIFO_blk[4] = 1'b0;
    assign proc_58_TLF_FIFO_blk[4] = 1'b0;
    assign proc_58_input_sync_blk[4] = 1'b0;
    assign proc_58_output_sync_blk[4] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[4] = dl_detect_out ? proc_dep_vld_vec_58_reg[4] : (proc_58_data_FIFO_blk[4] | proc_58_data_PIPO_blk[4] | proc_58_start_FIFO_blk[4] | proc_58_TLF_FIFO_blk[4] | proc_58_input_sync_blk[4] | proc_58_output_sync_blk[4]);
    assign proc_58_data_FIFO_blk[5] = 1'b0;
    assign proc_58_data_PIPO_blk[5] = 1'b0;
    assign proc_58_start_FIFO_blk[5] = 1'b0;
    assign proc_58_TLF_FIFO_blk[5] = 1'b0;
    assign proc_58_input_sync_blk[5] = 1'b0;
    assign proc_58_output_sync_blk[5] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[5] = dl_detect_out ? proc_dep_vld_vec_58_reg[5] : (proc_58_data_FIFO_blk[5] | proc_58_data_PIPO_blk[5] | proc_58_start_FIFO_blk[5] | proc_58_TLF_FIFO_blk[5] | proc_58_input_sync_blk[5] | proc_58_output_sync_blk[5]);
    assign proc_58_data_FIFO_blk[6] = 1'b0;
    assign proc_58_data_PIPO_blk[6] = 1'b0;
    assign proc_58_start_FIFO_blk[6] = 1'b0;
    assign proc_58_TLF_FIFO_blk[6] = 1'b0;
    assign proc_58_input_sync_blk[6] = 1'b0;
    assign proc_58_output_sync_blk[6] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[6] = dl_detect_out ? proc_dep_vld_vec_58_reg[6] : (proc_58_data_FIFO_blk[6] | proc_58_data_PIPO_blk[6] | proc_58_start_FIFO_blk[6] | proc_58_TLF_FIFO_blk[6] | proc_58_input_sync_blk[6] | proc_58_output_sync_blk[6]);
    assign proc_58_data_FIFO_blk[7] = 1'b0;
    assign proc_58_data_PIPO_blk[7] = 1'b0;
    assign proc_58_start_FIFO_blk[7] = 1'b0;
    assign proc_58_TLF_FIFO_blk[7] = 1'b0;
    assign proc_58_input_sync_blk[7] = 1'b0;
    assign proc_58_output_sync_blk[7] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[7] = dl_detect_out ? proc_dep_vld_vec_58_reg[7] : (proc_58_data_FIFO_blk[7] | proc_58_data_PIPO_blk[7] | proc_58_start_FIFO_blk[7] | proc_58_TLF_FIFO_blk[7] | proc_58_input_sync_blk[7] | proc_58_output_sync_blk[7]);
    assign proc_58_data_FIFO_blk[8] = 1'b0;
    assign proc_58_data_PIPO_blk[8] = 1'b0;
    assign proc_58_start_FIFO_blk[8] = 1'b0;
    assign proc_58_TLF_FIFO_blk[8] = 1'b0;
    assign proc_58_input_sync_blk[8] = 1'b0;
    assign proc_58_output_sync_blk[8] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[8] = dl_detect_out ? proc_dep_vld_vec_58_reg[8] : (proc_58_data_FIFO_blk[8] | proc_58_data_PIPO_blk[8] | proc_58_start_FIFO_blk[8] | proc_58_TLF_FIFO_blk[8] | proc_58_input_sync_blk[8] | proc_58_output_sync_blk[8]);
    assign proc_58_data_FIFO_blk[9] = 1'b0;
    assign proc_58_data_PIPO_blk[9] = 1'b0;
    assign proc_58_start_FIFO_blk[9] = 1'b0;
    assign proc_58_TLF_FIFO_blk[9] = 1'b0;
    assign proc_58_input_sync_blk[9] = 1'b0;
    assign proc_58_output_sync_blk[9] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[9] = dl_detect_out ? proc_dep_vld_vec_58_reg[9] : (proc_58_data_FIFO_blk[9] | proc_58_data_PIPO_blk[9] | proc_58_start_FIFO_blk[9] | proc_58_TLF_FIFO_blk[9] | proc_58_input_sync_blk[9] | proc_58_output_sync_blk[9]);
    assign proc_58_data_FIFO_blk[10] = 1'b0;
    assign proc_58_data_PIPO_blk[10] = 1'b0;
    assign proc_58_start_FIFO_blk[10] = 1'b0;
    assign proc_58_TLF_FIFO_blk[10] = 1'b0;
    assign proc_58_input_sync_blk[10] = 1'b0;
    assign proc_58_output_sync_blk[10] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[10] = dl_detect_out ? proc_dep_vld_vec_58_reg[10] : (proc_58_data_FIFO_blk[10] | proc_58_data_PIPO_blk[10] | proc_58_start_FIFO_blk[10] | proc_58_TLF_FIFO_blk[10] | proc_58_input_sync_blk[10] | proc_58_output_sync_blk[10]);
    assign proc_58_data_FIFO_blk[11] = 1'b0;
    assign proc_58_data_PIPO_blk[11] = 1'b0;
    assign proc_58_start_FIFO_blk[11] = 1'b0;
    assign proc_58_TLF_FIFO_blk[11] = 1'b0;
    assign proc_58_input_sync_blk[11] = 1'b0;
    assign proc_58_output_sync_blk[11] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[11] = dl_detect_out ? proc_dep_vld_vec_58_reg[11] : (proc_58_data_FIFO_blk[11] | proc_58_data_PIPO_blk[11] | proc_58_start_FIFO_blk[11] | proc_58_TLF_FIFO_blk[11] | proc_58_input_sync_blk[11] | proc_58_output_sync_blk[11]);
    assign proc_58_data_FIFO_blk[12] = 1'b0;
    assign proc_58_data_PIPO_blk[12] = 1'b0;
    assign proc_58_start_FIFO_blk[12] = 1'b0;
    assign proc_58_TLF_FIFO_blk[12] = 1'b0;
    assign proc_58_input_sync_blk[12] = 1'b0;
    assign proc_58_output_sync_blk[12] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[12] = dl_detect_out ? proc_dep_vld_vec_58_reg[12] : (proc_58_data_FIFO_blk[12] | proc_58_data_PIPO_blk[12] | proc_58_start_FIFO_blk[12] | proc_58_TLF_FIFO_blk[12] | proc_58_input_sync_blk[12] | proc_58_output_sync_blk[12]);
    assign proc_58_data_FIFO_blk[13] = 1'b0;
    assign proc_58_data_PIPO_blk[13] = 1'b0;
    assign proc_58_start_FIFO_blk[13] = 1'b0;
    assign proc_58_TLF_FIFO_blk[13] = 1'b0;
    assign proc_58_input_sync_blk[13] = 1'b0;
    assign proc_58_output_sync_blk[13] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[13] = dl_detect_out ? proc_dep_vld_vec_58_reg[13] : (proc_58_data_FIFO_blk[13] | proc_58_data_PIPO_blk[13] | proc_58_start_FIFO_blk[13] | proc_58_TLF_FIFO_blk[13] | proc_58_input_sync_blk[13] | proc_58_output_sync_blk[13]);
    assign proc_58_data_FIFO_blk[14] = 1'b0;
    assign proc_58_data_PIPO_blk[14] = 1'b0;
    assign proc_58_start_FIFO_blk[14] = 1'b0;
    assign proc_58_TLF_FIFO_blk[14] = 1'b0;
    assign proc_58_input_sync_blk[14] = 1'b0;
    assign proc_58_output_sync_blk[14] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[14] = dl_detect_out ? proc_dep_vld_vec_58_reg[14] : (proc_58_data_FIFO_blk[14] | proc_58_data_PIPO_blk[14] | proc_58_start_FIFO_blk[14] | proc_58_TLF_FIFO_blk[14] | proc_58_input_sync_blk[14] | proc_58_output_sync_blk[14]);
    assign proc_58_data_FIFO_blk[15] = 1'b0;
    assign proc_58_data_PIPO_blk[15] = 1'b0;
    assign proc_58_start_FIFO_blk[15] = 1'b0;
    assign proc_58_TLF_FIFO_blk[15] = 1'b0;
    assign proc_58_input_sync_blk[15] = 1'b0;
    assign proc_58_output_sync_blk[15] = 1'b0 | (ap_done_reg_14 & grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done);
    assign proc_dep_vld_vec_58[15] = dl_detect_out ? proc_dep_vld_vec_58_reg[15] : (proc_58_data_FIFO_blk[15] | proc_58_data_PIPO_blk[15] | proc_58_start_FIFO_blk[15] | proc_58_TLF_FIFO_blk[15] | proc_58_input_sync_blk[15] | proc_58_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_58_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_58_reg <= proc_dep_vld_vec_58;
        end
    end
    assign in_chan_dep_vld_vec_58[0] = dep_chan_vld_43_58;
    assign in_chan_dep_data_vec_58[263 : 0] = dep_chan_data_43_58;
    assign token_in_vec_58[0] = token_43_58;
    assign in_chan_dep_vld_vec_58[1] = dep_chan_vld_44_58;
    assign in_chan_dep_data_vec_58[527 : 264] = dep_chan_data_44_58;
    assign token_in_vec_58[1] = token_44_58;
    assign in_chan_dep_vld_vec_58[2] = dep_chan_vld_45_58;
    assign in_chan_dep_data_vec_58[791 : 528] = dep_chan_data_45_58;
    assign token_in_vec_58[2] = token_45_58;
    assign in_chan_dep_vld_vec_58[3] = dep_chan_vld_46_58;
    assign in_chan_dep_data_vec_58[1055 : 792] = dep_chan_data_46_58;
    assign token_in_vec_58[3] = token_46_58;
    assign in_chan_dep_vld_vec_58[4] = dep_chan_vld_47_58;
    assign in_chan_dep_data_vec_58[1319 : 1056] = dep_chan_data_47_58;
    assign token_in_vec_58[4] = token_47_58;
    assign in_chan_dep_vld_vec_58[5] = dep_chan_vld_48_58;
    assign in_chan_dep_data_vec_58[1583 : 1320] = dep_chan_data_48_58;
    assign token_in_vec_58[5] = token_48_58;
    assign in_chan_dep_vld_vec_58[6] = dep_chan_vld_49_58;
    assign in_chan_dep_data_vec_58[1847 : 1584] = dep_chan_data_49_58;
    assign token_in_vec_58[6] = token_49_58;
    assign in_chan_dep_vld_vec_58[7] = dep_chan_vld_50_58;
    assign in_chan_dep_data_vec_58[2111 : 1848] = dep_chan_data_50_58;
    assign token_in_vec_58[7] = token_50_58;
    assign in_chan_dep_vld_vec_58[8] = dep_chan_vld_51_58;
    assign in_chan_dep_data_vec_58[2375 : 2112] = dep_chan_data_51_58;
    assign token_in_vec_58[8] = token_51_58;
    assign in_chan_dep_vld_vec_58[9] = dep_chan_vld_52_58;
    assign in_chan_dep_data_vec_58[2639 : 2376] = dep_chan_data_52_58;
    assign token_in_vec_58[9] = token_52_58;
    assign in_chan_dep_vld_vec_58[10] = dep_chan_vld_53_58;
    assign in_chan_dep_data_vec_58[2903 : 2640] = dep_chan_data_53_58;
    assign token_in_vec_58[10] = token_53_58;
    assign in_chan_dep_vld_vec_58[11] = dep_chan_vld_54_58;
    assign in_chan_dep_data_vec_58[3167 : 2904] = dep_chan_data_54_58;
    assign token_in_vec_58[11] = token_54_58;
    assign in_chan_dep_vld_vec_58[12] = dep_chan_vld_55_58;
    assign in_chan_dep_data_vec_58[3431 : 3168] = dep_chan_data_55_58;
    assign token_in_vec_58[12] = token_55_58;
    assign in_chan_dep_vld_vec_58[13] = dep_chan_vld_56_58;
    assign in_chan_dep_data_vec_58[3695 : 3432] = dep_chan_data_56_58;
    assign token_in_vec_58[13] = token_56_58;
    assign in_chan_dep_vld_vec_58[14] = dep_chan_vld_57_58;
    assign in_chan_dep_data_vec_58[3959 : 3696] = dep_chan_data_57_58;
    assign token_in_vec_58[14] = token_57_58;
    assign in_chan_dep_vld_vec_58[15] = dep_chan_vld_87_58;
    assign in_chan_dep_data_vec_58[4223 : 3960] = dep_chan_data_87_58;
    assign token_in_vec_58[15] = token_87_58;
    assign dep_chan_vld_58_43 = out_chan_dep_vld_vec_58[0];
    assign dep_chan_data_58_43 = out_chan_dep_data_58;
    assign token_58_43 = token_out_vec_58[0];
    assign dep_chan_vld_58_44 = out_chan_dep_vld_vec_58[1];
    assign dep_chan_data_58_44 = out_chan_dep_data_58;
    assign token_58_44 = token_out_vec_58[1];
    assign dep_chan_vld_58_45 = out_chan_dep_vld_vec_58[2];
    assign dep_chan_data_58_45 = out_chan_dep_data_58;
    assign token_58_45 = token_out_vec_58[2];
    assign dep_chan_vld_58_46 = out_chan_dep_vld_vec_58[3];
    assign dep_chan_data_58_46 = out_chan_dep_data_58;
    assign token_58_46 = token_out_vec_58[3];
    assign dep_chan_vld_58_47 = out_chan_dep_vld_vec_58[4];
    assign dep_chan_data_58_47 = out_chan_dep_data_58;
    assign token_58_47 = token_out_vec_58[4];
    assign dep_chan_vld_58_48 = out_chan_dep_vld_vec_58[5];
    assign dep_chan_data_58_48 = out_chan_dep_data_58;
    assign token_58_48 = token_out_vec_58[5];
    assign dep_chan_vld_58_49 = out_chan_dep_vld_vec_58[6];
    assign dep_chan_data_58_49 = out_chan_dep_data_58;
    assign token_58_49 = token_out_vec_58[6];
    assign dep_chan_vld_58_50 = out_chan_dep_vld_vec_58[7];
    assign dep_chan_data_58_50 = out_chan_dep_data_58;
    assign token_58_50 = token_out_vec_58[7];
    assign dep_chan_vld_58_51 = out_chan_dep_vld_vec_58[8];
    assign dep_chan_data_58_51 = out_chan_dep_data_58;
    assign token_58_51 = token_out_vec_58[8];
    assign dep_chan_vld_58_52 = out_chan_dep_vld_vec_58[9];
    assign dep_chan_data_58_52 = out_chan_dep_data_58;
    assign token_58_52 = token_out_vec_58[9];
    assign dep_chan_vld_58_53 = out_chan_dep_vld_vec_58[10];
    assign dep_chan_data_58_53 = out_chan_dep_data_58;
    assign token_58_53 = token_out_vec_58[10];
    assign dep_chan_vld_58_54 = out_chan_dep_vld_vec_58[11];
    assign dep_chan_data_58_54 = out_chan_dep_data_58;
    assign token_58_54 = token_out_vec_58[11];
    assign dep_chan_vld_58_55 = out_chan_dep_vld_vec_58[12];
    assign dep_chan_data_58_55 = out_chan_dep_data_58;
    assign token_58_55 = token_out_vec_58[12];
    assign dep_chan_vld_58_56 = out_chan_dep_vld_vec_58[13];
    assign dep_chan_data_58_56 = out_chan_dep_data_58;
    assign token_58_56 = token_out_vec_58[13];
    assign dep_chan_vld_58_57 = out_chan_dep_vld_vec_58[14];
    assign dep_chan_data_58_57 = out_chan_dep_data_58;
    assign token_58_57 = token_out_vec_58[14];
    assign dep_chan_vld_58_87 = out_chan_dep_vld_vec_58[15];
    assign dep_chan_data_58_87 = out_chan_dep_data_58;
    assign token_58_87 = token_out_vec_58[15];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 59, 2, 2) top_hls_deadlock_detect_unit_59 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_59),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_59),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_59),
        .token_in_vec(token_in_vec_59),
        .dl_detect_in(dl_detect_out),
        .origin(origin[59]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_59),
        .out_chan_dep_data(out_chan_dep_data_59),
        .token_out_vec(token_out_vec_59),
        .dl_detect_out(dl_in_vec[59]));

    assign proc_59_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_blk_n);
    assign proc_59_data_PIPO_blk[0] = 1'b0;
    assign proc_59_start_FIFO_blk[0] = 1'b0;
    assign proc_59_TLF_FIFO_blk[0] = 1'b0;
    assign proc_59_input_sync_blk[0] = 1'b0;
    assign proc_59_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_59[0] = dl_detect_out ? proc_dep_vld_vec_59_reg[0] : (proc_59_data_FIFO_blk[0] | proc_59_data_PIPO_blk[0] | proc_59_start_FIFO_blk[0] | proc_59_TLF_FIFO_blk[0] | proc_59_input_sync_blk[0] | proc_59_output_sync_blk[0]);
    assign proc_59_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_0_x0_U0.fifo_C_drain_PE_12_0_x095_blk_n);
    assign proc_59_data_PIPO_blk[1] = 1'b0;
    assign proc_59_start_FIFO_blk[1] = 1'b0;
    assign proc_59_TLF_FIFO_blk[1] = 1'b0;
    assign proc_59_input_sync_blk[1] = 1'b0;
    assign proc_59_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_59[1] = dl_detect_out ? proc_dep_vld_vec_59_reg[1] : (proc_59_data_FIFO_blk[1] | proc_59_data_PIPO_blk[1] | proc_59_start_FIFO_blk[1] | proc_59_TLF_FIFO_blk[1] | proc_59_input_sync_blk[1] | proc_59_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_59_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_59_reg <= proc_dep_vld_vec_59;
        end
    end
    assign in_chan_dep_vld_vec_59[0] = dep_chan_vld_42_59;
    assign in_chan_dep_data_vec_59[263 : 0] = dep_chan_data_42_59;
    assign token_in_vec_59[0] = token_42_59;
    assign in_chan_dep_vld_vec_59[1] = dep_chan_vld_60_59;
    assign in_chan_dep_data_vec_59[527 : 264] = dep_chan_data_60_59;
    assign token_in_vec_59[1] = token_60_59;
    assign dep_chan_vld_59_60 = out_chan_dep_vld_vec_59[0];
    assign dep_chan_data_59_60 = out_chan_dep_data_59;
    assign token_59_60 = token_out_vec_59[0];
    assign dep_chan_vld_59_42 = out_chan_dep_vld_vec_59[1];
    assign dep_chan_data_59_42 = out_chan_dep_data_59;
    assign token_59_42 = token_out_vec_59[1];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_0_x0_U0
    top_hls_deadlock_detect_unit #(264, 60, 3, 3) top_hls_deadlock_detect_unit_60 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_60),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_60),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_60),
        .token_in_vec(token_in_vec_60),
        .dl_detect_in(dl_detect_out),
        .origin(origin[60]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_60),
        .out_chan_dep_data(out_chan_dep_data_60),
        .token_out_vec(token_out_vec_60),
        .dl_detect_out(dl_in_vec[60]));

    assign proc_60_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x0121_blk_n);
    assign proc_60_data_PIPO_blk[0] = 1'b0;
    assign proc_60_start_FIFO_blk[0] = 1'b0;
    assign proc_60_TLF_FIFO_blk[0] = 1'b0;
    assign proc_60_input_sync_blk[0] = 1'b0;
    assign proc_60_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_60[0] = dl_detect_out ? proc_dep_vld_vec_60_reg[0] : (proc_60_data_FIFO_blk[0] | proc_60_data_PIPO_blk[0] | proc_60_start_FIFO_blk[0] | proc_60_TLF_FIFO_blk[0] | proc_60_input_sync_blk[0] | proc_60_output_sync_blk[0]);
    assign proc_60_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_blk_n);
    assign proc_60_data_PIPO_blk[1] = 1'b0;
    assign proc_60_start_FIFO_blk[1] = 1'b0;
    assign proc_60_TLF_FIFO_blk[1] = 1'b0;
    assign proc_60_input_sync_blk[1] = 1'b0;
    assign proc_60_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_60[1] = dl_detect_out ? proc_dep_vld_vec_60_reg[1] : (proc_60_data_FIFO_blk[1] | proc_60_data_PIPO_blk[1] | proc_60_start_FIFO_blk[1] | proc_60_TLF_FIFO_blk[1] | proc_60_input_sync_blk[1] | proc_60_output_sync_blk[1]);
    assign proc_60_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_0_x0_U0.fifo_C_drain_PE_11_0_x094_blk_n);
    assign proc_60_data_PIPO_blk[2] = 1'b0;
    assign proc_60_start_FIFO_blk[2] = 1'b0;
    assign proc_60_TLF_FIFO_blk[2] = 1'b0;
    assign proc_60_input_sync_blk[2] = 1'b0;
    assign proc_60_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_60[2] = dl_detect_out ? proc_dep_vld_vec_60_reg[2] : (proc_60_data_FIFO_blk[2] | proc_60_data_PIPO_blk[2] | proc_60_start_FIFO_blk[2] | proc_60_TLF_FIFO_blk[2] | proc_60_input_sync_blk[2] | proc_60_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_60_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_60_reg <= proc_dep_vld_vec_60;
        end
    end
    assign in_chan_dep_vld_vec_60[0] = dep_chan_vld_40_60;
    assign in_chan_dep_data_vec_60[263 : 0] = dep_chan_data_40_60;
    assign token_in_vec_60[0] = token_40_60;
    assign in_chan_dep_vld_vec_60[1] = dep_chan_vld_59_60;
    assign in_chan_dep_data_vec_60[527 : 264] = dep_chan_data_59_60;
    assign token_in_vec_60[1] = token_59_60;
    assign in_chan_dep_vld_vec_60[2] = dep_chan_vld_61_60;
    assign in_chan_dep_data_vec_60[791 : 528] = dep_chan_data_61_60;
    assign token_in_vec_60[2] = token_61_60;
    assign dep_chan_vld_60_59 = out_chan_dep_vld_vec_60[0];
    assign dep_chan_data_60_59 = out_chan_dep_data_60;
    assign token_60_59 = token_out_vec_60[0];
    assign dep_chan_vld_60_61 = out_chan_dep_vld_vec_60[1];
    assign dep_chan_data_60_61 = out_chan_dep_data_60;
    assign token_60_61 = token_out_vec_60[1];
    assign dep_chan_vld_60_40 = out_chan_dep_vld_vec_60[2];
    assign dep_chan_data_60_40 = out_chan_dep_data_60;
    assign token_60_40 = token_out_vec_60[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 61, 3, 3) top_hls_deadlock_detect_unit_61 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_61),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_61),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_61),
        .token_in_vec(token_in_vec_61),
        .dl_detect_in(dl_detect_out),
        .origin(origin[61]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_61),
        .out_chan_dep_data(out_chan_dep_data_61),
        .token_out_vec(token_out_vec_61),
        .dl_detect_out(dl_in_vec[61]));

    assign proc_61_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x0120_blk_n);
    assign proc_61_data_PIPO_blk[0] = 1'b0;
    assign proc_61_start_FIFO_blk[0] = 1'b0;
    assign proc_61_TLF_FIFO_blk[0] = 1'b0;
    assign proc_61_input_sync_blk[0] = 1'b0;
    assign proc_61_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_61[0] = dl_detect_out ? proc_dep_vld_vec_61_reg[0] : (proc_61_data_FIFO_blk[0] | proc_61_data_PIPO_blk[0] | proc_61_start_FIFO_blk[0] | proc_61_TLF_FIFO_blk[0] | proc_61_input_sync_blk[0] | proc_61_output_sync_blk[0]);
    assign proc_61_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_blk_n);
    assign proc_61_data_PIPO_blk[1] = 1'b0;
    assign proc_61_start_FIFO_blk[1] = 1'b0;
    assign proc_61_TLF_FIFO_blk[1] = 1'b0;
    assign proc_61_input_sync_blk[1] = 1'b0;
    assign proc_61_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_61[1] = dl_detect_out ? proc_dep_vld_vec_61_reg[1] : (proc_61_data_FIFO_blk[1] | proc_61_data_PIPO_blk[1] | proc_61_start_FIFO_blk[1] | proc_61_TLF_FIFO_blk[1] | proc_61_input_sync_blk[1] | proc_61_output_sync_blk[1]);
    assign proc_61_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_1_x0_U0.fifo_C_drain_PE_10_0_x093_blk_n);
    assign proc_61_data_PIPO_blk[2] = 1'b0;
    assign proc_61_start_FIFO_blk[2] = 1'b0;
    assign proc_61_TLF_FIFO_blk[2] = 1'b0;
    assign proc_61_input_sync_blk[2] = 1'b0;
    assign proc_61_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_61[2] = dl_detect_out ? proc_dep_vld_vec_61_reg[2] : (proc_61_data_FIFO_blk[2] | proc_61_data_PIPO_blk[2] | proc_61_start_FIFO_blk[2] | proc_61_TLF_FIFO_blk[2] | proc_61_input_sync_blk[2] | proc_61_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_61_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_61_reg <= proc_dep_vld_vec_61;
        end
    end
    assign in_chan_dep_vld_vec_61[0] = dep_chan_vld_38_61;
    assign in_chan_dep_data_vec_61[263 : 0] = dep_chan_data_38_61;
    assign token_in_vec_61[0] = token_38_61;
    assign in_chan_dep_vld_vec_61[1] = dep_chan_vld_60_61;
    assign in_chan_dep_data_vec_61[527 : 264] = dep_chan_data_60_61;
    assign token_in_vec_61[1] = token_60_61;
    assign in_chan_dep_vld_vec_61[2] = dep_chan_vld_62_61;
    assign in_chan_dep_data_vec_61[791 : 528] = dep_chan_data_62_61;
    assign token_in_vec_61[2] = token_62_61;
    assign dep_chan_vld_61_60 = out_chan_dep_vld_vec_61[0];
    assign dep_chan_data_61_60 = out_chan_dep_data_61;
    assign token_61_60 = token_out_vec_61[0];
    assign dep_chan_vld_61_62 = out_chan_dep_vld_vec_61[1];
    assign dep_chan_data_61_62 = out_chan_dep_data_61;
    assign token_61_62 = token_out_vec_61[1];
    assign dep_chan_vld_61_38 = out_chan_dep_vld_vec_61[2];
    assign dep_chan_data_61_38 = out_chan_dep_data_61;
    assign token_61_38 = token_out_vec_61[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_2_x0_U0
    top_hls_deadlock_detect_unit #(264, 62, 3, 3) top_hls_deadlock_detect_unit_62 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_62),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_62),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_62),
        .token_in_vec(token_in_vec_62),
        .dl_detect_in(dl_detect_out),
        .origin(origin[62]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_62),
        .out_chan_dep_data(out_chan_dep_data_62),
        .token_out_vec(token_out_vec_62),
        .dl_detect_out(dl_in_vec[62]));

    assign proc_62_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x0119_blk_n);
    assign proc_62_data_PIPO_blk[0] = 1'b0;
    assign proc_62_start_FIFO_blk[0] = 1'b0;
    assign proc_62_TLF_FIFO_blk[0] = 1'b0;
    assign proc_62_input_sync_blk[0] = 1'b0;
    assign proc_62_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_62[0] = dl_detect_out ? proc_dep_vld_vec_62_reg[0] : (proc_62_data_FIFO_blk[0] | proc_62_data_PIPO_blk[0] | proc_62_start_FIFO_blk[0] | proc_62_TLF_FIFO_blk[0] | proc_62_input_sync_blk[0] | proc_62_output_sync_blk[0]);
    assign proc_62_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_blk_n);
    assign proc_62_data_PIPO_blk[1] = 1'b0;
    assign proc_62_start_FIFO_blk[1] = 1'b0;
    assign proc_62_TLF_FIFO_blk[1] = 1'b0;
    assign proc_62_input_sync_blk[1] = 1'b0;
    assign proc_62_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_62[1] = dl_detect_out ? proc_dep_vld_vec_62_reg[1] : (proc_62_data_FIFO_blk[1] | proc_62_data_PIPO_blk[1] | proc_62_start_FIFO_blk[1] | proc_62_TLF_FIFO_blk[1] | proc_62_input_sync_blk[1] | proc_62_output_sync_blk[1]);
    assign proc_62_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_2_x0_U0.fifo_C_drain_PE_9_0_x092_blk_n);
    assign proc_62_data_PIPO_blk[2] = 1'b0;
    assign proc_62_start_FIFO_blk[2] = 1'b0;
    assign proc_62_TLF_FIFO_blk[2] = 1'b0;
    assign proc_62_input_sync_blk[2] = 1'b0;
    assign proc_62_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_62[2] = dl_detect_out ? proc_dep_vld_vec_62_reg[2] : (proc_62_data_FIFO_blk[2] | proc_62_data_PIPO_blk[2] | proc_62_start_FIFO_blk[2] | proc_62_TLF_FIFO_blk[2] | proc_62_input_sync_blk[2] | proc_62_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_62_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_62_reg <= proc_dep_vld_vec_62;
        end
    end
    assign in_chan_dep_vld_vec_62[0] = dep_chan_vld_36_62;
    assign in_chan_dep_data_vec_62[263 : 0] = dep_chan_data_36_62;
    assign token_in_vec_62[0] = token_36_62;
    assign in_chan_dep_vld_vec_62[1] = dep_chan_vld_61_62;
    assign in_chan_dep_data_vec_62[527 : 264] = dep_chan_data_61_62;
    assign token_in_vec_62[1] = token_61_62;
    assign in_chan_dep_vld_vec_62[2] = dep_chan_vld_63_62;
    assign in_chan_dep_data_vec_62[791 : 528] = dep_chan_data_63_62;
    assign token_in_vec_62[2] = token_63_62;
    assign dep_chan_vld_62_61 = out_chan_dep_vld_vec_62[0];
    assign dep_chan_data_62_61 = out_chan_dep_data_62;
    assign token_62_61 = token_out_vec_62[0];
    assign dep_chan_vld_62_63 = out_chan_dep_vld_vec_62[1];
    assign dep_chan_data_62_63 = out_chan_dep_data_62;
    assign token_62_63 = token_out_vec_62[1];
    assign dep_chan_vld_62_36 = out_chan_dep_vld_vec_62[2];
    assign dep_chan_data_62_36 = out_chan_dep_data_62;
    assign token_62_36 = token_out_vec_62[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_3_x0_U0
    top_hls_deadlock_detect_unit #(264, 63, 3, 3) top_hls_deadlock_detect_unit_63 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_63),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_63),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_63),
        .token_in_vec(token_in_vec_63),
        .dl_detect_in(dl_detect_out),
        .origin(origin[63]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_63),
        .out_chan_dep_data(out_chan_dep_data_63),
        .token_out_vec(token_out_vec_63),
        .dl_detect_out(dl_in_vec[63]));

    assign proc_63_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x0118_blk_n);
    assign proc_63_data_PIPO_blk[0] = 1'b0;
    assign proc_63_start_FIFO_blk[0] = 1'b0;
    assign proc_63_TLF_FIFO_blk[0] = 1'b0;
    assign proc_63_input_sync_blk[0] = 1'b0;
    assign proc_63_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_63[0] = dl_detect_out ? proc_dep_vld_vec_63_reg[0] : (proc_63_data_FIFO_blk[0] | proc_63_data_PIPO_blk[0] | proc_63_start_FIFO_blk[0] | proc_63_TLF_FIFO_blk[0] | proc_63_input_sync_blk[0] | proc_63_output_sync_blk[0]);
    assign proc_63_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_blk_n);
    assign proc_63_data_PIPO_blk[1] = 1'b0;
    assign proc_63_start_FIFO_blk[1] = 1'b0;
    assign proc_63_TLF_FIFO_blk[1] = 1'b0;
    assign proc_63_input_sync_blk[1] = 1'b0;
    assign proc_63_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_63[1] = dl_detect_out ? proc_dep_vld_vec_63_reg[1] : (proc_63_data_FIFO_blk[1] | proc_63_data_PIPO_blk[1] | proc_63_start_FIFO_blk[1] | proc_63_TLF_FIFO_blk[1] | proc_63_input_sync_blk[1] | proc_63_output_sync_blk[1]);
    assign proc_63_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_3_x0_U0.fifo_C_drain_PE_8_0_x091_blk_n);
    assign proc_63_data_PIPO_blk[2] = 1'b0;
    assign proc_63_start_FIFO_blk[2] = 1'b0;
    assign proc_63_TLF_FIFO_blk[2] = 1'b0;
    assign proc_63_input_sync_blk[2] = 1'b0;
    assign proc_63_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_63[2] = dl_detect_out ? proc_dep_vld_vec_63_reg[2] : (proc_63_data_FIFO_blk[2] | proc_63_data_PIPO_blk[2] | proc_63_start_FIFO_blk[2] | proc_63_TLF_FIFO_blk[2] | proc_63_input_sync_blk[2] | proc_63_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_63_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_63_reg <= proc_dep_vld_vec_63;
        end
    end
    assign in_chan_dep_vld_vec_63[0] = dep_chan_vld_34_63;
    assign in_chan_dep_data_vec_63[263 : 0] = dep_chan_data_34_63;
    assign token_in_vec_63[0] = token_34_63;
    assign in_chan_dep_vld_vec_63[1] = dep_chan_vld_62_63;
    assign in_chan_dep_data_vec_63[527 : 264] = dep_chan_data_62_63;
    assign token_in_vec_63[1] = token_62_63;
    assign in_chan_dep_vld_vec_63[2] = dep_chan_vld_64_63;
    assign in_chan_dep_data_vec_63[791 : 528] = dep_chan_data_64_63;
    assign token_in_vec_63[2] = token_64_63;
    assign dep_chan_vld_63_62 = out_chan_dep_vld_vec_63[0];
    assign dep_chan_data_63_62 = out_chan_dep_data_63;
    assign token_63_62 = token_out_vec_63[0];
    assign dep_chan_vld_63_64 = out_chan_dep_vld_vec_63[1];
    assign dep_chan_data_63_64 = out_chan_dep_data_63;
    assign token_63_64 = token_out_vec_63[1];
    assign dep_chan_vld_63_34 = out_chan_dep_vld_vec_63[2];
    assign dep_chan_data_63_34 = out_chan_dep_data_63;
    assign token_63_34 = token_out_vec_63[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_4_x0_U0
    top_hls_deadlock_detect_unit #(264, 64, 3, 3) top_hls_deadlock_detect_unit_64 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_64),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_64),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_64),
        .token_in_vec(token_in_vec_64),
        .dl_detect_in(dl_detect_out),
        .origin(origin[64]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_64),
        .out_chan_dep_data(out_chan_dep_data_64),
        .token_out_vec(token_out_vec_64),
        .dl_detect_out(dl_in_vec[64]));

    assign proc_64_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x0117_blk_n);
    assign proc_64_data_PIPO_blk[0] = 1'b0;
    assign proc_64_start_FIFO_blk[0] = 1'b0;
    assign proc_64_TLF_FIFO_blk[0] = 1'b0;
    assign proc_64_input_sync_blk[0] = 1'b0;
    assign proc_64_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_64[0] = dl_detect_out ? proc_dep_vld_vec_64_reg[0] : (proc_64_data_FIFO_blk[0] | proc_64_data_PIPO_blk[0] | proc_64_start_FIFO_blk[0] | proc_64_TLF_FIFO_blk[0] | proc_64_input_sync_blk[0] | proc_64_output_sync_blk[0]);
    assign proc_64_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_blk_n);
    assign proc_64_data_PIPO_blk[1] = 1'b0;
    assign proc_64_start_FIFO_blk[1] = 1'b0;
    assign proc_64_TLF_FIFO_blk[1] = 1'b0;
    assign proc_64_input_sync_blk[1] = 1'b0;
    assign proc_64_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_64[1] = dl_detect_out ? proc_dep_vld_vec_64_reg[1] : (proc_64_data_FIFO_blk[1] | proc_64_data_PIPO_blk[1] | proc_64_start_FIFO_blk[1] | proc_64_TLF_FIFO_blk[1] | proc_64_input_sync_blk[1] | proc_64_output_sync_blk[1]);
    assign proc_64_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_4_x0_U0.fifo_C_drain_PE_7_0_x090_blk_n);
    assign proc_64_data_PIPO_blk[2] = 1'b0;
    assign proc_64_start_FIFO_blk[2] = 1'b0;
    assign proc_64_TLF_FIFO_blk[2] = 1'b0;
    assign proc_64_input_sync_blk[2] = 1'b0;
    assign proc_64_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_64[2] = dl_detect_out ? proc_dep_vld_vec_64_reg[2] : (proc_64_data_FIFO_blk[2] | proc_64_data_PIPO_blk[2] | proc_64_start_FIFO_blk[2] | proc_64_TLF_FIFO_blk[2] | proc_64_input_sync_blk[2] | proc_64_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_64_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_64_reg <= proc_dep_vld_vec_64;
        end
    end
    assign in_chan_dep_vld_vec_64[0] = dep_chan_vld_32_64;
    assign in_chan_dep_data_vec_64[263 : 0] = dep_chan_data_32_64;
    assign token_in_vec_64[0] = token_32_64;
    assign in_chan_dep_vld_vec_64[1] = dep_chan_vld_63_64;
    assign in_chan_dep_data_vec_64[527 : 264] = dep_chan_data_63_64;
    assign token_in_vec_64[1] = token_63_64;
    assign in_chan_dep_vld_vec_64[2] = dep_chan_vld_65_64;
    assign in_chan_dep_data_vec_64[791 : 528] = dep_chan_data_65_64;
    assign token_in_vec_64[2] = token_65_64;
    assign dep_chan_vld_64_63 = out_chan_dep_vld_vec_64[0];
    assign dep_chan_data_64_63 = out_chan_dep_data_64;
    assign token_64_63 = token_out_vec_64[0];
    assign dep_chan_vld_64_65 = out_chan_dep_vld_vec_64[1];
    assign dep_chan_data_64_65 = out_chan_dep_data_64;
    assign token_64_65 = token_out_vec_64[1];
    assign dep_chan_vld_64_32 = out_chan_dep_vld_vec_64[2];
    assign dep_chan_data_64_32 = out_chan_dep_data_64;
    assign token_64_32 = token_out_vec_64[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_5_x0_U0
    top_hls_deadlock_detect_unit #(264, 65, 3, 3) top_hls_deadlock_detect_unit_65 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_65),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_65),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_65),
        .token_in_vec(token_in_vec_65),
        .dl_detect_in(dl_detect_out),
        .origin(origin[65]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_65),
        .out_chan_dep_data(out_chan_dep_data_65),
        .token_out_vec(token_out_vec_65),
        .dl_detect_out(dl_in_vec[65]));

    assign proc_65_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0116_blk_n);
    assign proc_65_data_PIPO_blk[0] = 1'b0;
    assign proc_65_start_FIFO_blk[0] = 1'b0;
    assign proc_65_TLF_FIFO_blk[0] = 1'b0;
    assign proc_65_input_sync_blk[0] = 1'b0;
    assign proc_65_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_65[0] = dl_detect_out ? proc_dep_vld_vec_65_reg[0] : (proc_65_data_FIFO_blk[0] | proc_65_data_PIPO_blk[0] | proc_65_start_FIFO_blk[0] | proc_65_TLF_FIFO_blk[0] | proc_65_input_sync_blk[0] | proc_65_output_sync_blk[0]);
    assign proc_65_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_blk_n);
    assign proc_65_data_PIPO_blk[1] = 1'b0;
    assign proc_65_start_FIFO_blk[1] = 1'b0;
    assign proc_65_TLF_FIFO_blk[1] = 1'b0;
    assign proc_65_input_sync_blk[1] = 1'b0;
    assign proc_65_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_65[1] = dl_detect_out ? proc_dep_vld_vec_65_reg[1] : (proc_65_data_FIFO_blk[1] | proc_65_data_PIPO_blk[1] | proc_65_start_FIFO_blk[1] | proc_65_TLF_FIFO_blk[1] | proc_65_input_sync_blk[1] | proc_65_output_sync_blk[1]);
    assign proc_65_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_5_x0_U0.fifo_C_drain_PE_6_0_x089_blk_n);
    assign proc_65_data_PIPO_blk[2] = 1'b0;
    assign proc_65_start_FIFO_blk[2] = 1'b0;
    assign proc_65_TLF_FIFO_blk[2] = 1'b0;
    assign proc_65_input_sync_blk[2] = 1'b0;
    assign proc_65_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_65[2] = dl_detect_out ? proc_dep_vld_vec_65_reg[2] : (proc_65_data_FIFO_blk[2] | proc_65_data_PIPO_blk[2] | proc_65_start_FIFO_blk[2] | proc_65_TLF_FIFO_blk[2] | proc_65_input_sync_blk[2] | proc_65_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_65_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_65_reg <= proc_dep_vld_vec_65;
        end
    end
    assign in_chan_dep_vld_vec_65[0] = dep_chan_vld_30_65;
    assign in_chan_dep_data_vec_65[263 : 0] = dep_chan_data_30_65;
    assign token_in_vec_65[0] = token_30_65;
    assign in_chan_dep_vld_vec_65[1] = dep_chan_vld_64_65;
    assign in_chan_dep_data_vec_65[527 : 264] = dep_chan_data_64_65;
    assign token_in_vec_65[1] = token_64_65;
    assign in_chan_dep_vld_vec_65[2] = dep_chan_vld_66_65;
    assign in_chan_dep_data_vec_65[791 : 528] = dep_chan_data_66_65;
    assign token_in_vec_65[2] = token_66_65;
    assign dep_chan_vld_65_64 = out_chan_dep_vld_vec_65[0];
    assign dep_chan_data_65_64 = out_chan_dep_data_65;
    assign token_65_64 = token_out_vec_65[0];
    assign dep_chan_vld_65_66 = out_chan_dep_vld_vec_65[1];
    assign dep_chan_data_65_66 = out_chan_dep_data_65;
    assign token_65_66 = token_out_vec_65[1];
    assign dep_chan_vld_65_30 = out_chan_dep_vld_vec_65[2];
    assign dep_chan_data_65_30 = out_chan_dep_data_65;
    assign token_65_30 = token_out_vec_65[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_6_x0_U0
    top_hls_deadlock_detect_unit #(264, 66, 3, 3) top_hls_deadlock_detect_unit_66 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_66),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_66),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_66),
        .token_in_vec(token_in_vec_66),
        .dl_detect_in(dl_detect_out),
        .origin(origin[66]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_66),
        .out_chan_dep_data(out_chan_dep_data_66),
        .token_out_vec(token_out_vec_66),
        .dl_detect_out(dl_in_vec[66]));

    assign proc_66_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0115_blk_n);
    assign proc_66_data_PIPO_blk[0] = 1'b0;
    assign proc_66_start_FIFO_blk[0] = 1'b0;
    assign proc_66_TLF_FIFO_blk[0] = 1'b0;
    assign proc_66_input_sync_blk[0] = 1'b0;
    assign proc_66_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_66[0] = dl_detect_out ? proc_dep_vld_vec_66_reg[0] : (proc_66_data_FIFO_blk[0] | proc_66_data_PIPO_blk[0] | proc_66_start_FIFO_blk[0] | proc_66_TLF_FIFO_blk[0] | proc_66_input_sync_blk[0] | proc_66_output_sync_blk[0]);
    assign proc_66_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_blk_n);
    assign proc_66_data_PIPO_blk[1] = 1'b0;
    assign proc_66_start_FIFO_blk[1] = 1'b0;
    assign proc_66_TLF_FIFO_blk[1] = 1'b0;
    assign proc_66_input_sync_blk[1] = 1'b0;
    assign proc_66_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_66[1] = dl_detect_out ? proc_dep_vld_vec_66_reg[1] : (proc_66_data_FIFO_blk[1] | proc_66_data_PIPO_blk[1] | proc_66_start_FIFO_blk[1] | proc_66_TLF_FIFO_blk[1] | proc_66_input_sync_blk[1] | proc_66_output_sync_blk[1]);
    assign proc_66_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_6_x0_U0.fifo_C_drain_PE_5_0_x088_blk_n);
    assign proc_66_data_PIPO_blk[2] = 1'b0;
    assign proc_66_start_FIFO_blk[2] = 1'b0;
    assign proc_66_TLF_FIFO_blk[2] = 1'b0;
    assign proc_66_input_sync_blk[2] = 1'b0;
    assign proc_66_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_66[2] = dl_detect_out ? proc_dep_vld_vec_66_reg[2] : (proc_66_data_FIFO_blk[2] | proc_66_data_PIPO_blk[2] | proc_66_start_FIFO_blk[2] | proc_66_TLF_FIFO_blk[2] | proc_66_input_sync_blk[2] | proc_66_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_66_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_66_reg <= proc_dep_vld_vec_66;
        end
    end
    assign in_chan_dep_vld_vec_66[0] = dep_chan_vld_28_66;
    assign in_chan_dep_data_vec_66[263 : 0] = dep_chan_data_28_66;
    assign token_in_vec_66[0] = token_28_66;
    assign in_chan_dep_vld_vec_66[1] = dep_chan_vld_65_66;
    assign in_chan_dep_data_vec_66[527 : 264] = dep_chan_data_65_66;
    assign token_in_vec_66[1] = token_65_66;
    assign in_chan_dep_vld_vec_66[2] = dep_chan_vld_67_66;
    assign in_chan_dep_data_vec_66[791 : 528] = dep_chan_data_67_66;
    assign token_in_vec_66[2] = token_67_66;
    assign dep_chan_vld_66_65 = out_chan_dep_vld_vec_66[0];
    assign dep_chan_data_66_65 = out_chan_dep_data_66;
    assign token_66_65 = token_out_vec_66[0];
    assign dep_chan_vld_66_67 = out_chan_dep_vld_vec_66[1];
    assign dep_chan_data_66_67 = out_chan_dep_data_66;
    assign token_66_67 = token_out_vec_66[1];
    assign dep_chan_vld_66_28 = out_chan_dep_vld_vec_66[2];
    assign dep_chan_data_66_28 = out_chan_dep_data_66;
    assign token_66_28 = token_out_vec_66[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_7_x0_U0
    top_hls_deadlock_detect_unit #(264, 67, 3, 3) top_hls_deadlock_detect_unit_67 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_67),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_67),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_67),
        .token_in_vec(token_in_vec_67),
        .dl_detect_in(dl_detect_out),
        .origin(origin[67]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_67),
        .out_chan_dep_data(out_chan_dep_data_67),
        .token_out_vec(token_out_vec_67),
        .dl_detect_out(dl_in_vec[67]));

    assign proc_67_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0114_blk_n);
    assign proc_67_data_PIPO_blk[0] = 1'b0;
    assign proc_67_start_FIFO_blk[0] = 1'b0;
    assign proc_67_TLF_FIFO_blk[0] = 1'b0;
    assign proc_67_input_sync_blk[0] = 1'b0;
    assign proc_67_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_67[0] = dl_detect_out ? proc_dep_vld_vec_67_reg[0] : (proc_67_data_FIFO_blk[0] | proc_67_data_PIPO_blk[0] | proc_67_start_FIFO_blk[0] | proc_67_TLF_FIFO_blk[0] | proc_67_input_sync_blk[0] | proc_67_output_sync_blk[0]);
    assign proc_67_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_blk_n);
    assign proc_67_data_PIPO_blk[1] = 1'b0;
    assign proc_67_start_FIFO_blk[1] = 1'b0;
    assign proc_67_TLF_FIFO_blk[1] = 1'b0;
    assign proc_67_input_sync_blk[1] = 1'b0;
    assign proc_67_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_67[1] = dl_detect_out ? proc_dep_vld_vec_67_reg[1] : (proc_67_data_FIFO_blk[1] | proc_67_data_PIPO_blk[1] | proc_67_start_FIFO_blk[1] | proc_67_TLF_FIFO_blk[1] | proc_67_input_sync_blk[1] | proc_67_output_sync_blk[1]);
    assign proc_67_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_7_x0_U0.fifo_C_drain_PE_4_0_x087_blk_n);
    assign proc_67_data_PIPO_blk[2] = 1'b0;
    assign proc_67_start_FIFO_blk[2] = 1'b0;
    assign proc_67_TLF_FIFO_blk[2] = 1'b0;
    assign proc_67_input_sync_blk[2] = 1'b0;
    assign proc_67_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_67[2] = dl_detect_out ? proc_dep_vld_vec_67_reg[2] : (proc_67_data_FIFO_blk[2] | proc_67_data_PIPO_blk[2] | proc_67_start_FIFO_blk[2] | proc_67_TLF_FIFO_blk[2] | proc_67_input_sync_blk[2] | proc_67_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_67_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_67_reg <= proc_dep_vld_vec_67;
        end
    end
    assign in_chan_dep_vld_vec_67[0] = dep_chan_vld_26_67;
    assign in_chan_dep_data_vec_67[263 : 0] = dep_chan_data_26_67;
    assign token_in_vec_67[0] = token_26_67;
    assign in_chan_dep_vld_vec_67[1] = dep_chan_vld_66_67;
    assign in_chan_dep_data_vec_67[527 : 264] = dep_chan_data_66_67;
    assign token_in_vec_67[1] = token_66_67;
    assign in_chan_dep_vld_vec_67[2] = dep_chan_vld_68_67;
    assign in_chan_dep_data_vec_67[791 : 528] = dep_chan_data_68_67;
    assign token_in_vec_67[2] = token_68_67;
    assign dep_chan_vld_67_66 = out_chan_dep_vld_vec_67[0];
    assign dep_chan_data_67_66 = out_chan_dep_data_67;
    assign token_67_66 = token_out_vec_67[0];
    assign dep_chan_vld_67_68 = out_chan_dep_vld_vec_67[1];
    assign dep_chan_data_67_68 = out_chan_dep_data_67;
    assign token_67_68 = token_out_vec_67[1];
    assign dep_chan_vld_67_26 = out_chan_dep_vld_vec_67[2];
    assign dep_chan_data_67_26 = out_chan_dep_data_67;
    assign token_67_26 = token_out_vec_67[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_8_x0_U0
    top_hls_deadlock_detect_unit #(264, 68, 3, 3) top_hls_deadlock_detect_unit_68 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_68),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_68),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_68),
        .token_in_vec(token_in_vec_68),
        .dl_detect_in(dl_detect_out),
        .origin(origin[68]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_68),
        .out_chan_dep_data(out_chan_dep_data_68),
        .token_out_vec(token_out_vec_68),
        .dl_detect_out(dl_in_vec[68]));

    assign proc_68_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0113_blk_n);
    assign proc_68_data_PIPO_blk[0] = 1'b0;
    assign proc_68_start_FIFO_blk[0] = 1'b0;
    assign proc_68_TLF_FIFO_blk[0] = 1'b0;
    assign proc_68_input_sync_blk[0] = 1'b0;
    assign proc_68_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_68[0] = dl_detect_out ? proc_dep_vld_vec_68_reg[0] : (proc_68_data_FIFO_blk[0] | proc_68_data_PIPO_blk[0] | proc_68_start_FIFO_blk[0] | proc_68_TLF_FIFO_blk[0] | proc_68_input_sync_blk[0] | proc_68_output_sync_blk[0]);
    assign proc_68_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_blk_n);
    assign proc_68_data_PIPO_blk[1] = 1'b0;
    assign proc_68_start_FIFO_blk[1] = 1'b0;
    assign proc_68_TLF_FIFO_blk[1] = 1'b0;
    assign proc_68_input_sync_blk[1] = 1'b0;
    assign proc_68_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_68[1] = dl_detect_out ? proc_dep_vld_vec_68_reg[1] : (proc_68_data_FIFO_blk[1] | proc_68_data_PIPO_blk[1] | proc_68_start_FIFO_blk[1] | proc_68_TLF_FIFO_blk[1] | proc_68_input_sync_blk[1] | proc_68_output_sync_blk[1]);
    assign proc_68_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_8_x0_U0.fifo_C_drain_PE_3_0_x086_blk_n);
    assign proc_68_data_PIPO_blk[2] = 1'b0;
    assign proc_68_start_FIFO_blk[2] = 1'b0;
    assign proc_68_TLF_FIFO_blk[2] = 1'b0;
    assign proc_68_input_sync_blk[2] = 1'b0;
    assign proc_68_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_68[2] = dl_detect_out ? proc_dep_vld_vec_68_reg[2] : (proc_68_data_FIFO_blk[2] | proc_68_data_PIPO_blk[2] | proc_68_start_FIFO_blk[2] | proc_68_TLF_FIFO_blk[2] | proc_68_input_sync_blk[2] | proc_68_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_68_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_68_reg <= proc_dep_vld_vec_68;
        end
    end
    assign in_chan_dep_vld_vec_68[0] = dep_chan_vld_24_68;
    assign in_chan_dep_data_vec_68[263 : 0] = dep_chan_data_24_68;
    assign token_in_vec_68[0] = token_24_68;
    assign in_chan_dep_vld_vec_68[1] = dep_chan_vld_67_68;
    assign in_chan_dep_data_vec_68[527 : 264] = dep_chan_data_67_68;
    assign token_in_vec_68[1] = token_67_68;
    assign in_chan_dep_vld_vec_68[2] = dep_chan_vld_69_68;
    assign in_chan_dep_data_vec_68[791 : 528] = dep_chan_data_69_68;
    assign token_in_vec_68[2] = token_69_68;
    assign dep_chan_vld_68_67 = out_chan_dep_vld_vec_68[0];
    assign dep_chan_data_68_67 = out_chan_dep_data_68;
    assign token_68_67 = token_out_vec_68[0];
    assign dep_chan_vld_68_69 = out_chan_dep_vld_vec_68[1];
    assign dep_chan_data_68_69 = out_chan_dep_data_68;
    assign token_68_69 = token_out_vec_68[1];
    assign dep_chan_vld_68_24 = out_chan_dep_vld_vec_68[2];
    assign dep_chan_data_68_24 = out_chan_dep_data_68;
    assign token_68_24 = token_out_vec_68[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_9_x0_U0
    top_hls_deadlock_detect_unit #(264, 69, 3, 3) top_hls_deadlock_detect_unit_69 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_69),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_69),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_69),
        .token_in_vec(token_in_vec_69),
        .dl_detect_in(dl_detect_out),
        .origin(origin[69]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_69),
        .out_chan_dep_data(out_chan_dep_data_69),
        .token_out_vec(token_out_vec_69),
        .dl_detect_out(dl_in_vec[69]));

    assign proc_69_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0112_blk_n);
    assign proc_69_data_PIPO_blk[0] = 1'b0;
    assign proc_69_start_FIFO_blk[0] = 1'b0;
    assign proc_69_TLF_FIFO_blk[0] = 1'b0;
    assign proc_69_input_sync_blk[0] = 1'b0;
    assign proc_69_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_69[0] = dl_detect_out ? proc_dep_vld_vec_69_reg[0] : (proc_69_data_FIFO_blk[0] | proc_69_data_PIPO_blk[0] | proc_69_start_FIFO_blk[0] | proc_69_TLF_FIFO_blk[0] | proc_69_input_sync_blk[0] | proc_69_output_sync_blk[0]);
    assign proc_69_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_blk_n);
    assign proc_69_data_PIPO_blk[1] = 1'b0;
    assign proc_69_start_FIFO_blk[1] = 1'b0;
    assign proc_69_TLF_FIFO_blk[1] = 1'b0;
    assign proc_69_input_sync_blk[1] = 1'b0;
    assign proc_69_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_69[1] = dl_detect_out ? proc_dep_vld_vec_69_reg[1] : (proc_69_data_FIFO_blk[1] | proc_69_data_PIPO_blk[1] | proc_69_start_FIFO_blk[1] | proc_69_TLF_FIFO_blk[1] | proc_69_input_sync_blk[1] | proc_69_output_sync_blk[1]);
    assign proc_69_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_9_x0_U0.fifo_C_drain_PE_2_0_x085_blk_n);
    assign proc_69_data_PIPO_blk[2] = 1'b0;
    assign proc_69_start_FIFO_blk[2] = 1'b0;
    assign proc_69_TLF_FIFO_blk[2] = 1'b0;
    assign proc_69_input_sync_blk[2] = 1'b0;
    assign proc_69_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_69[2] = dl_detect_out ? proc_dep_vld_vec_69_reg[2] : (proc_69_data_FIFO_blk[2] | proc_69_data_PIPO_blk[2] | proc_69_start_FIFO_blk[2] | proc_69_TLF_FIFO_blk[2] | proc_69_input_sync_blk[2] | proc_69_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_69_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_69_reg <= proc_dep_vld_vec_69;
        end
    end
    assign in_chan_dep_vld_vec_69[0] = dep_chan_vld_22_69;
    assign in_chan_dep_data_vec_69[263 : 0] = dep_chan_data_22_69;
    assign token_in_vec_69[0] = token_22_69;
    assign in_chan_dep_vld_vec_69[1] = dep_chan_vld_68_69;
    assign in_chan_dep_data_vec_69[527 : 264] = dep_chan_data_68_69;
    assign token_in_vec_69[1] = token_68_69;
    assign in_chan_dep_vld_vec_69[2] = dep_chan_vld_70_69;
    assign in_chan_dep_data_vec_69[791 : 528] = dep_chan_data_70_69;
    assign token_in_vec_69[2] = token_70_69;
    assign dep_chan_vld_69_68 = out_chan_dep_vld_vec_69[0];
    assign dep_chan_data_69_68 = out_chan_dep_data_69;
    assign token_69_68 = token_out_vec_69[0];
    assign dep_chan_vld_69_70 = out_chan_dep_vld_vec_69[1];
    assign dep_chan_data_69_70 = out_chan_dep_data_69;
    assign token_69_70 = token_out_vec_69[1];
    assign dep_chan_vld_69_22 = out_chan_dep_vld_vec_69[2];
    assign dep_chan_data_69_22 = out_chan_dep_data_69;
    assign token_69_22 = token_out_vec_69[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_10_x0_U0
    top_hls_deadlock_detect_unit #(264, 70, 3, 3) top_hls_deadlock_detect_unit_70 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_70),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_70),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_70),
        .token_in_vec(token_in_vec_70),
        .dl_detect_in(dl_detect_out),
        .origin(origin[70]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_70),
        .out_chan_dep_data(out_chan_dep_data_70),
        .token_out_vec(token_out_vec_70),
        .dl_detect_out(dl_in_vec[70]));

    assign proc_70_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0111_blk_n);
    assign proc_70_data_PIPO_blk[0] = 1'b0;
    assign proc_70_start_FIFO_blk[0] = 1'b0;
    assign proc_70_TLF_FIFO_blk[0] = 1'b0;
    assign proc_70_input_sync_blk[0] = 1'b0;
    assign proc_70_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_70[0] = dl_detect_out ? proc_dep_vld_vec_70_reg[0] : (proc_70_data_FIFO_blk[0] | proc_70_data_PIPO_blk[0] | proc_70_start_FIFO_blk[0] | proc_70_TLF_FIFO_blk[0] | proc_70_input_sync_blk[0] | proc_70_output_sync_blk[0]);
    assign proc_70_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_blk_n);
    assign proc_70_data_PIPO_blk[1] = 1'b0;
    assign proc_70_start_FIFO_blk[1] = 1'b0;
    assign proc_70_TLF_FIFO_blk[1] = 1'b0;
    assign proc_70_input_sync_blk[1] = 1'b0;
    assign proc_70_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_70[1] = dl_detect_out ? proc_dep_vld_vec_70_reg[1] : (proc_70_data_FIFO_blk[1] | proc_70_data_PIPO_blk[1] | proc_70_start_FIFO_blk[1] | proc_70_TLF_FIFO_blk[1] | proc_70_input_sync_blk[1] | proc_70_output_sync_blk[1]);
    assign proc_70_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_10_x0_U0.fifo_C_drain_PE_1_0_x084_blk_n);
    assign proc_70_data_PIPO_blk[2] = 1'b0;
    assign proc_70_start_FIFO_blk[2] = 1'b0;
    assign proc_70_TLF_FIFO_blk[2] = 1'b0;
    assign proc_70_input_sync_blk[2] = 1'b0;
    assign proc_70_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_70[2] = dl_detect_out ? proc_dep_vld_vec_70_reg[2] : (proc_70_data_FIFO_blk[2] | proc_70_data_PIPO_blk[2] | proc_70_start_FIFO_blk[2] | proc_70_TLF_FIFO_blk[2] | proc_70_input_sync_blk[2] | proc_70_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_70_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_70_reg <= proc_dep_vld_vec_70;
        end
    end
    assign in_chan_dep_vld_vec_70[0] = dep_chan_vld_20_70;
    assign in_chan_dep_data_vec_70[263 : 0] = dep_chan_data_20_70;
    assign token_in_vec_70[0] = token_20_70;
    assign in_chan_dep_vld_vec_70[1] = dep_chan_vld_69_70;
    assign in_chan_dep_data_vec_70[527 : 264] = dep_chan_data_69_70;
    assign token_in_vec_70[1] = token_69_70;
    assign in_chan_dep_vld_vec_70[2] = dep_chan_vld_71_70;
    assign in_chan_dep_data_vec_70[791 : 528] = dep_chan_data_71_70;
    assign token_in_vec_70[2] = token_71_70;
    assign dep_chan_vld_70_69 = out_chan_dep_vld_vec_70[0];
    assign dep_chan_data_70_69 = out_chan_dep_data_70;
    assign token_70_69 = token_out_vec_70[0];
    assign dep_chan_vld_70_71 = out_chan_dep_vld_vec_70[1];
    assign dep_chan_data_70_71 = out_chan_dep_data_70;
    assign token_70_71 = token_out_vec_70[1];
    assign dep_chan_vld_70_20 = out_chan_dep_vld_vec_70[2];
    assign dep_chan_data_70_20 = out_chan_dep_data_70;
    assign token_70_20 = token_out_vec_70[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_11_x0_U0
    top_hls_deadlock_detect_unit #(264, 71, 3, 3) top_hls_deadlock_detect_unit_71 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_71),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_71),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_71),
        .token_in_vec(token_in_vec_71),
        .dl_detect_in(dl_detect_out),
        .origin(origin[71]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_71),
        .out_chan_dep_data(out_chan_dep_data_71),
        .token_out_vec(token_out_vec_71),
        .dl_detect_out(dl_in_vec[71]));

    assign proc_71_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0110_blk_n);
    assign proc_71_data_PIPO_blk[0] = 1'b0;
    assign proc_71_start_FIFO_blk[0] = 1'b0;
    assign proc_71_TLF_FIFO_blk[0] = 1'b0;
    assign proc_71_input_sync_blk[0] = 1'b0;
    assign proc_71_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_71[0] = dl_detect_out ? proc_dep_vld_vec_71_reg[0] : (proc_71_data_FIFO_blk[0] | proc_71_data_PIPO_blk[0] | proc_71_start_FIFO_blk[0] | proc_71_TLF_FIFO_blk[0] | proc_71_input_sync_blk[0] | proc_71_output_sync_blk[0]);
    assign proc_71_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_blk_n);
    assign proc_71_data_PIPO_blk[1] = 1'b0;
    assign proc_71_start_FIFO_blk[1] = 1'b0;
    assign proc_71_TLF_FIFO_blk[1] = 1'b0;
    assign proc_71_input_sync_blk[1] = 1'b0;
    assign proc_71_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_71[1] = dl_detect_out ? proc_dep_vld_vec_71_reg[1] : (proc_71_data_FIFO_blk[1] | proc_71_data_PIPO_blk[1] | proc_71_start_FIFO_blk[1] | proc_71_TLF_FIFO_blk[1] | proc_71_input_sync_blk[1] | proc_71_output_sync_blk[1]);
    assign proc_71_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_11_x0_U0.fifo_C_drain_PE_0_0_x083_blk_n);
    assign proc_71_data_PIPO_blk[2] = 1'b0;
    assign proc_71_start_FIFO_blk[2] = 1'b0;
    assign proc_71_TLF_FIFO_blk[2] = 1'b0;
    assign proc_71_input_sync_blk[2] = 1'b0;
    assign proc_71_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_71[2] = dl_detect_out ? proc_dep_vld_vec_71_reg[2] : (proc_71_data_FIFO_blk[2] | proc_71_data_PIPO_blk[2] | proc_71_start_FIFO_blk[2] | proc_71_TLF_FIFO_blk[2] | proc_71_input_sync_blk[2] | proc_71_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_71_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_71_reg <= proc_dep_vld_vec_71;
        end
    end
    assign in_chan_dep_vld_vec_71[0] = dep_chan_vld_18_71;
    assign in_chan_dep_data_vec_71[263 : 0] = dep_chan_data_18_71;
    assign token_in_vec_71[0] = token_18_71;
    assign in_chan_dep_vld_vec_71[1] = dep_chan_vld_70_71;
    assign in_chan_dep_data_vec_71[527 : 264] = dep_chan_data_70_71;
    assign token_in_vec_71[1] = token_70_71;
    assign in_chan_dep_vld_vec_71[2] = dep_chan_vld_86_71;
    assign in_chan_dep_data_vec_71[791 : 528] = dep_chan_data_86_71;
    assign token_in_vec_71[2] = token_86_71;
    assign dep_chan_vld_71_70 = out_chan_dep_vld_vec_71[0];
    assign dep_chan_data_71_70 = out_chan_dep_data_71;
    assign token_71_70 = token_out_vec_71[0];
    assign dep_chan_vld_71_86 = out_chan_dep_vld_vec_71[1];
    assign dep_chan_data_71_86 = out_chan_dep_data_71;
    assign token_71_86 = token_out_vec_71[1];
    assign dep_chan_vld_71_18 = out_chan_dep_vld_vec_71[2];
    assign dep_chan_data_71_18 = out_chan_dep_data_71;
    assign token_71_18 = token_out_vec_71[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_1_x0_U0
    top_hls_deadlock_detect_unit #(264, 72, 2, 2) top_hls_deadlock_detect_unit_72 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_72),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_72),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_72),
        .token_in_vec(token_in_vec_72),
        .dl_detect_in(dl_detect_out),
        .origin(origin[72]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_72),
        .out_chan_dep_data(out_chan_dep_data_72),
        .token_out_vec(token_out_vec_72),
        .dl_detect_out(dl_in_vec[72]));

    assign proc_72_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_blk_n);
    assign proc_72_data_PIPO_blk[0] = 1'b0;
    assign proc_72_start_FIFO_blk[0] = 1'b0;
    assign proc_72_TLF_FIFO_blk[0] = 1'b0;
    assign proc_72_input_sync_blk[0] = 1'b0;
    assign proc_72_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_72[0] = dl_detect_out ? proc_dep_vld_vec_72_reg[0] : (proc_72_data_FIFO_blk[0] | proc_72_data_PIPO_blk[0] | proc_72_start_FIFO_blk[0] | proc_72_TLF_FIFO_blk[0] | proc_72_input_sync_blk[0] | proc_72_output_sync_blk[0]);
    assign proc_72_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_boundary_1_x0_U0.fifo_C_drain_PE_12_1_x0108_blk_n);
    assign proc_72_data_PIPO_blk[1] = 1'b0;
    assign proc_72_start_FIFO_blk[1] = 1'b0;
    assign proc_72_TLF_FIFO_blk[1] = 1'b0;
    assign proc_72_input_sync_blk[1] = 1'b0;
    assign proc_72_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_72[1] = dl_detect_out ? proc_dep_vld_vec_72_reg[1] : (proc_72_data_FIFO_blk[1] | proc_72_data_PIPO_blk[1] | proc_72_start_FIFO_blk[1] | proc_72_TLF_FIFO_blk[1] | proc_72_input_sync_blk[1] | proc_72_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_72_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_72_reg <= proc_dep_vld_vec_72;
        end
    end
    assign in_chan_dep_vld_vec_72[0] = dep_chan_vld_43_72;
    assign in_chan_dep_data_vec_72[263 : 0] = dep_chan_data_43_72;
    assign token_in_vec_72[0] = token_43_72;
    assign in_chan_dep_vld_vec_72[1] = dep_chan_vld_73_72;
    assign in_chan_dep_data_vec_72[527 : 264] = dep_chan_data_73_72;
    assign token_in_vec_72[1] = token_73_72;
    assign dep_chan_vld_72_73 = out_chan_dep_vld_vec_72[0];
    assign dep_chan_data_72_73 = out_chan_dep_data_72;
    assign token_72_73 = token_out_vec_72[0];
    assign dep_chan_vld_72_43 = out_chan_dep_vld_vec_72[1];
    assign dep_chan_data_72_43 = out_chan_dep_data_72;
    assign token_72_43 = token_out_vec_72[1];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_12_x0_U0
    top_hls_deadlock_detect_unit #(264, 73, 3, 3) top_hls_deadlock_detect_unit_73 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_73),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_73),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_73),
        .token_in_vec(token_in_vec_73),
        .dl_detect_in(dl_detect_out),
        .origin(origin[73]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_73),
        .out_chan_dep_data(out_chan_dep_data_73),
        .token_out_vec(token_out_vec_73),
        .dl_detect_out(dl_in_vec[73]));

    assign proc_73_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x0134_blk_n);
    assign proc_73_data_PIPO_blk[0] = 1'b0;
    assign proc_73_start_FIFO_blk[0] = 1'b0;
    assign proc_73_TLF_FIFO_blk[0] = 1'b0;
    assign proc_73_input_sync_blk[0] = 1'b0;
    assign proc_73_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_73[0] = dl_detect_out ? proc_dep_vld_vec_73_reg[0] : (proc_73_data_FIFO_blk[0] | proc_73_data_PIPO_blk[0] | proc_73_start_FIFO_blk[0] | proc_73_TLF_FIFO_blk[0] | proc_73_input_sync_blk[0] | proc_73_output_sync_blk[0]);
    assign proc_73_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_blk_n);
    assign proc_73_data_PIPO_blk[1] = 1'b0;
    assign proc_73_start_FIFO_blk[1] = 1'b0;
    assign proc_73_TLF_FIFO_blk[1] = 1'b0;
    assign proc_73_input_sync_blk[1] = 1'b0;
    assign proc_73_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_73[1] = dl_detect_out ? proc_dep_vld_vec_73_reg[1] : (proc_73_data_FIFO_blk[1] | proc_73_data_PIPO_blk[1] | proc_73_start_FIFO_blk[1] | proc_73_TLF_FIFO_blk[1] | proc_73_input_sync_blk[1] | proc_73_output_sync_blk[1]);
    assign proc_73_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_12_x0_U0.fifo_C_drain_PE_11_1_x0107_blk_n);
    assign proc_73_data_PIPO_blk[2] = 1'b0;
    assign proc_73_start_FIFO_blk[2] = 1'b0;
    assign proc_73_TLF_FIFO_blk[2] = 1'b0;
    assign proc_73_input_sync_blk[2] = 1'b0;
    assign proc_73_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_73[2] = dl_detect_out ? proc_dep_vld_vec_73_reg[2] : (proc_73_data_FIFO_blk[2] | proc_73_data_PIPO_blk[2] | proc_73_start_FIFO_blk[2] | proc_73_TLF_FIFO_blk[2] | proc_73_input_sync_blk[2] | proc_73_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_73_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_73_reg <= proc_dep_vld_vec_73;
        end
    end
    assign in_chan_dep_vld_vec_73[0] = dep_chan_vld_41_73;
    assign in_chan_dep_data_vec_73[263 : 0] = dep_chan_data_41_73;
    assign token_in_vec_73[0] = token_41_73;
    assign in_chan_dep_vld_vec_73[1] = dep_chan_vld_72_73;
    assign in_chan_dep_data_vec_73[527 : 264] = dep_chan_data_72_73;
    assign token_in_vec_73[1] = token_72_73;
    assign in_chan_dep_vld_vec_73[2] = dep_chan_vld_74_73;
    assign in_chan_dep_data_vec_73[791 : 528] = dep_chan_data_74_73;
    assign token_in_vec_73[2] = token_74_73;
    assign dep_chan_vld_73_72 = out_chan_dep_vld_vec_73[0];
    assign dep_chan_data_73_72 = out_chan_dep_data_73;
    assign token_73_72 = token_out_vec_73[0];
    assign dep_chan_vld_73_74 = out_chan_dep_vld_vec_73[1];
    assign dep_chan_data_73_74 = out_chan_dep_data_73;
    assign token_73_74 = token_out_vec_73[1];
    assign dep_chan_vld_73_41 = out_chan_dep_vld_vec_73[2];
    assign dep_chan_data_73_41 = out_chan_dep_data_73;
    assign token_73_41 = token_out_vec_73[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_13_x0_U0
    top_hls_deadlock_detect_unit #(264, 74, 3, 3) top_hls_deadlock_detect_unit_74 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_74),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_74),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_74),
        .token_in_vec(token_in_vec_74),
        .dl_detect_in(dl_detect_out),
        .origin(origin[74]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_74),
        .out_chan_dep_data(out_chan_dep_data_74),
        .token_out_vec(token_out_vec_74),
        .dl_detect_out(dl_in_vec[74]));

    assign proc_74_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x0133_blk_n);
    assign proc_74_data_PIPO_blk[0] = 1'b0;
    assign proc_74_start_FIFO_blk[0] = 1'b0;
    assign proc_74_TLF_FIFO_blk[0] = 1'b0;
    assign proc_74_input_sync_blk[0] = 1'b0;
    assign proc_74_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_74[0] = dl_detect_out ? proc_dep_vld_vec_74_reg[0] : (proc_74_data_FIFO_blk[0] | proc_74_data_PIPO_blk[0] | proc_74_start_FIFO_blk[0] | proc_74_TLF_FIFO_blk[0] | proc_74_input_sync_blk[0] | proc_74_output_sync_blk[0]);
    assign proc_74_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_blk_n);
    assign proc_74_data_PIPO_blk[1] = 1'b0;
    assign proc_74_start_FIFO_blk[1] = 1'b0;
    assign proc_74_TLF_FIFO_blk[1] = 1'b0;
    assign proc_74_input_sync_blk[1] = 1'b0;
    assign proc_74_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_74[1] = dl_detect_out ? proc_dep_vld_vec_74_reg[1] : (proc_74_data_FIFO_blk[1] | proc_74_data_PIPO_blk[1] | proc_74_start_FIFO_blk[1] | proc_74_TLF_FIFO_blk[1] | proc_74_input_sync_blk[1] | proc_74_output_sync_blk[1]);
    assign proc_74_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_13_x0_U0.fifo_C_drain_PE_10_1_x0106_blk_n);
    assign proc_74_data_PIPO_blk[2] = 1'b0;
    assign proc_74_start_FIFO_blk[2] = 1'b0;
    assign proc_74_TLF_FIFO_blk[2] = 1'b0;
    assign proc_74_input_sync_blk[2] = 1'b0;
    assign proc_74_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_74[2] = dl_detect_out ? proc_dep_vld_vec_74_reg[2] : (proc_74_data_FIFO_blk[2] | proc_74_data_PIPO_blk[2] | proc_74_start_FIFO_blk[2] | proc_74_TLF_FIFO_blk[2] | proc_74_input_sync_blk[2] | proc_74_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_74_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_74_reg <= proc_dep_vld_vec_74;
        end
    end
    assign in_chan_dep_vld_vec_74[0] = dep_chan_vld_39_74;
    assign in_chan_dep_data_vec_74[263 : 0] = dep_chan_data_39_74;
    assign token_in_vec_74[0] = token_39_74;
    assign in_chan_dep_vld_vec_74[1] = dep_chan_vld_73_74;
    assign in_chan_dep_data_vec_74[527 : 264] = dep_chan_data_73_74;
    assign token_in_vec_74[1] = token_73_74;
    assign in_chan_dep_vld_vec_74[2] = dep_chan_vld_75_74;
    assign in_chan_dep_data_vec_74[791 : 528] = dep_chan_data_75_74;
    assign token_in_vec_74[2] = token_75_74;
    assign dep_chan_vld_74_73 = out_chan_dep_vld_vec_74[0];
    assign dep_chan_data_74_73 = out_chan_dep_data_74;
    assign token_74_73 = token_out_vec_74[0];
    assign dep_chan_vld_74_75 = out_chan_dep_vld_vec_74[1];
    assign dep_chan_data_74_75 = out_chan_dep_data_74;
    assign token_74_75 = token_out_vec_74[1];
    assign dep_chan_vld_74_39 = out_chan_dep_vld_vec_74[2];
    assign dep_chan_data_74_39 = out_chan_dep_data_74;
    assign token_74_39 = token_out_vec_74[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_14_x0_U0
    top_hls_deadlock_detect_unit #(264, 75, 3, 3) top_hls_deadlock_detect_unit_75 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_75),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_75),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_75),
        .token_in_vec(token_in_vec_75),
        .dl_detect_in(dl_detect_out),
        .origin(origin[75]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_75),
        .out_chan_dep_data(out_chan_dep_data_75),
        .token_out_vec(token_out_vec_75),
        .dl_detect_out(dl_in_vec[75]));

    assign proc_75_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x0132_blk_n);
    assign proc_75_data_PIPO_blk[0] = 1'b0;
    assign proc_75_start_FIFO_blk[0] = 1'b0;
    assign proc_75_TLF_FIFO_blk[0] = 1'b0;
    assign proc_75_input_sync_blk[0] = 1'b0;
    assign proc_75_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_75[0] = dl_detect_out ? proc_dep_vld_vec_75_reg[0] : (proc_75_data_FIFO_blk[0] | proc_75_data_PIPO_blk[0] | proc_75_start_FIFO_blk[0] | proc_75_TLF_FIFO_blk[0] | proc_75_input_sync_blk[0] | proc_75_output_sync_blk[0]);
    assign proc_75_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_blk_n);
    assign proc_75_data_PIPO_blk[1] = 1'b0;
    assign proc_75_start_FIFO_blk[1] = 1'b0;
    assign proc_75_TLF_FIFO_blk[1] = 1'b0;
    assign proc_75_input_sync_blk[1] = 1'b0;
    assign proc_75_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_75[1] = dl_detect_out ? proc_dep_vld_vec_75_reg[1] : (proc_75_data_FIFO_blk[1] | proc_75_data_PIPO_blk[1] | proc_75_start_FIFO_blk[1] | proc_75_TLF_FIFO_blk[1] | proc_75_input_sync_blk[1] | proc_75_output_sync_blk[1]);
    assign proc_75_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_14_x0_U0.fifo_C_drain_PE_9_1_x0105_blk_n);
    assign proc_75_data_PIPO_blk[2] = 1'b0;
    assign proc_75_start_FIFO_blk[2] = 1'b0;
    assign proc_75_TLF_FIFO_blk[2] = 1'b0;
    assign proc_75_input_sync_blk[2] = 1'b0;
    assign proc_75_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_75[2] = dl_detect_out ? proc_dep_vld_vec_75_reg[2] : (proc_75_data_FIFO_blk[2] | proc_75_data_PIPO_blk[2] | proc_75_start_FIFO_blk[2] | proc_75_TLF_FIFO_blk[2] | proc_75_input_sync_blk[2] | proc_75_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_75_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_75_reg <= proc_dep_vld_vec_75;
        end
    end
    assign in_chan_dep_vld_vec_75[0] = dep_chan_vld_37_75;
    assign in_chan_dep_data_vec_75[263 : 0] = dep_chan_data_37_75;
    assign token_in_vec_75[0] = token_37_75;
    assign in_chan_dep_vld_vec_75[1] = dep_chan_vld_74_75;
    assign in_chan_dep_data_vec_75[527 : 264] = dep_chan_data_74_75;
    assign token_in_vec_75[1] = token_74_75;
    assign in_chan_dep_vld_vec_75[2] = dep_chan_vld_76_75;
    assign in_chan_dep_data_vec_75[791 : 528] = dep_chan_data_76_75;
    assign token_in_vec_75[2] = token_76_75;
    assign dep_chan_vld_75_74 = out_chan_dep_vld_vec_75[0];
    assign dep_chan_data_75_74 = out_chan_dep_data_75;
    assign token_75_74 = token_out_vec_75[0];
    assign dep_chan_vld_75_76 = out_chan_dep_vld_vec_75[1];
    assign dep_chan_data_75_76 = out_chan_dep_data_75;
    assign token_75_76 = token_out_vec_75[1];
    assign dep_chan_vld_75_37 = out_chan_dep_vld_vec_75[2];
    assign dep_chan_data_75_37 = out_chan_dep_data_75;
    assign token_75_37 = token_out_vec_75[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_15_x0_U0
    top_hls_deadlock_detect_unit #(264, 76, 3, 3) top_hls_deadlock_detect_unit_76 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_76),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_76),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_76),
        .token_in_vec(token_in_vec_76),
        .dl_detect_in(dl_detect_out),
        .origin(origin[76]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_76),
        .out_chan_dep_data(out_chan_dep_data_76),
        .token_out_vec(token_out_vec_76),
        .dl_detect_out(dl_in_vec[76]));

    assign proc_76_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_blk_n);
    assign proc_76_data_PIPO_blk[0] = 1'b0;
    assign proc_76_start_FIFO_blk[0] = 1'b0;
    assign proc_76_TLF_FIFO_blk[0] = 1'b0;
    assign proc_76_input_sync_blk[0] = 1'b0;
    assign proc_76_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_76[0] = dl_detect_out ? proc_dep_vld_vec_76_reg[0] : (proc_76_data_FIFO_blk[0] | proc_76_data_PIPO_blk[0] | proc_76_start_FIFO_blk[0] | proc_76_TLF_FIFO_blk[0] | proc_76_input_sync_blk[0] | proc_76_output_sync_blk[0]);
    assign proc_76_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_blk_n);
    assign proc_76_data_PIPO_blk[1] = 1'b0;
    assign proc_76_start_FIFO_blk[1] = 1'b0;
    assign proc_76_TLF_FIFO_blk[1] = 1'b0;
    assign proc_76_input_sync_blk[1] = 1'b0;
    assign proc_76_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_76[1] = dl_detect_out ? proc_dep_vld_vec_76_reg[1] : (proc_76_data_FIFO_blk[1] | proc_76_data_PIPO_blk[1] | proc_76_start_FIFO_blk[1] | proc_76_TLF_FIFO_blk[1] | proc_76_input_sync_blk[1] | proc_76_output_sync_blk[1]);
    assign proc_76_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_15_x0_U0.fifo_C_drain_PE_8_1_x0104_blk_n);
    assign proc_76_data_PIPO_blk[2] = 1'b0;
    assign proc_76_start_FIFO_blk[2] = 1'b0;
    assign proc_76_TLF_FIFO_blk[2] = 1'b0;
    assign proc_76_input_sync_blk[2] = 1'b0;
    assign proc_76_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_76[2] = dl_detect_out ? proc_dep_vld_vec_76_reg[2] : (proc_76_data_FIFO_blk[2] | proc_76_data_PIPO_blk[2] | proc_76_start_FIFO_blk[2] | proc_76_TLF_FIFO_blk[2] | proc_76_input_sync_blk[2] | proc_76_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_76_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_76_reg <= proc_dep_vld_vec_76;
        end
    end
    assign in_chan_dep_vld_vec_76[0] = dep_chan_vld_35_76;
    assign in_chan_dep_data_vec_76[263 : 0] = dep_chan_data_35_76;
    assign token_in_vec_76[0] = token_35_76;
    assign in_chan_dep_vld_vec_76[1] = dep_chan_vld_75_76;
    assign in_chan_dep_data_vec_76[527 : 264] = dep_chan_data_75_76;
    assign token_in_vec_76[1] = token_75_76;
    assign in_chan_dep_vld_vec_76[2] = dep_chan_vld_77_76;
    assign in_chan_dep_data_vec_76[791 : 528] = dep_chan_data_77_76;
    assign token_in_vec_76[2] = token_77_76;
    assign dep_chan_vld_76_75 = out_chan_dep_vld_vec_76[0];
    assign dep_chan_data_76_75 = out_chan_dep_data_76;
    assign token_76_75 = token_out_vec_76[0];
    assign dep_chan_vld_76_77 = out_chan_dep_vld_vec_76[1];
    assign dep_chan_data_76_77 = out_chan_dep_data_76;
    assign token_76_77 = token_out_vec_76[1];
    assign dep_chan_vld_76_35 = out_chan_dep_vld_vec_76[2];
    assign dep_chan_data_76_35 = out_chan_dep_data_76;
    assign token_76_35 = token_out_vec_76[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_16_x0_U0
    top_hls_deadlock_detect_unit #(264, 77, 3, 3) top_hls_deadlock_detect_unit_77 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_77),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_77),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_77),
        .token_in_vec(token_in_vec_77),
        .dl_detect_in(dl_detect_out),
        .origin(origin[77]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_77),
        .out_chan_dep_data(out_chan_dep_data_77),
        .token_out_vec(token_out_vec_77),
        .dl_detect_out(dl_in_vec[77]));

    assign proc_77_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_blk_n);
    assign proc_77_data_PIPO_blk[0] = 1'b0;
    assign proc_77_start_FIFO_blk[0] = 1'b0;
    assign proc_77_TLF_FIFO_blk[0] = 1'b0;
    assign proc_77_input_sync_blk[0] = 1'b0;
    assign proc_77_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_77[0] = dl_detect_out ? proc_dep_vld_vec_77_reg[0] : (proc_77_data_FIFO_blk[0] | proc_77_data_PIPO_blk[0] | proc_77_start_FIFO_blk[0] | proc_77_TLF_FIFO_blk[0] | proc_77_input_sync_blk[0] | proc_77_output_sync_blk[0]);
    assign proc_77_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_blk_n);
    assign proc_77_data_PIPO_blk[1] = 1'b0;
    assign proc_77_start_FIFO_blk[1] = 1'b0;
    assign proc_77_TLF_FIFO_blk[1] = 1'b0;
    assign proc_77_input_sync_blk[1] = 1'b0;
    assign proc_77_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_77[1] = dl_detect_out ? proc_dep_vld_vec_77_reg[1] : (proc_77_data_FIFO_blk[1] | proc_77_data_PIPO_blk[1] | proc_77_start_FIFO_blk[1] | proc_77_TLF_FIFO_blk[1] | proc_77_input_sync_blk[1] | proc_77_output_sync_blk[1]);
    assign proc_77_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_16_x0_U0.fifo_C_drain_PE_7_1_x0103_blk_n);
    assign proc_77_data_PIPO_blk[2] = 1'b0;
    assign proc_77_start_FIFO_blk[2] = 1'b0;
    assign proc_77_TLF_FIFO_blk[2] = 1'b0;
    assign proc_77_input_sync_blk[2] = 1'b0;
    assign proc_77_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_77[2] = dl_detect_out ? proc_dep_vld_vec_77_reg[2] : (proc_77_data_FIFO_blk[2] | proc_77_data_PIPO_blk[2] | proc_77_start_FIFO_blk[2] | proc_77_TLF_FIFO_blk[2] | proc_77_input_sync_blk[2] | proc_77_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_77_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_77_reg <= proc_dep_vld_vec_77;
        end
    end
    assign in_chan_dep_vld_vec_77[0] = dep_chan_vld_33_77;
    assign in_chan_dep_data_vec_77[263 : 0] = dep_chan_data_33_77;
    assign token_in_vec_77[0] = token_33_77;
    assign in_chan_dep_vld_vec_77[1] = dep_chan_vld_76_77;
    assign in_chan_dep_data_vec_77[527 : 264] = dep_chan_data_76_77;
    assign token_in_vec_77[1] = token_76_77;
    assign in_chan_dep_vld_vec_77[2] = dep_chan_vld_78_77;
    assign in_chan_dep_data_vec_77[791 : 528] = dep_chan_data_78_77;
    assign token_in_vec_77[2] = token_78_77;
    assign dep_chan_vld_77_76 = out_chan_dep_vld_vec_77[0];
    assign dep_chan_data_77_76 = out_chan_dep_data_77;
    assign token_77_76 = token_out_vec_77[0];
    assign dep_chan_vld_77_78 = out_chan_dep_vld_vec_77[1];
    assign dep_chan_data_77_78 = out_chan_dep_data_77;
    assign token_77_78 = token_out_vec_77[1];
    assign dep_chan_vld_77_33 = out_chan_dep_vld_vec_77[2];
    assign dep_chan_data_77_33 = out_chan_dep_data_77;
    assign token_77_33 = token_out_vec_77[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_17_x0_U0
    top_hls_deadlock_detect_unit #(264, 78, 3, 3) top_hls_deadlock_detect_unit_78 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_78),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_78),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_78),
        .token_in_vec(token_in_vec_78),
        .dl_detect_in(dl_detect_out),
        .origin(origin[78]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_78),
        .out_chan_dep_data(out_chan_dep_data_78),
        .token_out_vec(token_out_vec_78),
        .dl_detect_out(dl_in_vec[78]));

    assign proc_78_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0129_blk_n);
    assign proc_78_data_PIPO_blk[0] = 1'b0;
    assign proc_78_start_FIFO_blk[0] = 1'b0;
    assign proc_78_TLF_FIFO_blk[0] = 1'b0;
    assign proc_78_input_sync_blk[0] = 1'b0;
    assign proc_78_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_78[0] = dl_detect_out ? proc_dep_vld_vec_78_reg[0] : (proc_78_data_FIFO_blk[0] | proc_78_data_PIPO_blk[0] | proc_78_start_FIFO_blk[0] | proc_78_TLF_FIFO_blk[0] | proc_78_input_sync_blk[0] | proc_78_output_sync_blk[0]);
    assign proc_78_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_blk_n);
    assign proc_78_data_PIPO_blk[1] = 1'b0;
    assign proc_78_start_FIFO_blk[1] = 1'b0;
    assign proc_78_TLF_FIFO_blk[1] = 1'b0;
    assign proc_78_input_sync_blk[1] = 1'b0;
    assign proc_78_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_78[1] = dl_detect_out ? proc_dep_vld_vec_78_reg[1] : (proc_78_data_FIFO_blk[1] | proc_78_data_PIPO_blk[1] | proc_78_start_FIFO_blk[1] | proc_78_TLF_FIFO_blk[1] | proc_78_input_sync_blk[1] | proc_78_output_sync_blk[1]);
    assign proc_78_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_17_x0_U0.fifo_C_drain_PE_6_1_x0102_blk_n);
    assign proc_78_data_PIPO_blk[2] = 1'b0;
    assign proc_78_start_FIFO_blk[2] = 1'b0;
    assign proc_78_TLF_FIFO_blk[2] = 1'b0;
    assign proc_78_input_sync_blk[2] = 1'b0;
    assign proc_78_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_78[2] = dl_detect_out ? proc_dep_vld_vec_78_reg[2] : (proc_78_data_FIFO_blk[2] | proc_78_data_PIPO_blk[2] | proc_78_start_FIFO_blk[2] | proc_78_TLF_FIFO_blk[2] | proc_78_input_sync_blk[2] | proc_78_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_78_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_78_reg <= proc_dep_vld_vec_78;
        end
    end
    assign in_chan_dep_vld_vec_78[0] = dep_chan_vld_31_78;
    assign in_chan_dep_data_vec_78[263 : 0] = dep_chan_data_31_78;
    assign token_in_vec_78[0] = token_31_78;
    assign in_chan_dep_vld_vec_78[1] = dep_chan_vld_77_78;
    assign in_chan_dep_data_vec_78[527 : 264] = dep_chan_data_77_78;
    assign token_in_vec_78[1] = token_77_78;
    assign in_chan_dep_vld_vec_78[2] = dep_chan_vld_79_78;
    assign in_chan_dep_data_vec_78[791 : 528] = dep_chan_data_79_78;
    assign token_in_vec_78[2] = token_79_78;
    assign dep_chan_vld_78_77 = out_chan_dep_vld_vec_78[0];
    assign dep_chan_data_78_77 = out_chan_dep_data_78;
    assign token_78_77 = token_out_vec_78[0];
    assign dep_chan_vld_78_79 = out_chan_dep_vld_vec_78[1];
    assign dep_chan_data_78_79 = out_chan_dep_data_78;
    assign token_78_79 = token_out_vec_78[1];
    assign dep_chan_vld_78_31 = out_chan_dep_vld_vec_78[2];
    assign dep_chan_data_78_31 = out_chan_dep_data_78;
    assign token_78_31 = token_out_vec_78[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_18_x0_U0
    top_hls_deadlock_detect_unit #(264, 79, 3, 3) top_hls_deadlock_detect_unit_79 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_79),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_79),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_79),
        .token_in_vec(token_in_vec_79),
        .dl_detect_in(dl_detect_out),
        .origin(origin[79]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_79),
        .out_chan_dep_data(out_chan_dep_data_79),
        .token_out_vec(token_out_vec_79),
        .dl_detect_out(dl_in_vec[79]));

    assign proc_79_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0128_blk_n);
    assign proc_79_data_PIPO_blk[0] = 1'b0;
    assign proc_79_start_FIFO_blk[0] = 1'b0;
    assign proc_79_TLF_FIFO_blk[0] = 1'b0;
    assign proc_79_input_sync_blk[0] = 1'b0;
    assign proc_79_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_79[0] = dl_detect_out ? proc_dep_vld_vec_79_reg[0] : (proc_79_data_FIFO_blk[0] | proc_79_data_PIPO_blk[0] | proc_79_start_FIFO_blk[0] | proc_79_TLF_FIFO_blk[0] | proc_79_input_sync_blk[0] | proc_79_output_sync_blk[0]);
    assign proc_79_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_blk_n);
    assign proc_79_data_PIPO_blk[1] = 1'b0;
    assign proc_79_start_FIFO_blk[1] = 1'b0;
    assign proc_79_TLF_FIFO_blk[1] = 1'b0;
    assign proc_79_input_sync_blk[1] = 1'b0;
    assign proc_79_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_79[1] = dl_detect_out ? proc_dep_vld_vec_79_reg[1] : (proc_79_data_FIFO_blk[1] | proc_79_data_PIPO_blk[1] | proc_79_start_FIFO_blk[1] | proc_79_TLF_FIFO_blk[1] | proc_79_input_sync_blk[1] | proc_79_output_sync_blk[1]);
    assign proc_79_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_18_x0_U0.fifo_C_drain_PE_5_1_x0101_blk_n);
    assign proc_79_data_PIPO_blk[2] = 1'b0;
    assign proc_79_start_FIFO_blk[2] = 1'b0;
    assign proc_79_TLF_FIFO_blk[2] = 1'b0;
    assign proc_79_input_sync_blk[2] = 1'b0;
    assign proc_79_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_79[2] = dl_detect_out ? proc_dep_vld_vec_79_reg[2] : (proc_79_data_FIFO_blk[2] | proc_79_data_PIPO_blk[2] | proc_79_start_FIFO_blk[2] | proc_79_TLF_FIFO_blk[2] | proc_79_input_sync_blk[2] | proc_79_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_79_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_79_reg <= proc_dep_vld_vec_79;
        end
    end
    assign in_chan_dep_vld_vec_79[0] = dep_chan_vld_29_79;
    assign in_chan_dep_data_vec_79[263 : 0] = dep_chan_data_29_79;
    assign token_in_vec_79[0] = token_29_79;
    assign in_chan_dep_vld_vec_79[1] = dep_chan_vld_78_79;
    assign in_chan_dep_data_vec_79[527 : 264] = dep_chan_data_78_79;
    assign token_in_vec_79[1] = token_78_79;
    assign in_chan_dep_vld_vec_79[2] = dep_chan_vld_80_79;
    assign in_chan_dep_data_vec_79[791 : 528] = dep_chan_data_80_79;
    assign token_in_vec_79[2] = token_80_79;
    assign dep_chan_vld_79_78 = out_chan_dep_vld_vec_79[0];
    assign dep_chan_data_79_78 = out_chan_dep_data_79;
    assign token_79_78 = token_out_vec_79[0];
    assign dep_chan_vld_79_80 = out_chan_dep_vld_vec_79[1];
    assign dep_chan_data_79_80 = out_chan_dep_data_79;
    assign token_79_80 = token_out_vec_79[1];
    assign dep_chan_vld_79_29 = out_chan_dep_vld_vec_79[2];
    assign dep_chan_data_79_29 = out_chan_dep_data_79;
    assign token_79_29 = token_out_vec_79[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_19_x0_U0
    top_hls_deadlock_detect_unit #(264, 80, 3, 3) top_hls_deadlock_detect_unit_80 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_80),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_80),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_80),
        .token_in_vec(token_in_vec_80),
        .dl_detect_in(dl_detect_out),
        .origin(origin[80]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_80),
        .out_chan_dep_data(out_chan_dep_data_80),
        .token_out_vec(token_out_vec_80),
        .dl_detect_out(dl_in_vec[80]));

    assign proc_80_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0127_blk_n);
    assign proc_80_data_PIPO_blk[0] = 1'b0;
    assign proc_80_start_FIFO_blk[0] = 1'b0;
    assign proc_80_TLF_FIFO_blk[0] = 1'b0;
    assign proc_80_input_sync_blk[0] = 1'b0;
    assign proc_80_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_80[0] = dl_detect_out ? proc_dep_vld_vec_80_reg[0] : (proc_80_data_FIFO_blk[0] | proc_80_data_PIPO_blk[0] | proc_80_start_FIFO_blk[0] | proc_80_TLF_FIFO_blk[0] | proc_80_input_sync_blk[0] | proc_80_output_sync_blk[0]);
    assign proc_80_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_blk_n);
    assign proc_80_data_PIPO_blk[1] = 1'b0;
    assign proc_80_start_FIFO_blk[1] = 1'b0;
    assign proc_80_TLF_FIFO_blk[1] = 1'b0;
    assign proc_80_input_sync_blk[1] = 1'b0;
    assign proc_80_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_80[1] = dl_detect_out ? proc_dep_vld_vec_80_reg[1] : (proc_80_data_FIFO_blk[1] | proc_80_data_PIPO_blk[1] | proc_80_start_FIFO_blk[1] | proc_80_TLF_FIFO_blk[1] | proc_80_input_sync_blk[1] | proc_80_output_sync_blk[1]);
    assign proc_80_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_19_x0_U0.fifo_C_drain_PE_4_1_x0100_blk_n);
    assign proc_80_data_PIPO_blk[2] = 1'b0;
    assign proc_80_start_FIFO_blk[2] = 1'b0;
    assign proc_80_TLF_FIFO_blk[2] = 1'b0;
    assign proc_80_input_sync_blk[2] = 1'b0;
    assign proc_80_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_80[2] = dl_detect_out ? proc_dep_vld_vec_80_reg[2] : (proc_80_data_FIFO_blk[2] | proc_80_data_PIPO_blk[2] | proc_80_start_FIFO_blk[2] | proc_80_TLF_FIFO_blk[2] | proc_80_input_sync_blk[2] | proc_80_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_80_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_80_reg <= proc_dep_vld_vec_80;
        end
    end
    assign in_chan_dep_vld_vec_80[0] = dep_chan_vld_27_80;
    assign in_chan_dep_data_vec_80[263 : 0] = dep_chan_data_27_80;
    assign token_in_vec_80[0] = token_27_80;
    assign in_chan_dep_vld_vec_80[1] = dep_chan_vld_79_80;
    assign in_chan_dep_data_vec_80[527 : 264] = dep_chan_data_79_80;
    assign token_in_vec_80[1] = token_79_80;
    assign in_chan_dep_vld_vec_80[2] = dep_chan_vld_81_80;
    assign in_chan_dep_data_vec_80[791 : 528] = dep_chan_data_81_80;
    assign token_in_vec_80[2] = token_81_80;
    assign dep_chan_vld_80_79 = out_chan_dep_vld_vec_80[0];
    assign dep_chan_data_80_79 = out_chan_dep_data_80;
    assign token_80_79 = token_out_vec_80[0];
    assign dep_chan_vld_80_81 = out_chan_dep_vld_vec_80[1];
    assign dep_chan_data_80_81 = out_chan_dep_data_80;
    assign token_80_81 = token_out_vec_80[1];
    assign dep_chan_vld_80_27 = out_chan_dep_vld_vec_80[2];
    assign dep_chan_data_80_27 = out_chan_dep_data_80;
    assign token_80_27 = token_out_vec_80[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_20_x0_U0
    top_hls_deadlock_detect_unit #(264, 81, 3, 3) top_hls_deadlock_detect_unit_81 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_81),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_81),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_81),
        .token_in_vec(token_in_vec_81),
        .dl_detect_in(dl_detect_out),
        .origin(origin[81]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_81),
        .out_chan_dep_data(out_chan_dep_data_81),
        .token_out_vec(token_out_vec_81),
        .dl_detect_out(dl_in_vec[81]));

    assign proc_81_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0126_blk_n);
    assign proc_81_data_PIPO_blk[0] = 1'b0;
    assign proc_81_start_FIFO_blk[0] = 1'b0;
    assign proc_81_TLF_FIFO_blk[0] = 1'b0;
    assign proc_81_input_sync_blk[0] = 1'b0;
    assign proc_81_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_81[0] = dl_detect_out ? proc_dep_vld_vec_81_reg[0] : (proc_81_data_FIFO_blk[0] | proc_81_data_PIPO_blk[0] | proc_81_start_FIFO_blk[0] | proc_81_TLF_FIFO_blk[0] | proc_81_input_sync_blk[0] | proc_81_output_sync_blk[0]);
    assign proc_81_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_blk_n);
    assign proc_81_data_PIPO_blk[1] = 1'b0;
    assign proc_81_start_FIFO_blk[1] = 1'b0;
    assign proc_81_TLF_FIFO_blk[1] = 1'b0;
    assign proc_81_input_sync_blk[1] = 1'b0;
    assign proc_81_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_81[1] = dl_detect_out ? proc_dep_vld_vec_81_reg[1] : (proc_81_data_FIFO_blk[1] | proc_81_data_PIPO_blk[1] | proc_81_start_FIFO_blk[1] | proc_81_TLF_FIFO_blk[1] | proc_81_input_sync_blk[1] | proc_81_output_sync_blk[1]);
    assign proc_81_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_20_x0_U0.fifo_C_drain_PE_3_1_x099_blk_n);
    assign proc_81_data_PIPO_blk[2] = 1'b0;
    assign proc_81_start_FIFO_blk[2] = 1'b0;
    assign proc_81_TLF_FIFO_blk[2] = 1'b0;
    assign proc_81_input_sync_blk[2] = 1'b0;
    assign proc_81_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_81[2] = dl_detect_out ? proc_dep_vld_vec_81_reg[2] : (proc_81_data_FIFO_blk[2] | proc_81_data_PIPO_blk[2] | proc_81_start_FIFO_blk[2] | proc_81_TLF_FIFO_blk[2] | proc_81_input_sync_blk[2] | proc_81_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_81_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_81_reg <= proc_dep_vld_vec_81;
        end
    end
    assign in_chan_dep_vld_vec_81[0] = dep_chan_vld_25_81;
    assign in_chan_dep_data_vec_81[263 : 0] = dep_chan_data_25_81;
    assign token_in_vec_81[0] = token_25_81;
    assign in_chan_dep_vld_vec_81[1] = dep_chan_vld_80_81;
    assign in_chan_dep_data_vec_81[527 : 264] = dep_chan_data_80_81;
    assign token_in_vec_81[1] = token_80_81;
    assign in_chan_dep_vld_vec_81[2] = dep_chan_vld_82_81;
    assign in_chan_dep_data_vec_81[791 : 528] = dep_chan_data_82_81;
    assign token_in_vec_81[2] = token_82_81;
    assign dep_chan_vld_81_80 = out_chan_dep_vld_vec_81[0];
    assign dep_chan_data_81_80 = out_chan_dep_data_81;
    assign token_81_80 = token_out_vec_81[0];
    assign dep_chan_vld_81_82 = out_chan_dep_vld_vec_81[1];
    assign dep_chan_data_81_82 = out_chan_dep_data_81;
    assign token_81_82 = token_out_vec_81[1];
    assign dep_chan_vld_81_25 = out_chan_dep_vld_vec_81[2];
    assign dep_chan_data_81_25 = out_chan_dep_data_81;
    assign token_81_25 = token_out_vec_81[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_21_x0_U0
    top_hls_deadlock_detect_unit #(264, 82, 3, 3) top_hls_deadlock_detect_unit_82 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_82),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_82),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_82),
        .token_in_vec(token_in_vec_82),
        .dl_detect_in(dl_detect_out),
        .origin(origin[82]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_82),
        .out_chan_dep_data(out_chan_dep_data_82),
        .token_out_vec(token_out_vec_82),
        .dl_detect_out(dl_in_vec[82]));

    assign proc_82_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0125_blk_n);
    assign proc_82_data_PIPO_blk[0] = 1'b0;
    assign proc_82_start_FIFO_blk[0] = 1'b0;
    assign proc_82_TLF_FIFO_blk[0] = 1'b0;
    assign proc_82_input_sync_blk[0] = 1'b0;
    assign proc_82_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_82[0] = dl_detect_out ? proc_dep_vld_vec_82_reg[0] : (proc_82_data_FIFO_blk[0] | proc_82_data_PIPO_blk[0] | proc_82_start_FIFO_blk[0] | proc_82_TLF_FIFO_blk[0] | proc_82_input_sync_blk[0] | proc_82_output_sync_blk[0]);
    assign proc_82_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_blk_n);
    assign proc_82_data_PIPO_blk[1] = 1'b0;
    assign proc_82_start_FIFO_blk[1] = 1'b0;
    assign proc_82_TLF_FIFO_blk[1] = 1'b0;
    assign proc_82_input_sync_blk[1] = 1'b0;
    assign proc_82_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_82[1] = dl_detect_out ? proc_dep_vld_vec_82_reg[1] : (proc_82_data_FIFO_blk[1] | proc_82_data_PIPO_blk[1] | proc_82_start_FIFO_blk[1] | proc_82_TLF_FIFO_blk[1] | proc_82_input_sync_blk[1] | proc_82_output_sync_blk[1]);
    assign proc_82_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_21_x0_U0.fifo_C_drain_PE_2_1_x098_blk_n);
    assign proc_82_data_PIPO_blk[2] = 1'b0;
    assign proc_82_start_FIFO_blk[2] = 1'b0;
    assign proc_82_TLF_FIFO_blk[2] = 1'b0;
    assign proc_82_input_sync_blk[2] = 1'b0;
    assign proc_82_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_82[2] = dl_detect_out ? proc_dep_vld_vec_82_reg[2] : (proc_82_data_FIFO_blk[2] | proc_82_data_PIPO_blk[2] | proc_82_start_FIFO_blk[2] | proc_82_TLF_FIFO_blk[2] | proc_82_input_sync_blk[2] | proc_82_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_82_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_82_reg <= proc_dep_vld_vec_82;
        end
    end
    assign in_chan_dep_vld_vec_82[0] = dep_chan_vld_23_82;
    assign in_chan_dep_data_vec_82[263 : 0] = dep_chan_data_23_82;
    assign token_in_vec_82[0] = token_23_82;
    assign in_chan_dep_vld_vec_82[1] = dep_chan_vld_81_82;
    assign in_chan_dep_data_vec_82[527 : 264] = dep_chan_data_81_82;
    assign token_in_vec_82[1] = token_81_82;
    assign in_chan_dep_vld_vec_82[2] = dep_chan_vld_83_82;
    assign in_chan_dep_data_vec_82[791 : 528] = dep_chan_data_83_82;
    assign token_in_vec_82[2] = token_83_82;
    assign dep_chan_vld_82_81 = out_chan_dep_vld_vec_82[0];
    assign dep_chan_data_82_81 = out_chan_dep_data_82;
    assign token_82_81 = token_out_vec_82[0];
    assign dep_chan_vld_82_83 = out_chan_dep_vld_vec_82[1];
    assign dep_chan_data_82_83 = out_chan_dep_data_82;
    assign token_82_83 = token_out_vec_82[1];
    assign dep_chan_vld_82_23 = out_chan_dep_vld_vec_82[2];
    assign dep_chan_data_82_23 = out_chan_dep_data_82;
    assign token_82_23 = token_out_vec_82[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_22_x0_U0
    top_hls_deadlock_detect_unit #(264, 83, 3, 3) top_hls_deadlock_detect_unit_83 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_83),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_83),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_83),
        .token_in_vec(token_in_vec_83),
        .dl_detect_in(dl_detect_out),
        .origin(origin[83]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_83),
        .out_chan_dep_data(out_chan_dep_data_83),
        .token_out_vec(token_out_vec_83),
        .dl_detect_out(dl_in_vec[83]));

    assign proc_83_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0124_blk_n);
    assign proc_83_data_PIPO_blk[0] = 1'b0;
    assign proc_83_start_FIFO_blk[0] = 1'b0;
    assign proc_83_TLF_FIFO_blk[0] = 1'b0;
    assign proc_83_input_sync_blk[0] = 1'b0;
    assign proc_83_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_83[0] = dl_detect_out ? proc_dep_vld_vec_83_reg[0] : (proc_83_data_FIFO_blk[0] | proc_83_data_PIPO_blk[0] | proc_83_start_FIFO_blk[0] | proc_83_TLF_FIFO_blk[0] | proc_83_input_sync_blk[0] | proc_83_output_sync_blk[0]);
    assign proc_83_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_blk_n);
    assign proc_83_data_PIPO_blk[1] = 1'b0;
    assign proc_83_start_FIFO_blk[1] = 1'b0;
    assign proc_83_TLF_FIFO_blk[1] = 1'b0;
    assign proc_83_input_sync_blk[1] = 1'b0;
    assign proc_83_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_83[1] = dl_detect_out ? proc_dep_vld_vec_83_reg[1] : (proc_83_data_FIFO_blk[1] | proc_83_data_PIPO_blk[1] | proc_83_start_FIFO_blk[1] | proc_83_TLF_FIFO_blk[1] | proc_83_input_sync_blk[1] | proc_83_output_sync_blk[1]);
    assign proc_83_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_22_x0_U0.fifo_C_drain_PE_1_1_x097_blk_n);
    assign proc_83_data_PIPO_blk[2] = 1'b0;
    assign proc_83_start_FIFO_blk[2] = 1'b0;
    assign proc_83_TLF_FIFO_blk[2] = 1'b0;
    assign proc_83_input_sync_blk[2] = 1'b0;
    assign proc_83_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_83[2] = dl_detect_out ? proc_dep_vld_vec_83_reg[2] : (proc_83_data_FIFO_blk[2] | proc_83_data_PIPO_blk[2] | proc_83_start_FIFO_blk[2] | proc_83_TLF_FIFO_blk[2] | proc_83_input_sync_blk[2] | proc_83_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_83_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_83_reg <= proc_dep_vld_vec_83;
        end
    end
    assign in_chan_dep_vld_vec_83[0] = dep_chan_vld_21_83;
    assign in_chan_dep_data_vec_83[263 : 0] = dep_chan_data_21_83;
    assign token_in_vec_83[0] = token_21_83;
    assign in_chan_dep_vld_vec_83[1] = dep_chan_vld_82_83;
    assign in_chan_dep_data_vec_83[527 : 264] = dep_chan_data_82_83;
    assign token_in_vec_83[1] = token_82_83;
    assign in_chan_dep_vld_vec_83[2] = dep_chan_vld_84_83;
    assign in_chan_dep_data_vec_83[791 : 528] = dep_chan_data_84_83;
    assign token_in_vec_83[2] = token_84_83;
    assign dep_chan_vld_83_82 = out_chan_dep_vld_vec_83[0];
    assign dep_chan_data_83_82 = out_chan_dep_data_83;
    assign token_83_82 = token_out_vec_83[0];
    assign dep_chan_vld_83_84 = out_chan_dep_vld_vec_83[1];
    assign dep_chan_data_83_84 = out_chan_dep_data_83;
    assign token_83_84 = token_out_vec_83[1];
    assign dep_chan_vld_83_21 = out_chan_dep_vld_vec_83[2];
    assign dep_chan_data_83_21 = out_chan_dep_data_83;
    assign token_83_21 = token_out_vec_83[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L1_out_23_x0_U0
    top_hls_deadlock_detect_unit #(264, 84, 3, 3) top_hls_deadlock_detect_unit_84 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_84),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_84),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_84),
        .token_in_vec(token_in_vec_84),
        .dl_detect_in(dl_detect_out),
        .origin(origin[84]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_84),
        .out_chan_dep_data(out_chan_dep_data_84),
        .token_out_vec(token_out_vec_84),
        .dl_detect_out(dl_in_vec[84]));

    assign proc_84_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0123_blk_n);
    assign proc_84_data_PIPO_blk[0] = 1'b0;
    assign proc_84_start_FIFO_blk[0] = 1'b0;
    assign proc_84_TLF_FIFO_blk[0] = 1'b0;
    assign proc_84_input_sync_blk[0] = 1'b0;
    assign proc_84_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_84[0] = dl_detect_out ? proc_dep_vld_vec_84_reg[0] : (proc_84_data_FIFO_blk[0] | proc_84_data_PIPO_blk[0] | proc_84_start_FIFO_blk[0] | proc_84_TLF_FIFO_blk[0] | proc_84_input_sync_blk[0] | proc_84_output_sync_blk[0]);
    assign proc_84_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_blk_n);
    assign proc_84_data_PIPO_blk[1] = 1'b0;
    assign proc_84_start_FIFO_blk[1] = 1'b0;
    assign proc_84_TLF_FIFO_blk[1] = 1'b0;
    assign proc_84_input_sync_blk[1] = 1'b0;
    assign proc_84_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_84[1] = dl_detect_out ? proc_dep_vld_vec_84_reg[1] : (proc_84_data_FIFO_blk[1] | proc_84_data_PIPO_blk[1] | proc_84_start_FIFO_blk[1] | proc_84_TLF_FIFO_blk[1] | proc_84_input_sync_blk[1] | proc_84_output_sync_blk[1]);
    assign proc_84_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L1_out_23_x0_U0.fifo_C_drain_PE_0_1_x096_blk_n);
    assign proc_84_data_PIPO_blk[2] = 1'b0;
    assign proc_84_start_FIFO_blk[2] = 1'b0;
    assign proc_84_TLF_FIFO_blk[2] = 1'b0;
    assign proc_84_input_sync_blk[2] = 1'b0;
    assign proc_84_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_84[2] = dl_detect_out ? proc_dep_vld_vec_84_reg[2] : (proc_84_data_FIFO_blk[2] | proc_84_data_PIPO_blk[2] | proc_84_start_FIFO_blk[2] | proc_84_TLF_FIFO_blk[2] | proc_84_input_sync_blk[2] | proc_84_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_84_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_84_reg <= proc_dep_vld_vec_84;
        end
    end
    assign in_chan_dep_vld_vec_84[0] = dep_chan_vld_19_84;
    assign in_chan_dep_data_vec_84[263 : 0] = dep_chan_data_19_84;
    assign token_in_vec_84[0] = token_19_84;
    assign in_chan_dep_vld_vec_84[1] = dep_chan_vld_83_84;
    assign in_chan_dep_data_vec_84[527 : 264] = dep_chan_data_83_84;
    assign token_in_vec_84[1] = token_83_84;
    assign in_chan_dep_vld_vec_84[2] = dep_chan_vld_85_84;
    assign in_chan_dep_data_vec_84[791 : 528] = dep_chan_data_85_84;
    assign token_in_vec_84[2] = token_85_84;
    assign dep_chan_vld_84_83 = out_chan_dep_vld_vec_84[0];
    assign dep_chan_data_84_83 = out_chan_dep_data_84;
    assign token_84_83 = token_out_vec_84[0];
    assign dep_chan_vld_84_85 = out_chan_dep_vld_vec_84[1];
    assign dep_chan_data_84_85 = out_chan_dep_data_84;
    assign token_84_85 = token_out_vec_84[1];
    assign dep_chan_vld_84_19 = out_chan_dep_vld_vec_84[2];
    assign dep_chan_data_84_19 = out_chan_dep_data_84;
    assign token_84_19 = token_out_vec_84[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L2_out_boundary_x0_U0
    top_hls_deadlock_detect_unit #(264, 85, 2, 2) top_hls_deadlock_detect_unit_85 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_85),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_85),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_85),
        .token_in_vec(token_in_vec_85),
        .dl_detect_in(dl_detect_out),
        .origin(origin[85]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_85),
        .out_chan_dep_data(out_chan_dep_data_85),
        .token_out_vec(token_out_vec_85),
        .dl_detect_out(dl_in_vec[85]));

    assign proc_85_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n);
    assign proc_85_data_PIPO_blk[0] = 1'b0;
    assign proc_85_start_FIFO_blk[0] = 1'b0;
    assign proc_85_TLF_FIFO_blk[0] = 1'b0;
    assign proc_85_input_sync_blk[0] = 1'b0;
    assign proc_85_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_85[0] = dl_detect_out ? proc_dep_vld_vec_85_reg[0] : (proc_85_data_FIFO_blk[0] | proc_85_data_PIPO_blk[0] | proc_85_start_FIFO_blk[0] | proc_85_TLF_FIFO_blk[0] | proc_85_input_sync_blk[0] | proc_85_output_sync_blk[0]);
    assign proc_85_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0122_blk_n);
    assign proc_85_data_PIPO_blk[1] = 1'b0;
    assign proc_85_start_FIFO_blk[1] = 1'b0;
    assign proc_85_TLF_FIFO_blk[1] = 1'b0;
    assign proc_85_input_sync_blk[1] = 1'b0;
    assign proc_85_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_85[1] = dl_detect_out ? proc_dep_vld_vec_85_reg[1] : (proc_85_data_FIFO_blk[1] | proc_85_data_PIPO_blk[1] | proc_85_start_FIFO_blk[1] | proc_85_TLF_FIFO_blk[1] | proc_85_input_sync_blk[1] | proc_85_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_85_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_85_reg <= proc_dep_vld_vec_85;
        end
    end
    assign in_chan_dep_vld_vec_85[0] = dep_chan_vld_84_85;
    assign in_chan_dep_data_vec_85[263 : 0] = dep_chan_data_84_85;
    assign token_in_vec_85[0] = token_84_85;
    assign in_chan_dep_vld_vec_85[1] = dep_chan_vld_86_85;
    assign in_chan_dep_data_vec_85[527 : 264] = dep_chan_data_86_85;
    assign token_in_vec_85[1] = token_86_85;
    assign dep_chan_vld_85_86 = out_chan_dep_vld_vec_85[0];
    assign dep_chan_data_85_86 = out_chan_dep_data_85;
    assign token_85_86 = token_out_vec_85[0];
    assign dep_chan_vld_85_84 = out_chan_dep_vld_vec_85[1];
    assign dep_chan_data_85_84 = out_chan_dep_data_85;
    assign token_85_84 = token_out_vec_85[1];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L2_out_x0_U0
    top_hls_deadlock_detect_unit #(264, 86, 3, 3) top_hls_deadlock_detect_unit_86 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_86),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_86),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_86),
        .token_in_vec(token_in_vec_86),
        .dl_detect_in(dl_detect_out),
        .origin(origin[86]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_86),
        .out_chan_dep_data(out_chan_dep_data_86),
        .token_out_vec(token_out_vec_86),
        .dl_detect_out(dl_in_vec[86]));

    assign proc_86_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0136_blk_n);
    assign proc_86_data_PIPO_blk[0] = 1'b0;
    assign proc_86_start_FIFO_blk[0] = 1'b0;
    assign proc_86_TLF_FIFO_blk[0] = 1'b0;
    assign proc_86_input_sync_blk[0] = 1'b0;
    assign proc_86_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_86[0] = dl_detect_out ? proc_dep_vld_vec_86_reg[0] : (proc_86_data_FIFO_blk[0] | proc_86_data_PIPO_blk[0] | proc_86_start_FIFO_blk[0] | proc_86_TLF_FIFO_blk[0] | proc_86_input_sync_blk[0] | proc_86_output_sync_blk[0]);
    assign proc_86_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n);
    assign proc_86_data_PIPO_blk[1] = 1'b0;
    assign proc_86_start_FIFO_blk[1] = 1'b0;
    assign proc_86_TLF_FIFO_blk[1] = 1'b0;
    assign proc_86_input_sync_blk[1] = 1'b0;
    assign proc_86_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_86[1] = dl_detect_out ? proc_dep_vld_vec_86_reg[1] : (proc_86_data_FIFO_blk[1] | proc_86_data_PIPO_blk[1] | proc_86_start_FIFO_blk[1] | proc_86_TLF_FIFO_blk[1] | proc_86_input_sync_blk[1] | proc_86_output_sync_blk[1]);
    assign proc_86_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L2_out_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0109_blk_n);
    assign proc_86_data_PIPO_blk[2] = 1'b0;
    assign proc_86_start_FIFO_blk[2] = 1'b0;
    assign proc_86_TLF_FIFO_blk[2] = 1'b0;
    assign proc_86_input_sync_blk[2] = 1'b0;
    assign proc_86_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_86[2] = dl_detect_out ? proc_dep_vld_vec_86_reg[2] : (proc_86_data_FIFO_blk[2] | proc_86_data_PIPO_blk[2] | proc_86_start_FIFO_blk[2] | proc_86_TLF_FIFO_blk[2] | proc_86_input_sync_blk[2] | proc_86_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_86_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_86_reg <= proc_dep_vld_vec_86;
        end
    end
    assign in_chan_dep_vld_vec_86[0] = dep_chan_vld_71_86;
    assign in_chan_dep_data_vec_86[263 : 0] = dep_chan_data_71_86;
    assign token_in_vec_86[0] = token_71_86;
    assign in_chan_dep_vld_vec_86[1] = dep_chan_vld_85_86;
    assign in_chan_dep_data_vec_86[527 : 264] = dep_chan_data_85_86;
    assign token_in_vec_86[1] = token_85_86;
    assign in_chan_dep_vld_vec_86[2] = dep_chan_vld_87_86;
    assign in_chan_dep_data_vec_86[791 : 528] = dep_chan_data_87_86;
    assign token_in_vec_86[2] = token_87_86;
    assign dep_chan_vld_86_85 = out_chan_dep_vld_vec_86[0];
    assign dep_chan_data_86_85 = out_chan_dep_data_86;
    assign token_86_85 = token_out_vec_86[0];
    assign dep_chan_vld_86_87 = out_chan_dep_vld_vec_86[1];
    assign dep_chan_data_86_87 = out_chan_dep_data_86;
    assign token_86_87 = token_out_vec_86[1];
    assign dep_chan_vld_86_71 = out_chan_dep_vld_vec_86[2];
    assign dep_chan_data_86_71 = out_chan_dep_data_86;
    assign token_86_71 = token_out_vec_86[2];

    // Process: grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0
    top_hls_deadlock_detect_unit #(264, 87, 16, 16) top_hls_deadlock_detect_unit_87 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_87),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_87),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_87),
        .token_in_vec(token_in_vec_87),
        .dl_detect_in(dl_detect_out),
        .origin(origin[87]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_87),
        .out_chan_dep_data(out_chan_dep_data_87),
        .token_out_vec(token_out_vec_87),
        .dl_detect_out(dl_in_vec[87]));

    assign proc_87_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n);
    assign proc_87_data_PIPO_blk[0] = 1'b0;
    assign proc_87_start_FIFO_blk[0] = 1'b0;
    assign proc_87_TLF_FIFO_blk[0] = 1'b0;
    assign proc_87_input_sync_blk[0] = 1'b0;
    assign proc_87_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_87[0] = dl_detect_out ? proc_dep_vld_vec_87_reg[0] : (proc_87_data_FIFO_blk[0] | proc_87_data_PIPO_blk[0] | proc_87_start_FIFO_blk[0] | proc_87_TLF_FIFO_blk[0] | proc_87_input_sync_blk[0] | proc_87_output_sync_blk[0]);
    assign proc_87_data_FIFO_blk[1] = 1'b0;
    assign proc_87_data_PIPO_blk[1] = 1'b0;
    assign proc_87_start_FIFO_blk[1] = 1'b0;
    assign proc_87_TLF_FIFO_blk[1] = 1'b0;
    assign proc_87_input_sync_blk[1] = 1'b0;
    assign proc_87_output_sync_blk[1] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[1] = dl_detect_out ? proc_dep_vld_vec_87_reg[1] : (proc_87_data_FIFO_blk[1] | proc_87_data_PIPO_blk[1] | proc_87_start_FIFO_blk[1] | proc_87_TLF_FIFO_blk[1] | proc_87_input_sync_blk[1] | proc_87_output_sync_blk[1]);
    assign proc_87_data_FIFO_blk[2] = 1'b0;
    assign proc_87_data_PIPO_blk[2] = 1'b0;
    assign proc_87_start_FIFO_blk[2] = 1'b0;
    assign proc_87_TLF_FIFO_blk[2] = 1'b0;
    assign proc_87_input_sync_blk[2] = 1'b0;
    assign proc_87_output_sync_blk[2] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[2] = dl_detect_out ? proc_dep_vld_vec_87_reg[2] : (proc_87_data_FIFO_blk[2] | proc_87_data_PIPO_blk[2] | proc_87_start_FIFO_blk[2] | proc_87_TLF_FIFO_blk[2] | proc_87_input_sync_blk[2] | proc_87_output_sync_blk[2]);
    assign proc_87_data_FIFO_blk[3] = 1'b0;
    assign proc_87_data_PIPO_blk[3] = 1'b0;
    assign proc_87_start_FIFO_blk[3] = 1'b0;
    assign proc_87_TLF_FIFO_blk[3] = 1'b0;
    assign proc_87_input_sync_blk[3] = 1'b0;
    assign proc_87_output_sync_blk[3] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[3] = dl_detect_out ? proc_dep_vld_vec_87_reg[3] : (proc_87_data_FIFO_blk[3] | proc_87_data_PIPO_blk[3] | proc_87_start_FIFO_blk[3] | proc_87_TLF_FIFO_blk[3] | proc_87_input_sync_blk[3] | proc_87_output_sync_blk[3]);
    assign proc_87_data_FIFO_blk[4] = 1'b0;
    assign proc_87_data_PIPO_blk[4] = 1'b0;
    assign proc_87_start_FIFO_blk[4] = 1'b0;
    assign proc_87_TLF_FIFO_blk[4] = 1'b0;
    assign proc_87_input_sync_blk[4] = 1'b0;
    assign proc_87_output_sync_blk[4] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[4] = dl_detect_out ? proc_dep_vld_vec_87_reg[4] : (proc_87_data_FIFO_blk[4] | proc_87_data_PIPO_blk[4] | proc_87_start_FIFO_blk[4] | proc_87_TLF_FIFO_blk[4] | proc_87_input_sync_blk[4] | proc_87_output_sync_blk[4]);
    assign proc_87_data_FIFO_blk[5] = 1'b0;
    assign proc_87_data_PIPO_blk[5] = 1'b0;
    assign proc_87_start_FIFO_blk[5] = 1'b0;
    assign proc_87_TLF_FIFO_blk[5] = 1'b0;
    assign proc_87_input_sync_blk[5] = 1'b0;
    assign proc_87_output_sync_blk[5] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[5] = dl_detect_out ? proc_dep_vld_vec_87_reg[5] : (proc_87_data_FIFO_blk[5] | proc_87_data_PIPO_blk[5] | proc_87_start_FIFO_blk[5] | proc_87_TLF_FIFO_blk[5] | proc_87_input_sync_blk[5] | proc_87_output_sync_blk[5]);
    assign proc_87_data_FIFO_blk[6] = 1'b0;
    assign proc_87_data_PIPO_blk[6] = 1'b0;
    assign proc_87_start_FIFO_blk[6] = 1'b0;
    assign proc_87_TLF_FIFO_blk[6] = 1'b0;
    assign proc_87_input_sync_blk[6] = 1'b0;
    assign proc_87_output_sync_blk[6] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[6] = dl_detect_out ? proc_dep_vld_vec_87_reg[6] : (proc_87_data_FIFO_blk[6] | proc_87_data_PIPO_blk[6] | proc_87_start_FIFO_blk[6] | proc_87_TLF_FIFO_blk[6] | proc_87_input_sync_blk[6] | proc_87_output_sync_blk[6]);
    assign proc_87_data_FIFO_blk[7] = 1'b0;
    assign proc_87_data_PIPO_blk[7] = 1'b0;
    assign proc_87_start_FIFO_blk[7] = 1'b0;
    assign proc_87_TLF_FIFO_blk[7] = 1'b0;
    assign proc_87_input_sync_blk[7] = 1'b0;
    assign proc_87_output_sync_blk[7] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[7] = dl_detect_out ? proc_dep_vld_vec_87_reg[7] : (proc_87_data_FIFO_blk[7] | proc_87_data_PIPO_blk[7] | proc_87_start_FIFO_blk[7] | proc_87_TLF_FIFO_blk[7] | proc_87_input_sync_blk[7] | proc_87_output_sync_blk[7]);
    assign proc_87_data_FIFO_blk[8] = 1'b0;
    assign proc_87_data_PIPO_blk[8] = 1'b0;
    assign proc_87_start_FIFO_blk[8] = 1'b0;
    assign proc_87_TLF_FIFO_blk[8] = 1'b0;
    assign proc_87_input_sync_blk[8] = 1'b0;
    assign proc_87_output_sync_blk[8] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[8] = dl_detect_out ? proc_dep_vld_vec_87_reg[8] : (proc_87_data_FIFO_blk[8] | proc_87_data_PIPO_blk[8] | proc_87_start_FIFO_blk[8] | proc_87_TLF_FIFO_blk[8] | proc_87_input_sync_blk[8] | proc_87_output_sync_blk[8]);
    assign proc_87_data_FIFO_blk[9] = 1'b0;
    assign proc_87_data_PIPO_blk[9] = 1'b0;
    assign proc_87_start_FIFO_blk[9] = 1'b0;
    assign proc_87_TLF_FIFO_blk[9] = 1'b0;
    assign proc_87_input_sync_blk[9] = 1'b0;
    assign proc_87_output_sync_blk[9] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_8_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[9] = dl_detect_out ? proc_dep_vld_vec_87_reg[9] : (proc_87_data_FIFO_blk[9] | proc_87_data_PIPO_blk[9] | proc_87_start_FIFO_blk[9] | proc_87_TLF_FIFO_blk[9] | proc_87_input_sync_blk[9] | proc_87_output_sync_blk[9]);
    assign proc_87_data_FIFO_blk[10] = 1'b0;
    assign proc_87_data_PIPO_blk[10] = 1'b0;
    assign proc_87_start_FIFO_blk[10] = 1'b0;
    assign proc_87_TLF_FIFO_blk[10] = 1'b0;
    assign proc_87_input_sync_blk[10] = 1'b0;
    assign proc_87_output_sync_blk[10] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_9_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[10] = dl_detect_out ? proc_dep_vld_vec_87_reg[10] : (proc_87_data_FIFO_blk[10] | proc_87_data_PIPO_blk[10] | proc_87_start_FIFO_blk[10] | proc_87_TLF_FIFO_blk[10] | proc_87_input_sync_blk[10] | proc_87_output_sync_blk[10]);
    assign proc_87_data_FIFO_blk[11] = 1'b0;
    assign proc_87_data_PIPO_blk[11] = 1'b0;
    assign proc_87_start_FIFO_blk[11] = 1'b0;
    assign proc_87_TLF_FIFO_blk[11] = 1'b0;
    assign proc_87_input_sync_blk[11] = 1'b0;
    assign proc_87_output_sync_blk[11] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_10_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[11] = dl_detect_out ? proc_dep_vld_vec_87_reg[11] : (proc_87_data_FIFO_blk[11] | proc_87_data_PIPO_blk[11] | proc_87_start_FIFO_blk[11] | proc_87_TLF_FIFO_blk[11] | proc_87_input_sync_blk[11] | proc_87_output_sync_blk[11]);
    assign proc_87_data_FIFO_blk[12] = 1'b0;
    assign proc_87_data_PIPO_blk[12] = 1'b0;
    assign proc_87_start_FIFO_blk[12] = 1'b0;
    assign proc_87_TLF_FIFO_blk[12] = 1'b0;
    assign proc_87_input_sync_blk[12] = 1'b0;
    assign proc_87_output_sync_blk[12] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_11_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[12] = dl_detect_out ? proc_dep_vld_vec_87_reg[12] : (proc_87_data_FIFO_blk[12] | proc_87_data_PIPO_blk[12] | proc_87_start_FIFO_blk[12] | proc_87_TLF_FIFO_blk[12] | proc_87_input_sync_blk[12] | proc_87_output_sync_blk[12]);
    assign proc_87_data_FIFO_blk[13] = 1'b0;
    assign proc_87_data_PIPO_blk[13] = 1'b0;
    assign proc_87_start_FIFO_blk[13] = 1'b0;
    assign proc_87_TLF_FIFO_blk[13] = 1'b0;
    assign proc_87_input_sync_blk[13] = 1'b0;
    assign proc_87_output_sync_blk[13] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.A_PE_dummy_12_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[13] = dl_detect_out ? proc_dep_vld_vec_87_reg[13] : (proc_87_data_FIFO_blk[13] | proc_87_data_PIPO_blk[13] | proc_87_start_FIFO_blk[13] | proc_87_TLF_FIFO_blk[13] | proc_87_input_sync_blk[13] | proc_87_output_sync_blk[13]);
    assign proc_87_data_FIFO_blk[14] = 1'b0;
    assign proc_87_data_PIPO_blk[14] = 1'b0;
    assign proc_87_start_FIFO_blk[14] = 1'b0;
    assign proc_87_TLF_FIFO_blk[14] = 1'b0;
    assign proc_87_input_sync_blk[14] = 1'b0;
    assign proc_87_output_sync_blk[14] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[14] = dl_detect_out ? proc_dep_vld_vec_87_reg[14] : (proc_87_data_FIFO_blk[14] | proc_87_data_PIPO_blk[14] | proc_87_start_FIFO_blk[14] | proc_87_TLF_FIFO_blk[14] | proc_87_input_sync_blk[14] | proc_87_output_sync_blk[14]);
    assign proc_87_data_FIFO_blk[15] = 1'b0;
    assign proc_87_data_PIPO_blk[15] = 1'b0;
    assign proc_87_start_FIFO_blk[15] = 1'b0;
    assign proc_87_TLF_FIFO_blk[15] = 1'b0;
    assign proc_87_input_sync_blk[15] = 1'b0;
    assign proc_87_output_sync_blk[15] = 1'b0 | (ap_done_reg_15 & grp_kernel3_x0_fu_104.C_drain_IO_L3_out_x0_U0.ap_done & ~grp_kernel3_x0_fu_104.B_PE_dummy_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[15] = dl_detect_out ? proc_dep_vld_vec_87_reg[15] : (proc_87_data_FIFO_blk[15] | proc_87_data_PIPO_blk[15] | proc_87_start_FIFO_blk[15] | proc_87_TLF_FIFO_blk[15] | proc_87_input_sync_blk[15] | proc_87_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_87_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_87_reg <= proc_dep_vld_vec_87;
        end
    end
    assign in_chan_dep_vld_vec_87[0] = dep_chan_vld_44_87;
    assign in_chan_dep_data_vec_87[263 : 0] = dep_chan_data_44_87;
    assign token_in_vec_87[0] = token_44_87;
    assign in_chan_dep_vld_vec_87[1] = dep_chan_vld_45_87;
    assign in_chan_dep_data_vec_87[527 : 264] = dep_chan_data_45_87;
    assign token_in_vec_87[1] = token_45_87;
    assign in_chan_dep_vld_vec_87[2] = dep_chan_vld_46_87;
    assign in_chan_dep_data_vec_87[791 : 528] = dep_chan_data_46_87;
    assign token_in_vec_87[2] = token_46_87;
    assign in_chan_dep_vld_vec_87[3] = dep_chan_vld_47_87;
    assign in_chan_dep_data_vec_87[1055 : 792] = dep_chan_data_47_87;
    assign token_in_vec_87[3] = token_47_87;
    assign in_chan_dep_vld_vec_87[4] = dep_chan_vld_48_87;
    assign in_chan_dep_data_vec_87[1319 : 1056] = dep_chan_data_48_87;
    assign token_in_vec_87[4] = token_48_87;
    assign in_chan_dep_vld_vec_87[5] = dep_chan_vld_49_87;
    assign in_chan_dep_data_vec_87[1583 : 1320] = dep_chan_data_49_87;
    assign token_in_vec_87[5] = token_49_87;
    assign in_chan_dep_vld_vec_87[6] = dep_chan_vld_50_87;
    assign in_chan_dep_data_vec_87[1847 : 1584] = dep_chan_data_50_87;
    assign token_in_vec_87[6] = token_50_87;
    assign in_chan_dep_vld_vec_87[7] = dep_chan_vld_51_87;
    assign in_chan_dep_data_vec_87[2111 : 1848] = dep_chan_data_51_87;
    assign token_in_vec_87[7] = token_51_87;
    assign in_chan_dep_vld_vec_87[8] = dep_chan_vld_52_87;
    assign in_chan_dep_data_vec_87[2375 : 2112] = dep_chan_data_52_87;
    assign token_in_vec_87[8] = token_52_87;
    assign in_chan_dep_vld_vec_87[9] = dep_chan_vld_53_87;
    assign in_chan_dep_data_vec_87[2639 : 2376] = dep_chan_data_53_87;
    assign token_in_vec_87[9] = token_53_87;
    assign in_chan_dep_vld_vec_87[10] = dep_chan_vld_54_87;
    assign in_chan_dep_data_vec_87[2903 : 2640] = dep_chan_data_54_87;
    assign token_in_vec_87[10] = token_54_87;
    assign in_chan_dep_vld_vec_87[11] = dep_chan_vld_55_87;
    assign in_chan_dep_data_vec_87[3167 : 2904] = dep_chan_data_55_87;
    assign token_in_vec_87[11] = token_55_87;
    assign in_chan_dep_vld_vec_87[12] = dep_chan_vld_56_87;
    assign in_chan_dep_data_vec_87[3431 : 3168] = dep_chan_data_56_87;
    assign token_in_vec_87[12] = token_56_87;
    assign in_chan_dep_vld_vec_87[13] = dep_chan_vld_57_87;
    assign in_chan_dep_data_vec_87[3695 : 3432] = dep_chan_data_57_87;
    assign token_in_vec_87[13] = token_57_87;
    assign in_chan_dep_vld_vec_87[14] = dep_chan_vld_58_87;
    assign in_chan_dep_data_vec_87[3959 : 3696] = dep_chan_data_58_87;
    assign token_in_vec_87[14] = token_58_87;
    assign in_chan_dep_vld_vec_87[15] = dep_chan_vld_86_87;
    assign in_chan_dep_data_vec_87[4223 : 3960] = dep_chan_data_86_87;
    assign token_in_vec_87[15] = token_86_87;
    assign dep_chan_vld_87_86 = out_chan_dep_vld_vec_87[0];
    assign dep_chan_data_87_86 = out_chan_dep_data_87;
    assign token_87_86 = token_out_vec_87[0];
    assign dep_chan_vld_87_44 = out_chan_dep_vld_vec_87[1];
    assign dep_chan_data_87_44 = out_chan_dep_data_87;
    assign token_87_44 = token_out_vec_87[1];
    assign dep_chan_vld_87_45 = out_chan_dep_vld_vec_87[2];
    assign dep_chan_data_87_45 = out_chan_dep_data_87;
    assign token_87_45 = token_out_vec_87[2];
    assign dep_chan_vld_87_46 = out_chan_dep_vld_vec_87[3];
    assign dep_chan_data_87_46 = out_chan_dep_data_87;
    assign token_87_46 = token_out_vec_87[3];
    assign dep_chan_vld_87_47 = out_chan_dep_vld_vec_87[4];
    assign dep_chan_data_87_47 = out_chan_dep_data_87;
    assign token_87_47 = token_out_vec_87[4];
    assign dep_chan_vld_87_48 = out_chan_dep_vld_vec_87[5];
    assign dep_chan_data_87_48 = out_chan_dep_data_87;
    assign token_87_48 = token_out_vec_87[5];
    assign dep_chan_vld_87_49 = out_chan_dep_vld_vec_87[6];
    assign dep_chan_data_87_49 = out_chan_dep_data_87;
    assign token_87_49 = token_out_vec_87[6];
    assign dep_chan_vld_87_50 = out_chan_dep_vld_vec_87[7];
    assign dep_chan_data_87_50 = out_chan_dep_data_87;
    assign token_87_50 = token_out_vec_87[7];
    assign dep_chan_vld_87_51 = out_chan_dep_vld_vec_87[8];
    assign dep_chan_data_87_51 = out_chan_dep_data_87;
    assign token_87_51 = token_out_vec_87[8];
    assign dep_chan_vld_87_52 = out_chan_dep_vld_vec_87[9];
    assign dep_chan_data_87_52 = out_chan_dep_data_87;
    assign token_87_52 = token_out_vec_87[9];
    assign dep_chan_vld_87_53 = out_chan_dep_vld_vec_87[10];
    assign dep_chan_data_87_53 = out_chan_dep_data_87;
    assign token_87_53 = token_out_vec_87[10];
    assign dep_chan_vld_87_54 = out_chan_dep_vld_vec_87[11];
    assign dep_chan_data_87_54 = out_chan_dep_data_87;
    assign token_87_54 = token_out_vec_87[11];
    assign dep_chan_vld_87_55 = out_chan_dep_vld_vec_87[12];
    assign dep_chan_data_87_55 = out_chan_dep_data_87;
    assign token_87_55 = token_out_vec_87[12];
    assign dep_chan_vld_87_56 = out_chan_dep_vld_vec_87[13];
    assign dep_chan_data_87_56 = out_chan_dep_data_87;
    assign token_87_56 = token_out_vec_87[13];
    assign dep_chan_vld_87_57 = out_chan_dep_vld_vec_87[14];
    assign dep_chan_data_87_57 = out_chan_dep_data_87;
    assign token_87_57 = token_out_vec_87[14];
    assign dep_chan_vld_87_58 = out_chan_dep_vld_vec_87[15];
    assign dep_chan_data_87_58 = out_chan_dep_data_87;
    assign token_87_58 = token_out_vec_87[15];

    // Process: grp_kernel3_x1_fu_118.A_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(264, 88, 2, 2) top_hls_deadlock_detect_unit_88 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_88),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_88),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_88),
        .token_in_vec(token_in_vec_88),
        .dl_detect_in(dl_detect_out),
        .origin(origin[88]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_88),
        .out_chan_dep_data(out_chan_dep_data_88),
        .token_out_vec(token_out_vec_88),
        .dl_detect_out(dl_in_vec[88]));

    assign proc_88_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L3_in_x1_U0.fifo_A_A_IO_L2_in_0_x11_blk_n);
    assign proc_88_data_PIPO_blk[0] = 1'b0;
    assign proc_88_start_FIFO_blk[0] = 1'b0;
    assign proc_88_TLF_FIFO_blk[0] = 1'b0;
    assign proc_88_input_sync_blk[0] = 1'b0;
    assign proc_88_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_88[0] = dl_detect_out ? proc_dep_vld_vec_88_reg[0] : (proc_88_data_FIFO_blk[0] | proc_88_data_PIPO_blk[0] | proc_88_start_FIFO_blk[0] | proc_88_TLF_FIFO_blk[0] | proc_88_input_sync_blk[0] | proc_88_output_sync_blk[0]);
    assign proc_88_data_FIFO_blk[1] = 1'b0;
    assign proc_88_data_PIPO_blk[1] = 1'b0;
    assign proc_88_start_FIFO_blk[1] = 1'b0;
    assign proc_88_TLF_FIFO_blk[1] = 1'b0;
    assign proc_88_input_sync_blk[1] = 1'b0 | (grp_kernel3_x1_fu_118.ap_sync_A_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_118.A_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_118.ap_sync_B_IO_L3_in_x1_U0_ap_ready);
    assign proc_88_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_88[1] = dl_detect_out ? proc_dep_vld_vec_88_reg[1] : (proc_88_data_FIFO_blk[1] | proc_88_data_PIPO_blk[1] | proc_88_start_FIFO_blk[1] | proc_88_TLF_FIFO_blk[1] | proc_88_input_sync_blk[1] | proc_88_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_88_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_88_reg <= proc_dep_vld_vec_88;
        end
    end
    assign in_chan_dep_vld_vec_88[0] = dep_chan_vld_89_88;
    assign in_chan_dep_data_vec_88[263 : 0] = dep_chan_data_89_88;
    assign token_in_vec_88[0] = token_89_88;
    assign in_chan_dep_vld_vec_88[1] = dep_chan_vld_102_88;
    assign in_chan_dep_data_vec_88[527 : 264] = dep_chan_data_102_88;
    assign token_in_vec_88[1] = token_102_88;
    assign dep_chan_vld_88_89 = out_chan_dep_vld_vec_88[0];
    assign dep_chan_data_88_89 = out_chan_dep_data_88;
    assign token_88_89 = token_out_vec_88[0];
    assign dep_chan_vld_88_102 = out_chan_dep_vld_vec_88[1];
    assign dep_chan_data_88_102 = out_chan_dep_data_88;
    assign token_88_102 = token_out_vec_88[1];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 89, 3, 3) top_hls_deadlock_detect_unit_89 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_89),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_89),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_89),
        .token_in_vec(token_in_vec_89),
        .dl_detect_in(dl_detect_out),
        .origin(origin[89]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_89),
        .out_chan_dep_data(out_chan_dep_data_89),
        .token_out_vec(token_out_vec_89),
        .dl_detect_out(dl_in_vec[89]));

    assign proc_89_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_0_x11_blk_n);
    assign proc_89_data_PIPO_blk[0] = 1'b0;
    assign proc_89_start_FIFO_blk[0] = 1'b0;
    assign proc_89_TLF_FIFO_blk[0] = 1'b0;
    assign proc_89_input_sync_blk[0] = 1'b0;
    assign proc_89_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_89[0] = dl_detect_out ? proc_dep_vld_vec_89_reg[0] : (proc_89_data_FIFO_blk[0] | proc_89_data_PIPO_blk[0] | proc_89_start_FIFO_blk[0] | proc_89_TLF_FIFO_blk[0] | proc_89_input_sync_blk[0] | proc_89_output_sync_blk[0]);
    assign proc_89_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_1_x12_blk_n);
    assign proc_89_data_PIPO_blk[1] = 1'b0;
    assign proc_89_start_FIFO_blk[1] = 1'b0;
    assign proc_89_TLF_FIFO_blk[1] = 1'b0;
    assign proc_89_input_sync_blk[1] = 1'b0;
    assign proc_89_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_89[1] = dl_detect_out ? proc_dep_vld_vec_89_reg[1] : (proc_89_data_FIFO_blk[1] | proc_89_data_PIPO_blk[1] | proc_89_start_FIFO_blk[1] | proc_89_TLF_FIFO_blk[1] | proc_89_input_sync_blk[1] | proc_89_output_sync_blk[1]);
    assign proc_89_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_0_x1_U0.fifo_A_PE_0_0_x116_blk_n);
    assign proc_89_data_PIPO_blk[2] = 1'b0;
    assign proc_89_start_FIFO_blk[2] = 1'b0;
    assign proc_89_TLF_FIFO_blk[2] = 1'b0;
    assign proc_89_input_sync_blk[2] = 1'b0;
    assign proc_89_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_89[2] = dl_detect_out ? proc_dep_vld_vec_89_reg[2] : (proc_89_data_FIFO_blk[2] | proc_89_data_PIPO_blk[2] | proc_89_start_FIFO_blk[2] | proc_89_TLF_FIFO_blk[2] | proc_89_input_sync_blk[2] | proc_89_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_89_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_89_reg <= proc_dep_vld_vec_89;
        end
    end
    assign in_chan_dep_vld_vec_89[0] = dep_chan_vld_88_89;
    assign in_chan_dep_data_vec_89[263 : 0] = dep_chan_data_88_89;
    assign token_in_vec_89[0] = token_88_89;
    assign in_chan_dep_vld_vec_89[1] = dep_chan_vld_90_89;
    assign in_chan_dep_data_vec_89[527 : 264] = dep_chan_data_90_89;
    assign token_in_vec_89[1] = token_90_89;
    assign in_chan_dep_vld_vec_89[2] = dep_chan_vld_105_89;
    assign in_chan_dep_data_vec_89[791 : 528] = dep_chan_data_105_89;
    assign token_in_vec_89[2] = token_105_89;
    assign dep_chan_vld_89_88 = out_chan_dep_vld_vec_89[0];
    assign dep_chan_data_89_88 = out_chan_dep_data_89;
    assign token_89_88 = token_out_vec_89[0];
    assign dep_chan_vld_89_90 = out_chan_dep_vld_vec_89[1];
    assign dep_chan_data_89_90 = out_chan_dep_data_89;
    assign token_89_90 = token_out_vec_89[1];
    assign dep_chan_vld_89_105 = out_chan_dep_vld_vec_89[2];
    assign dep_chan_data_89_105 = out_chan_dep_data_89;
    assign token_89_105 = token_out_vec_89[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 90, 3, 3) top_hls_deadlock_detect_unit_90 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_90),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_90),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_90),
        .token_in_vec(token_in_vec_90),
        .dl_detect_in(dl_detect_out),
        .origin(origin[90]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_90),
        .out_chan_dep_data(out_chan_dep_data_90),
        .token_out_vec(token_out_vec_90),
        .dl_detect_out(dl_in_vec[90]));

    assign proc_90_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_1_x12_blk_n);
    assign proc_90_data_PIPO_blk[0] = 1'b0;
    assign proc_90_start_FIFO_blk[0] = 1'b0;
    assign proc_90_TLF_FIFO_blk[0] = 1'b0;
    assign proc_90_input_sync_blk[0] = 1'b0;
    assign proc_90_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_90[0] = dl_detect_out ? proc_dep_vld_vec_90_reg[0] : (proc_90_data_FIFO_blk[0] | proc_90_data_PIPO_blk[0] | proc_90_start_FIFO_blk[0] | proc_90_TLF_FIFO_blk[0] | proc_90_input_sync_blk[0] | proc_90_output_sync_blk[0]);
    assign proc_90_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_2_x13_blk_n);
    assign proc_90_data_PIPO_blk[1] = 1'b0;
    assign proc_90_start_FIFO_blk[1] = 1'b0;
    assign proc_90_TLF_FIFO_blk[1] = 1'b0;
    assign proc_90_input_sync_blk[1] = 1'b0;
    assign proc_90_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_90[1] = dl_detect_out ? proc_dep_vld_vec_90_reg[1] : (proc_90_data_FIFO_blk[1] | proc_90_data_PIPO_blk[1] | proc_90_start_FIFO_blk[1] | proc_90_TLF_FIFO_blk[1] | proc_90_input_sync_blk[1] | proc_90_output_sync_blk[1]);
    assign proc_90_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_1_x1_U0.fifo_A_PE_1_0_x119_blk_n);
    assign proc_90_data_PIPO_blk[2] = 1'b0;
    assign proc_90_start_FIFO_blk[2] = 1'b0;
    assign proc_90_TLF_FIFO_blk[2] = 1'b0;
    assign proc_90_input_sync_blk[2] = 1'b0;
    assign proc_90_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_90[2] = dl_detect_out ? proc_dep_vld_vec_90_reg[2] : (proc_90_data_FIFO_blk[2] | proc_90_data_PIPO_blk[2] | proc_90_start_FIFO_blk[2] | proc_90_TLF_FIFO_blk[2] | proc_90_input_sync_blk[2] | proc_90_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_90_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_90_reg <= proc_dep_vld_vec_90;
        end
    end
    assign in_chan_dep_vld_vec_90[0] = dep_chan_vld_89_90;
    assign in_chan_dep_data_vec_90[263 : 0] = dep_chan_data_89_90;
    assign token_in_vec_90[0] = token_89_90;
    assign in_chan_dep_vld_vec_90[1] = dep_chan_vld_91_90;
    assign in_chan_dep_data_vec_90[527 : 264] = dep_chan_data_91_90;
    assign token_in_vec_90[1] = token_91_90;
    assign in_chan_dep_vld_vec_90[2] = dep_chan_vld_107_90;
    assign in_chan_dep_data_vec_90[791 : 528] = dep_chan_data_107_90;
    assign token_in_vec_90[2] = token_107_90;
    assign dep_chan_vld_90_89 = out_chan_dep_vld_vec_90[0];
    assign dep_chan_data_90_89 = out_chan_dep_data_90;
    assign token_90_89 = token_out_vec_90[0];
    assign dep_chan_vld_90_91 = out_chan_dep_vld_vec_90[1];
    assign dep_chan_data_90_91 = out_chan_dep_data_90;
    assign token_90_91 = token_out_vec_90[1];
    assign dep_chan_vld_90_107 = out_chan_dep_vld_vec_90[2];
    assign dep_chan_data_90_107 = out_chan_dep_data_90;
    assign token_90_107 = token_out_vec_90[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(264, 91, 3, 3) top_hls_deadlock_detect_unit_91 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_91),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_91),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_91),
        .token_in_vec(token_in_vec_91),
        .dl_detect_in(dl_detect_out),
        .origin(origin[91]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_91),
        .out_chan_dep_data(out_chan_dep_data_91),
        .token_out_vec(token_out_vec_91),
        .dl_detect_out(dl_in_vec[91]));

    assign proc_91_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_2_x13_blk_n);
    assign proc_91_data_PIPO_blk[0] = 1'b0;
    assign proc_91_start_FIFO_blk[0] = 1'b0;
    assign proc_91_TLF_FIFO_blk[0] = 1'b0;
    assign proc_91_input_sync_blk[0] = 1'b0;
    assign proc_91_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_91[0] = dl_detect_out ? proc_dep_vld_vec_91_reg[0] : (proc_91_data_FIFO_blk[0] | proc_91_data_PIPO_blk[0] | proc_91_start_FIFO_blk[0] | proc_91_TLF_FIFO_blk[0] | proc_91_input_sync_blk[0] | proc_91_output_sync_blk[0]);
    assign proc_91_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_3_x14_blk_n);
    assign proc_91_data_PIPO_blk[1] = 1'b0;
    assign proc_91_start_FIFO_blk[1] = 1'b0;
    assign proc_91_TLF_FIFO_blk[1] = 1'b0;
    assign proc_91_input_sync_blk[1] = 1'b0;
    assign proc_91_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_91[1] = dl_detect_out ? proc_dep_vld_vec_91_reg[1] : (proc_91_data_FIFO_blk[1] | proc_91_data_PIPO_blk[1] | proc_91_start_FIFO_blk[1] | proc_91_TLF_FIFO_blk[1] | proc_91_input_sync_blk[1] | proc_91_output_sync_blk[1]);
    assign proc_91_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_2_x1_U0.fifo_A_PE_2_0_x122_blk_n);
    assign proc_91_data_PIPO_blk[2] = 1'b0;
    assign proc_91_start_FIFO_blk[2] = 1'b0;
    assign proc_91_TLF_FIFO_blk[2] = 1'b0;
    assign proc_91_input_sync_blk[2] = 1'b0;
    assign proc_91_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_91[2] = dl_detect_out ? proc_dep_vld_vec_91_reg[2] : (proc_91_data_FIFO_blk[2] | proc_91_data_PIPO_blk[2] | proc_91_start_FIFO_blk[2] | proc_91_TLF_FIFO_blk[2] | proc_91_input_sync_blk[2] | proc_91_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_91_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_91_reg <= proc_dep_vld_vec_91;
        end
    end
    assign in_chan_dep_vld_vec_91[0] = dep_chan_vld_90_91;
    assign in_chan_dep_data_vec_91[263 : 0] = dep_chan_data_90_91;
    assign token_in_vec_91[0] = token_90_91;
    assign in_chan_dep_vld_vec_91[1] = dep_chan_vld_92_91;
    assign in_chan_dep_data_vec_91[527 : 264] = dep_chan_data_92_91;
    assign token_in_vec_91[1] = token_92_91;
    assign in_chan_dep_vld_vec_91[2] = dep_chan_vld_109_91;
    assign in_chan_dep_data_vec_91[791 : 528] = dep_chan_data_109_91;
    assign token_in_vec_91[2] = token_109_91;
    assign dep_chan_vld_91_90 = out_chan_dep_vld_vec_91[0];
    assign dep_chan_data_91_90 = out_chan_dep_data_91;
    assign token_91_90 = token_out_vec_91[0];
    assign dep_chan_vld_91_92 = out_chan_dep_vld_vec_91[1];
    assign dep_chan_data_91_92 = out_chan_dep_data_91;
    assign token_91_92 = token_out_vec_91[1];
    assign dep_chan_vld_91_109 = out_chan_dep_vld_vec_91[2];
    assign dep_chan_data_91_109 = out_chan_dep_data_91;
    assign token_91_109 = token_out_vec_91[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(264, 92, 3, 3) top_hls_deadlock_detect_unit_92 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_92),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_92),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_92),
        .token_in_vec(token_in_vec_92),
        .dl_detect_in(dl_detect_out),
        .origin(origin[92]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_92),
        .out_chan_dep_data(out_chan_dep_data_92),
        .token_out_vec(token_out_vec_92),
        .dl_detect_out(dl_in_vec[92]));

    assign proc_92_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_3_x14_blk_n);
    assign proc_92_data_PIPO_blk[0] = 1'b0;
    assign proc_92_start_FIFO_blk[0] = 1'b0;
    assign proc_92_TLF_FIFO_blk[0] = 1'b0;
    assign proc_92_input_sync_blk[0] = 1'b0;
    assign proc_92_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_92[0] = dl_detect_out ? proc_dep_vld_vec_92_reg[0] : (proc_92_data_FIFO_blk[0] | proc_92_data_PIPO_blk[0] | proc_92_start_FIFO_blk[0] | proc_92_TLF_FIFO_blk[0] | proc_92_input_sync_blk[0] | proc_92_output_sync_blk[0]);
    assign proc_92_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_3_x1_U0.fifo_A_A_IO_L2_in_4_x15_blk_n);
    assign proc_92_data_PIPO_blk[1] = 1'b0;
    assign proc_92_start_FIFO_blk[1] = 1'b0;
    assign proc_92_TLF_FIFO_blk[1] = 1'b0;
    assign proc_92_input_sync_blk[1] = 1'b0;
    assign proc_92_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_92[1] = dl_detect_out ? proc_dep_vld_vec_92_reg[1] : (proc_92_data_FIFO_blk[1] | proc_92_data_PIPO_blk[1] | proc_92_start_FIFO_blk[1] | proc_92_TLF_FIFO_blk[1] | proc_92_input_sync_blk[1] | proc_92_output_sync_blk[1]);
    assign proc_92_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_3_x1_U0.fifo_A_PE_3_0_x125_blk_n);
    assign proc_92_data_PIPO_blk[2] = 1'b0;
    assign proc_92_start_FIFO_blk[2] = 1'b0;
    assign proc_92_TLF_FIFO_blk[2] = 1'b0;
    assign proc_92_input_sync_blk[2] = 1'b0;
    assign proc_92_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_92[2] = dl_detect_out ? proc_dep_vld_vec_92_reg[2] : (proc_92_data_FIFO_blk[2] | proc_92_data_PIPO_blk[2] | proc_92_start_FIFO_blk[2] | proc_92_TLF_FIFO_blk[2] | proc_92_input_sync_blk[2] | proc_92_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_92_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_92_reg <= proc_dep_vld_vec_92;
        end
    end
    assign in_chan_dep_vld_vec_92[0] = dep_chan_vld_91_92;
    assign in_chan_dep_data_vec_92[263 : 0] = dep_chan_data_91_92;
    assign token_in_vec_92[0] = token_91_92;
    assign in_chan_dep_vld_vec_92[1] = dep_chan_vld_93_92;
    assign in_chan_dep_data_vec_92[527 : 264] = dep_chan_data_93_92;
    assign token_in_vec_92[1] = token_93_92;
    assign in_chan_dep_vld_vec_92[2] = dep_chan_vld_111_92;
    assign in_chan_dep_data_vec_92[791 : 528] = dep_chan_data_111_92;
    assign token_in_vec_92[2] = token_111_92;
    assign dep_chan_vld_92_91 = out_chan_dep_vld_vec_92[0];
    assign dep_chan_data_92_91 = out_chan_dep_data_92;
    assign token_92_91 = token_out_vec_92[0];
    assign dep_chan_vld_92_93 = out_chan_dep_vld_vec_92[1];
    assign dep_chan_data_92_93 = out_chan_dep_data_92;
    assign token_92_93 = token_out_vec_92[1];
    assign dep_chan_vld_92_111 = out_chan_dep_vld_vec_92[2];
    assign dep_chan_data_92_111 = out_chan_dep_data_92;
    assign token_92_111 = token_out_vec_92[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(264, 93, 3, 3) top_hls_deadlock_detect_unit_93 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_93),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_93),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_93),
        .token_in_vec(token_in_vec_93),
        .dl_detect_in(dl_detect_out),
        .origin(origin[93]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_93),
        .out_chan_dep_data(out_chan_dep_data_93),
        .token_out_vec(token_out_vec_93),
        .dl_detect_out(dl_in_vec[93]));

    assign proc_93_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_4_x15_blk_n);
    assign proc_93_data_PIPO_blk[0] = 1'b0;
    assign proc_93_start_FIFO_blk[0] = 1'b0;
    assign proc_93_TLF_FIFO_blk[0] = 1'b0;
    assign proc_93_input_sync_blk[0] = 1'b0;
    assign proc_93_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_93[0] = dl_detect_out ? proc_dep_vld_vec_93_reg[0] : (proc_93_data_FIFO_blk[0] | proc_93_data_PIPO_blk[0] | proc_93_start_FIFO_blk[0] | proc_93_TLF_FIFO_blk[0] | proc_93_input_sync_blk[0] | proc_93_output_sync_blk[0]);
    assign proc_93_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_4_x1_U0.fifo_A_A_IO_L2_in_5_x16_blk_n);
    assign proc_93_data_PIPO_blk[1] = 1'b0;
    assign proc_93_start_FIFO_blk[1] = 1'b0;
    assign proc_93_TLF_FIFO_blk[1] = 1'b0;
    assign proc_93_input_sync_blk[1] = 1'b0;
    assign proc_93_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_93[1] = dl_detect_out ? proc_dep_vld_vec_93_reg[1] : (proc_93_data_FIFO_blk[1] | proc_93_data_PIPO_blk[1] | proc_93_start_FIFO_blk[1] | proc_93_TLF_FIFO_blk[1] | proc_93_input_sync_blk[1] | proc_93_output_sync_blk[1]);
    assign proc_93_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_4_x1_U0.fifo_A_PE_4_0_x128_blk_n);
    assign proc_93_data_PIPO_blk[2] = 1'b0;
    assign proc_93_start_FIFO_blk[2] = 1'b0;
    assign proc_93_TLF_FIFO_blk[2] = 1'b0;
    assign proc_93_input_sync_blk[2] = 1'b0;
    assign proc_93_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_93[2] = dl_detect_out ? proc_dep_vld_vec_93_reg[2] : (proc_93_data_FIFO_blk[2] | proc_93_data_PIPO_blk[2] | proc_93_start_FIFO_blk[2] | proc_93_TLF_FIFO_blk[2] | proc_93_input_sync_blk[2] | proc_93_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_93_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_93_reg <= proc_dep_vld_vec_93;
        end
    end
    assign in_chan_dep_vld_vec_93[0] = dep_chan_vld_92_93;
    assign in_chan_dep_data_vec_93[263 : 0] = dep_chan_data_92_93;
    assign token_in_vec_93[0] = token_92_93;
    assign in_chan_dep_vld_vec_93[1] = dep_chan_vld_94_93;
    assign in_chan_dep_data_vec_93[527 : 264] = dep_chan_data_94_93;
    assign token_in_vec_93[1] = token_94_93;
    assign in_chan_dep_vld_vec_93[2] = dep_chan_vld_113_93;
    assign in_chan_dep_data_vec_93[791 : 528] = dep_chan_data_113_93;
    assign token_in_vec_93[2] = token_113_93;
    assign dep_chan_vld_93_92 = out_chan_dep_vld_vec_93[0];
    assign dep_chan_data_93_92 = out_chan_dep_data_93;
    assign token_93_92 = token_out_vec_93[0];
    assign dep_chan_vld_93_94 = out_chan_dep_vld_vec_93[1];
    assign dep_chan_data_93_94 = out_chan_dep_data_93;
    assign token_93_94 = token_out_vec_93[1];
    assign dep_chan_vld_93_113 = out_chan_dep_vld_vec_93[2];
    assign dep_chan_data_93_113 = out_chan_dep_data_93;
    assign token_93_113 = token_out_vec_93[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(264, 94, 3, 3) top_hls_deadlock_detect_unit_94 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_94),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_94),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_94),
        .token_in_vec(token_in_vec_94),
        .dl_detect_in(dl_detect_out),
        .origin(origin[94]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_94),
        .out_chan_dep_data(out_chan_dep_data_94),
        .token_out_vec(token_out_vec_94),
        .dl_detect_out(dl_in_vec[94]));

    assign proc_94_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_5_x16_blk_n);
    assign proc_94_data_PIPO_blk[0] = 1'b0;
    assign proc_94_start_FIFO_blk[0] = 1'b0;
    assign proc_94_TLF_FIFO_blk[0] = 1'b0;
    assign proc_94_input_sync_blk[0] = 1'b0;
    assign proc_94_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_94[0] = dl_detect_out ? proc_dep_vld_vec_94_reg[0] : (proc_94_data_FIFO_blk[0] | proc_94_data_PIPO_blk[0] | proc_94_start_FIFO_blk[0] | proc_94_TLF_FIFO_blk[0] | proc_94_input_sync_blk[0] | proc_94_output_sync_blk[0]);
    assign proc_94_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_5_x1_U0.fifo_A_A_IO_L2_in_6_x17_blk_n);
    assign proc_94_data_PIPO_blk[1] = 1'b0;
    assign proc_94_start_FIFO_blk[1] = 1'b0;
    assign proc_94_TLF_FIFO_blk[1] = 1'b0;
    assign proc_94_input_sync_blk[1] = 1'b0;
    assign proc_94_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_94[1] = dl_detect_out ? proc_dep_vld_vec_94_reg[1] : (proc_94_data_FIFO_blk[1] | proc_94_data_PIPO_blk[1] | proc_94_start_FIFO_blk[1] | proc_94_TLF_FIFO_blk[1] | proc_94_input_sync_blk[1] | proc_94_output_sync_blk[1]);
    assign proc_94_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_5_x1_U0.fifo_A_PE_5_0_x131_blk_n);
    assign proc_94_data_PIPO_blk[2] = 1'b0;
    assign proc_94_start_FIFO_blk[2] = 1'b0;
    assign proc_94_TLF_FIFO_blk[2] = 1'b0;
    assign proc_94_input_sync_blk[2] = 1'b0;
    assign proc_94_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_94[2] = dl_detect_out ? proc_dep_vld_vec_94_reg[2] : (proc_94_data_FIFO_blk[2] | proc_94_data_PIPO_blk[2] | proc_94_start_FIFO_blk[2] | proc_94_TLF_FIFO_blk[2] | proc_94_input_sync_blk[2] | proc_94_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_94_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_94_reg <= proc_dep_vld_vec_94;
        end
    end
    assign in_chan_dep_vld_vec_94[0] = dep_chan_vld_93_94;
    assign in_chan_dep_data_vec_94[263 : 0] = dep_chan_data_93_94;
    assign token_in_vec_94[0] = token_93_94;
    assign in_chan_dep_vld_vec_94[1] = dep_chan_vld_95_94;
    assign in_chan_dep_data_vec_94[527 : 264] = dep_chan_data_95_94;
    assign token_in_vec_94[1] = token_95_94;
    assign in_chan_dep_vld_vec_94[2] = dep_chan_vld_115_94;
    assign in_chan_dep_data_vec_94[791 : 528] = dep_chan_data_115_94;
    assign token_in_vec_94[2] = token_115_94;
    assign dep_chan_vld_94_93 = out_chan_dep_vld_vec_94[0];
    assign dep_chan_data_94_93 = out_chan_dep_data_94;
    assign token_94_93 = token_out_vec_94[0];
    assign dep_chan_vld_94_95 = out_chan_dep_vld_vec_94[1];
    assign dep_chan_data_94_95 = out_chan_dep_data_94;
    assign token_94_95 = token_out_vec_94[1];
    assign dep_chan_vld_94_115 = out_chan_dep_vld_vec_94[2];
    assign dep_chan_data_94_115 = out_chan_dep_data_94;
    assign token_94_115 = token_out_vec_94[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(264, 95, 3, 3) top_hls_deadlock_detect_unit_95 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_95),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_95),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_95),
        .token_in_vec(token_in_vec_95),
        .dl_detect_in(dl_detect_out),
        .origin(origin[95]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_95),
        .out_chan_dep_data(out_chan_dep_data_95),
        .token_out_vec(token_out_vec_95),
        .dl_detect_out(dl_in_vec[95]));

    assign proc_95_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_6_x17_blk_n);
    assign proc_95_data_PIPO_blk[0] = 1'b0;
    assign proc_95_start_FIFO_blk[0] = 1'b0;
    assign proc_95_TLF_FIFO_blk[0] = 1'b0;
    assign proc_95_input_sync_blk[0] = 1'b0;
    assign proc_95_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_95[0] = dl_detect_out ? proc_dep_vld_vec_95_reg[0] : (proc_95_data_FIFO_blk[0] | proc_95_data_PIPO_blk[0] | proc_95_start_FIFO_blk[0] | proc_95_TLF_FIFO_blk[0] | proc_95_input_sync_blk[0] | proc_95_output_sync_blk[0]);
    assign proc_95_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_6_x1_U0.fifo_A_A_IO_L2_in_7_x18_blk_n);
    assign proc_95_data_PIPO_blk[1] = 1'b0;
    assign proc_95_start_FIFO_blk[1] = 1'b0;
    assign proc_95_TLF_FIFO_blk[1] = 1'b0;
    assign proc_95_input_sync_blk[1] = 1'b0;
    assign proc_95_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_95[1] = dl_detect_out ? proc_dep_vld_vec_95_reg[1] : (proc_95_data_FIFO_blk[1] | proc_95_data_PIPO_blk[1] | proc_95_start_FIFO_blk[1] | proc_95_TLF_FIFO_blk[1] | proc_95_input_sync_blk[1] | proc_95_output_sync_blk[1]);
    assign proc_95_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_6_x1_U0.fifo_A_PE_6_0_x134_blk_n);
    assign proc_95_data_PIPO_blk[2] = 1'b0;
    assign proc_95_start_FIFO_blk[2] = 1'b0;
    assign proc_95_TLF_FIFO_blk[2] = 1'b0;
    assign proc_95_input_sync_blk[2] = 1'b0;
    assign proc_95_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_95[2] = dl_detect_out ? proc_dep_vld_vec_95_reg[2] : (proc_95_data_FIFO_blk[2] | proc_95_data_PIPO_blk[2] | proc_95_start_FIFO_blk[2] | proc_95_TLF_FIFO_blk[2] | proc_95_input_sync_blk[2] | proc_95_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_95_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_95_reg <= proc_dep_vld_vec_95;
        end
    end
    assign in_chan_dep_vld_vec_95[0] = dep_chan_vld_94_95;
    assign in_chan_dep_data_vec_95[263 : 0] = dep_chan_data_94_95;
    assign token_in_vec_95[0] = token_94_95;
    assign in_chan_dep_vld_vec_95[1] = dep_chan_vld_96_95;
    assign in_chan_dep_data_vec_95[527 : 264] = dep_chan_data_96_95;
    assign token_in_vec_95[1] = token_96_95;
    assign in_chan_dep_vld_vec_95[2] = dep_chan_vld_117_95;
    assign in_chan_dep_data_vec_95[791 : 528] = dep_chan_data_117_95;
    assign token_in_vec_95[2] = token_117_95;
    assign dep_chan_vld_95_94 = out_chan_dep_vld_vec_95[0];
    assign dep_chan_data_95_94 = out_chan_dep_data_95;
    assign token_95_94 = token_out_vec_95[0];
    assign dep_chan_vld_95_96 = out_chan_dep_vld_vec_95[1];
    assign dep_chan_data_95_96 = out_chan_dep_data_95;
    assign token_95_96 = token_out_vec_95[1];
    assign dep_chan_vld_95_117 = out_chan_dep_vld_vec_95[2];
    assign dep_chan_data_95_117 = out_chan_dep_data_95;
    assign token_95_117 = token_out_vec_95[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_7_x1_U0
    top_hls_deadlock_detect_unit #(264, 96, 3, 3) top_hls_deadlock_detect_unit_96 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_96),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_96),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_96),
        .token_in_vec(token_in_vec_96),
        .dl_detect_in(dl_detect_out),
        .origin(origin[96]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_96),
        .out_chan_dep_data(out_chan_dep_data_96),
        .token_out_vec(token_out_vec_96),
        .dl_detect_out(dl_in_vec[96]));

    assign proc_96_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_7_x1_U0.fifo_A_A_IO_L2_in_7_x18_blk_n);
    assign proc_96_data_PIPO_blk[0] = 1'b0;
    assign proc_96_start_FIFO_blk[0] = 1'b0;
    assign proc_96_TLF_FIFO_blk[0] = 1'b0;
    assign proc_96_input_sync_blk[0] = 1'b0;
    assign proc_96_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_96[0] = dl_detect_out ? proc_dep_vld_vec_96_reg[0] : (proc_96_data_FIFO_blk[0] | proc_96_data_PIPO_blk[0] | proc_96_start_FIFO_blk[0] | proc_96_TLF_FIFO_blk[0] | proc_96_input_sync_blk[0] | proc_96_output_sync_blk[0]);
    assign proc_96_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_7_x1_U0.fifo_A_A_IO_L2_in_8_x19_blk_n);
    assign proc_96_data_PIPO_blk[1] = 1'b0;
    assign proc_96_start_FIFO_blk[1] = 1'b0;
    assign proc_96_TLF_FIFO_blk[1] = 1'b0;
    assign proc_96_input_sync_blk[1] = 1'b0;
    assign proc_96_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_96[1] = dl_detect_out ? proc_dep_vld_vec_96_reg[1] : (proc_96_data_FIFO_blk[1] | proc_96_data_PIPO_blk[1] | proc_96_start_FIFO_blk[1] | proc_96_TLF_FIFO_blk[1] | proc_96_input_sync_blk[1] | proc_96_output_sync_blk[1]);
    assign proc_96_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_7_x1_U0.fifo_A_PE_7_0_x137_blk_n);
    assign proc_96_data_PIPO_blk[2] = 1'b0;
    assign proc_96_start_FIFO_blk[2] = 1'b0;
    assign proc_96_TLF_FIFO_blk[2] = 1'b0;
    assign proc_96_input_sync_blk[2] = 1'b0;
    assign proc_96_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_96[2] = dl_detect_out ? proc_dep_vld_vec_96_reg[2] : (proc_96_data_FIFO_blk[2] | proc_96_data_PIPO_blk[2] | proc_96_start_FIFO_blk[2] | proc_96_TLF_FIFO_blk[2] | proc_96_input_sync_blk[2] | proc_96_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_96_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_96_reg <= proc_dep_vld_vec_96;
        end
    end
    assign in_chan_dep_vld_vec_96[0] = dep_chan_vld_95_96;
    assign in_chan_dep_data_vec_96[263 : 0] = dep_chan_data_95_96;
    assign token_in_vec_96[0] = token_95_96;
    assign in_chan_dep_vld_vec_96[1] = dep_chan_vld_97_96;
    assign in_chan_dep_data_vec_96[527 : 264] = dep_chan_data_97_96;
    assign token_in_vec_96[1] = token_97_96;
    assign in_chan_dep_vld_vec_96[2] = dep_chan_vld_119_96;
    assign in_chan_dep_data_vec_96[791 : 528] = dep_chan_data_119_96;
    assign token_in_vec_96[2] = token_119_96;
    assign dep_chan_vld_96_95 = out_chan_dep_vld_vec_96[0];
    assign dep_chan_data_96_95 = out_chan_dep_data_96;
    assign token_96_95 = token_out_vec_96[0];
    assign dep_chan_vld_96_97 = out_chan_dep_vld_vec_96[1];
    assign dep_chan_data_96_97 = out_chan_dep_data_96;
    assign token_96_97 = token_out_vec_96[1];
    assign dep_chan_vld_96_119 = out_chan_dep_vld_vec_96[2];
    assign dep_chan_data_96_119 = out_chan_dep_data_96;
    assign token_96_119 = token_out_vec_96[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_8_x1_U0
    top_hls_deadlock_detect_unit #(264, 97, 3, 3) top_hls_deadlock_detect_unit_97 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_97),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_97),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_97),
        .token_in_vec(token_in_vec_97),
        .dl_detect_in(dl_detect_out),
        .origin(origin[97]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_97),
        .out_chan_dep_data(out_chan_dep_data_97),
        .token_out_vec(token_out_vec_97),
        .dl_detect_out(dl_in_vec[97]));

    assign proc_97_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_8_x1_U0.fifo_A_A_IO_L2_in_8_x19_blk_n);
    assign proc_97_data_PIPO_blk[0] = 1'b0;
    assign proc_97_start_FIFO_blk[0] = 1'b0;
    assign proc_97_TLF_FIFO_blk[0] = 1'b0;
    assign proc_97_input_sync_blk[0] = 1'b0;
    assign proc_97_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_97[0] = dl_detect_out ? proc_dep_vld_vec_97_reg[0] : (proc_97_data_FIFO_blk[0] | proc_97_data_PIPO_blk[0] | proc_97_start_FIFO_blk[0] | proc_97_TLF_FIFO_blk[0] | proc_97_input_sync_blk[0] | proc_97_output_sync_blk[0]);
    assign proc_97_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_8_x1_U0.fifo_A_A_IO_L2_in_9_x110_blk_n);
    assign proc_97_data_PIPO_blk[1] = 1'b0;
    assign proc_97_start_FIFO_blk[1] = 1'b0;
    assign proc_97_TLF_FIFO_blk[1] = 1'b0;
    assign proc_97_input_sync_blk[1] = 1'b0;
    assign proc_97_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_97[1] = dl_detect_out ? proc_dep_vld_vec_97_reg[1] : (proc_97_data_FIFO_blk[1] | proc_97_data_PIPO_blk[1] | proc_97_start_FIFO_blk[1] | proc_97_TLF_FIFO_blk[1] | proc_97_input_sync_blk[1] | proc_97_output_sync_blk[1]);
    assign proc_97_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_8_x1_U0.fifo_A_PE_8_0_x140_blk_n);
    assign proc_97_data_PIPO_blk[2] = 1'b0;
    assign proc_97_start_FIFO_blk[2] = 1'b0;
    assign proc_97_TLF_FIFO_blk[2] = 1'b0;
    assign proc_97_input_sync_blk[2] = 1'b0;
    assign proc_97_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_97[2] = dl_detect_out ? proc_dep_vld_vec_97_reg[2] : (proc_97_data_FIFO_blk[2] | proc_97_data_PIPO_blk[2] | proc_97_start_FIFO_blk[2] | proc_97_TLF_FIFO_blk[2] | proc_97_input_sync_blk[2] | proc_97_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_97_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_97_reg <= proc_dep_vld_vec_97;
        end
    end
    assign in_chan_dep_vld_vec_97[0] = dep_chan_vld_96_97;
    assign in_chan_dep_data_vec_97[263 : 0] = dep_chan_data_96_97;
    assign token_in_vec_97[0] = token_96_97;
    assign in_chan_dep_vld_vec_97[1] = dep_chan_vld_98_97;
    assign in_chan_dep_data_vec_97[527 : 264] = dep_chan_data_98_97;
    assign token_in_vec_97[1] = token_98_97;
    assign in_chan_dep_vld_vec_97[2] = dep_chan_vld_121_97;
    assign in_chan_dep_data_vec_97[791 : 528] = dep_chan_data_121_97;
    assign token_in_vec_97[2] = token_121_97;
    assign dep_chan_vld_97_96 = out_chan_dep_vld_vec_97[0];
    assign dep_chan_data_97_96 = out_chan_dep_data_97;
    assign token_97_96 = token_out_vec_97[0];
    assign dep_chan_vld_97_98 = out_chan_dep_vld_vec_97[1];
    assign dep_chan_data_97_98 = out_chan_dep_data_97;
    assign token_97_98 = token_out_vec_97[1];
    assign dep_chan_vld_97_121 = out_chan_dep_vld_vec_97[2];
    assign dep_chan_data_97_121 = out_chan_dep_data_97;
    assign token_97_121 = token_out_vec_97[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_9_x1_U0
    top_hls_deadlock_detect_unit #(264, 98, 3, 3) top_hls_deadlock_detect_unit_98 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_98),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_98),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_98),
        .token_in_vec(token_in_vec_98),
        .dl_detect_in(dl_detect_out),
        .origin(origin[98]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_98),
        .out_chan_dep_data(out_chan_dep_data_98),
        .token_out_vec(token_out_vec_98),
        .dl_detect_out(dl_in_vec[98]));

    assign proc_98_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_9_x1_U0.fifo_A_A_IO_L2_in_9_x110_blk_n);
    assign proc_98_data_PIPO_blk[0] = 1'b0;
    assign proc_98_start_FIFO_blk[0] = 1'b0;
    assign proc_98_TLF_FIFO_blk[0] = 1'b0;
    assign proc_98_input_sync_blk[0] = 1'b0;
    assign proc_98_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_98[0] = dl_detect_out ? proc_dep_vld_vec_98_reg[0] : (proc_98_data_FIFO_blk[0] | proc_98_data_PIPO_blk[0] | proc_98_start_FIFO_blk[0] | proc_98_TLF_FIFO_blk[0] | proc_98_input_sync_blk[0] | proc_98_output_sync_blk[0]);
    assign proc_98_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_9_x1_U0.fifo_A_A_IO_L2_in_10_x111_blk_n);
    assign proc_98_data_PIPO_blk[1] = 1'b0;
    assign proc_98_start_FIFO_blk[1] = 1'b0;
    assign proc_98_TLF_FIFO_blk[1] = 1'b0;
    assign proc_98_input_sync_blk[1] = 1'b0;
    assign proc_98_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_98[1] = dl_detect_out ? proc_dep_vld_vec_98_reg[1] : (proc_98_data_FIFO_blk[1] | proc_98_data_PIPO_blk[1] | proc_98_start_FIFO_blk[1] | proc_98_TLF_FIFO_blk[1] | proc_98_input_sync_blk[1] | proc_98_output_sync_blk[1]);
    assign proc_98_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_9_x1_U0.fifo_A_PE_9_0_x143_blk_n);
    assign proc_98_data_PIPO_blk[2] = 1'b0;
    assign proc_98_start_FIFO_blk[2] = 1'b0;
    assign proc_98_TLF_FIFO_blk[2] = 1'b0;
    assign proc_98_input_sync_blk[2] = 1'b0;
    assign proc_98_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_98[2] = dl_detect_out ? proc_dep_vld_vec_98_reg[2] : (proc_98_data_FIFO_blk[2] | proc_98_data_PIPO_blk[2] | proc_98_start_FIFO_blk[2] | proc_98_TLF_FIFO_blk[2] | proc_98_input_sync_blk[2] | proc_98_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_98_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_98_reg <= proc_dep_vld_vec_98;
        end
    end
    assign in_chan_dep_vld_vec_98[0] = dep_chan_vld_97_98;
    assign in_chan_dep_data_vec_98[263 : 0] = dep_chan_data_97_98;
    assign token_in_vec_98[0] = token_97_98;
    assign in_chan_dep_vld_vec_98[1] = dep_chan_vld_99_98;
    assign in_chan_dep_data_vec_98[527 : 264] = dep_chan_data_99_98;
    assign token_in_vec_98[1] = token_99_98;
    assign in_chan_dep_vld_vec_98[2] = dep_chan_vld_123_98;
    assign in_chan_dep_data_vec_98[791 : 528] = dep_chan_data_123_98;
    assign token_in_vec_98[2] = token_123_98;
    assign dep_chan_vld_98_97 = out_chan_dep_vld_vec_98[0];
    assign dep_chan_data_98_97 = out_chan_dep_data_98;
    assign token_98_97 = token_out_vec_98[0];
    assign dep_chan_vld_98_99 = out_chan_dep_vld_vec_98[1];
    assign dep_chan_data_98_99 = out_chan_dep_data_98;
    assign token_98_99 = token_out_vec_98[1];
    assign dep_chan_vld_98_123 = out_chan_dep_vld_vec_98[2];
    assign dep_chan_data_98_123 = out_chan_dep_data_98;
    assign token_98_123 = token_out_vec_98[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_10_x1_U0
    top_hls_deadlock_detect_unit #(264, 99, 3, 3) top_hls_deadlock_detect_unit_99 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_99),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_99),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_99),
        .token_in_vec(token_in_vec_99),
        .dl_detect_in(dl_detect_out),
        .origin(origin[99]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_99),
        .out_chan_dep_data(out_chan_dep_data_99),
        .token_out_vec(token_out_vec_99),
        .dl_detect_out(dl_in_vec[99]));

    assign proc_99_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_10_x1_U0.fifo_A_A_IO_L2_in_10_x111_blk_n);
    assign proc_99_data_PIPO_blk[0] = 1'b0;
    assign proc_99_start_FIFO_blk[0] = 1'b0;
    assign proc_99_TLF_FIFO_blk[0] = 1'b0;
    assign proc_99_input_sync_blk[0] = 1'b0;
    assign proc_99_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_99[0] = dl_detect_out ? proc_dep_vld_vec_99_reg[0] : (proc_99_data_FIFO_blk[0] | proc_99_data_PIPO_blk[0] | proc_99_start_FIFO_blk[0] | proc_99_TLF_FIFO_blk[0] | proc_99_input_sync_blk[0] | proc_99_output_sync_blk[0]);
    assign proc_99_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_10_x1_U0.fifo_A_A_IO_L2_in_11_x112_blk_n);
    assign proc_99_data_PIPO_blk[1] = 1'b0;
    assign proc_99_start_FIFO_blk[1] = 1'b0;
    assign proc_99_TLF_FIFO_blk[1] = 1'b0;
    assign proc_99_input_sync_blk[1] = 1'b0;
    assign proc_99_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_99[1] = dl_detect_out ? proc_dep_vld_vec_99_reg[1] : (proc_99_data_FIFO_blk[1] | proc_99_data_PIPO_blk[1] | proc_99_start_FIFO_blk[1] | proc_99_TLF_FIFO_blk[1] | proc_99_input_sync_blk[1] | proc_99_output_sync_blk[1]);
    assign proc_99_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_10_x1_U0.fifo_A_PE_10_0_x146_blk_n);
    assign proc_99_data_PIPO_blk[2] = 1'b0;
    assign proc_99_start_FIFO_blk[2] = 1'b0;
    assign proc_99_TLF_FIFO_blk[2] = 1'b0;
    assign proc_99_input_sync_blk[2] = 1'b0;
    assign proc_99_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_99[2] = dl_detect_out ? proc_dep_vld_vec_99_reg[2] : (proc_99_data_FIFO_blk[2] | proc_99_data_PIPO_blk[2] | proc_99_start_FIFO_blk[2] | proc_99_TLF_FIFO_blk[2] | proc_99_input_sync_blk[2] | proc_99_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_99_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_99_reg <= proc_dep_vld_vec_99;
        end
    end
    assign in_chan_dep_vld_vec_99[0] = dep_chan_vld_98_99;
    assign in_chan_dep_data_vec_99[263 : 0] = dep_chan_data_98_99;
    assign token_in_vec_99[0] = token_98_99;
    assign in_chan_dep_vld_vec_99[1] = dep_chan_vld_100_99;
    assign in_chan_dep_data_vec_99[527 : 264] = dep_chan_data_100_99;
    assign token_in_vec_99[1] = token_100_99;
    assign in_chan_dep_vld_vec_99[2] = dep_chan_vld_125_99;
    assign in_chan_dep_data_vec_99[791 : 528] = dep_chan_data_125_99;
    assign token_in_vec_99[2] = token_125_99;
    assign dep_chan_vld_99_98 = out_chan_dep_vld_vec_99[0];
    assign dep_chan_data_99_98 = out_chan_dep_data_99;
    assign token_99_98 = token_out_vec_99[0];
    assign dep_chan_vld_99_100 = out_chan_dep_vld_vec_99[1];
    assign dep_chan_data_99_100 = out_chan_dep_data_99;
    assign token_99_100 = token_out_vec_99[1];
    assign dep_chan_vld_99_125 = out_chan_dep_vld_vec_99[2];
    assign dep_chan_data_99_125 = out_chan_dep_data_99;
    assign token_99_125 = token_out_vec_99[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_11_x1_U0
    top_hls_deadlock_detect_unit #(264, 100, 3, 3) top_hls_deadlock_detect_unit_100 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_100),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_100),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_100),
        .token_in_vec(token_in_vec_100),
        .dl_detect_in(dl_detect_out),
        .origin(origin[100]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_100),
        .out_chan_dep_data(out_chan_dep_data_100),
        .token_out_vec(token_out_vec_100),
        .dl_detect_out(dl_in_vec[100]));

    assign proc_100_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_11_x1_U0.fifo_A_A_IO_L2_in_11_x112_blk_n);
    assign proc_100_data_PIPO_blk[0] = 1'b0;
    assign proc_100_start_FIFO_blk[0] = 1'b0;
    assign proc_100_TLF_FIFO_blk[0] = 1'b0;
    assign proc_100_input_sync_blk[0] = 1'b0;
    assign proc_100_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_100[0] = dl_detect_out ? proc_dep_vld_vec_100_reg[0] : (proc_100_data_FIFO_blk[0] | proc_100_data_PIPO_blk[0] | proc_100_start_FIFO_blk[0] | proc_100_TLF_FIFO_blk[0] | proc_100_input_sync_blk[0] | proc_100_output_sync_blk[0]);
    assign proc_100_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_11_x1_U0.fifo_A_A_IO_L2_in_12_x113_blk_n);
    assign proc_100_data_PIPO_blk[1] = 1'b0;
    assign proc_100_start_FIFO_blk[1] = 1'b0;
    assign proc_100_TLF_FIFO_blk[1] = 1'b0;
    assign proc_100_input_sync_blk[1] = 1'b0;
    assign proc_100_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_100[1] = dl_detect_out ? proc_dep_vld_vec_100_reg[1] : (proc_100_data_FIFO_blk[1] | proc_100_data_PIPO_blk[1] | proc_100_start_FIFO_blk[1] | proc_100_TLF_FIFO_blk[1] | proc_100_input_sync_blk[1] | proc_100_output_sync_blk[1]);
    assign proc_100_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_11_x1_U0.fifo_A_PE_11_0_x149_blk_n);
    assign proc_100_data_PIPO_blk[2] = 1'b0;
    assign proc_100_start_FIFO_blk[2] = 1'b0;
    assign proc_100_TLF_FIFO_blk[2] = 1'b0;
    assign proc_100_input_sync_blk[2] = 1'b0;
    assign proc_100_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_100[2] = dl_detect_out ? proc_dep_vld_vec_100_reg[2] : (proc_100_data_FIFO_blk[2] | proc_100_data_PIPO_blk[2] | proc_100_start_FIFO_blk[2] | proc_100_TLF_FIFO_blk[2] | proc_100_input_sync_blk[2] | proc_100_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_100_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_100_reg <= proc_dep_vld_vec_100;
        end
    end
    assign in_chan_dep_vld_vec_100[0] = dep_chan_vld_99_100;
    assign in_chan_dep_data_vec_100[263 : 0] = dep_chan_data_99_100;
    assign token_in_vec_100[0] = token_99_100;
    assign in_chan_dep_vld_vec_100[1] = dep_chan_vld_101_100;
    assign in_chan_dep_data_vec_100[527 : 264] = dep_chan_data_101_100;
    assign token_in_vec_100[1] = token_101_100;
    assign in_chan_dep_vld_vec_100[2] = dep_chan_vld_127_100;
    assign in_chan_dep_data_vec_100[791 : 528] = dep_chan_data_127_100;
    assign token_in_vec_100[2] = token_127_100;
    assign dep_chan_vld_100_99 = out_chan_dep_vld_vec_100[0];
    assign dep_chan_data_100_99 = out_chan_dep_data_100;
    assign token_100_99 = token_out_vec_100[0];
    assign dep_chan_vld_100_101 = out_chan_dep_vld_vec_100[1];
    assign dep_chan_data_100_101 = out_chan_dep_data_100;
    assign token_100_101 = token_out_vec_100[1];
    assign dep_chan_vld_100_127 = out_chan_dep_vld_vec_100[2];
    assign dep_chan_data_100_127 = out_chan_dep_data_100;
    assign token_100_127 = token_out_vec_100[2];

    // Process: grp_kernel3_x1_fu_118.A_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(264, 101, 2, 2) top_hls_deadlock_detect_unit_101 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_101),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_101),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_101),
        .token_in_vec(token_in_vec_101),
        .dl_detect_in(dl_detect_out),
        .origin(origin[101]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_101),
        .out_chan_dep_data(out_chan_dep_data_101),
        .token_out_vec(token_out_vec_101),
        .dl_detect_out(dl_in_vec[101]));

    assign proc_101_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_boundary_x1_U0.fifo_A_A_IO_L2_in_12_x113_blk_n);
    assign proc_101_data_PIPO_blk[0] = 1'b0;
    assign proc_101_start_FIFO_blk[0] = 1'b0;
    assign proc_101_TLF_FIFO_blk[0] = 1'b0;
    assign proc_101_input_sync_blk[0] = 1'b0;
    assign proc_101_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_101[0] = dl_detect_out ? proc_dep_vld_vec_101_reg[0] : (proc_101_data_FIFO_blk[0] | proc_101_data_PIPO_blk[0] | proc_101_start_FIFO_blk[0] | proc_101_TLF_FIFO_blk[0] | proc_101_input_sync_blk[0] | proc_101_output_sync_blk[0]);
    assign proc_101_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.A_IO_L2_in_boundary_x1_U0.fifo_A_PE_12_0_x152_blk_n);
    assign proc_101_data_PIPO_blk[1] = 1'b0;
    assign proc_101_start_FIFO_blk[1] = 1'b0;
    assign proc_101_TLF_FIFO_blk[1] = 1'b0;
    assign proc_101_input_sync_blk[1] = 1'b0;
    assign proc_101_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_101[1] = dl_detect_out ? proc_dep_vld_vec_101_reg[1] : (proc_101_data_FIFO_blk[1] | proc_101_data_PIPO_blk[1] | proc_101_start_FIFO_blk[1] | proc_101_TLF_FIFO_blk[1] | proc_101_input_sync_blk[1] | proc_101_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_101_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_101_reg <= proc_dep_vld_vec_101;
        end
    end
    assign in_chan_dep_vld_vec_101[0] = dep_chan_vld_100_101;
    assign in_chan_dep_data_vec_101[263 : 0] = dep_chan_data_100_101;
    assign token_in_vec_101[0] = token_100_101;
    assign in_chan_dep_vld_vec_101[1] = dep_chan_vld_129_101;
    assign in_chan_dep_data_vec_101[527 : 264] = dep_chan_data_129_101;
    assign token_in_vec_101[1] = token_129_101;
    assign dep_chan_vld_101_100 = out_chan_dep_vld_vec_101[0];
    assign dep_chan_data_101_100 = out_chan_dep_data_101;
    assign token_101_100 = token_out_vec_101[0];
    assign dep_chan_vld_101_129 = out_chan_dep_vld_vec_101[1];
    assign dep_chan_data_101_129 = out_chan_dep_data_101;
    assign token_101_129 = token_out_vec_101[1];

    // Process: grp_kernel3_x1_fu_118.B_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(264, 102, 2, 2) top_hls_deadlock_detect_unit_102 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_102),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_102),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_102),
        .token_in_vec(token_in_vec_102),
        .dl_detect_in(dl_detect_out),
        .origin(origin[102]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_102),
        .out_chan_dep_data(out_chan_dep_data_102),
        .token_out_vec(token_out_vec_102),
        .dl_detect_out(dl_in_vec[102]));

    assign proc_102_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L3_in_x1_U0.fifo_B_B_IO_L2_in_0_x114_blk_n);
    assign proc_102_data_PIPO_blk[0] = 1'b0;
    assign proc_102_start_FIFO_blk[0] = 1'b0;
    assign proc_102_TLF_FIFO_blk[0] = 1'b0;
    assign proc_102_input_sync_blk[0] = 1'b0;
    assign proc_102_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_102[0] = dl_detect_out ? proc_dep_vld_vec_102_reg[0] : (proc_102_data_FIFO_blk[0] | proc_102_data_PIPO_blk[0] | proc_102_start_FIFO_blk[0] | proc_102_TLF_FIFO_blk[0] | proc_102_input_sync_blk[0] | proc_102_output_sync_blk[0]);
    assign proc_102_data_FIFO_blk[1] = 1'b0;
    assign proc_102_data_PIPO_blk[1] = 1'b0;
    assign proc_102_start_FIFO_blk[1] = 1'b0;
    assign proc_102_TLF_FIFO_blk[1] = 1'b0;
    assign proc_102_input_sync_blk[1] = 1'b0 | (grp_kernel3_x1_fu_118.ap_sync_B_IO_L3_in_x1_U0_ap_ready & grp_kernel3_x1_fu_118.B_IO_L3_in_x1_U0.ap_idle & ~grp_kernel3_x1_fu_118.ap_sync_A_IO_L3_in_x1_U0_ap_ready);
    assign proc_102_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_102[1] = dl_detect_out ? proc_dep_vld_vec_102_reg[1] : (proc_102_data_FIFO_blk[1] | proc_102_data_PIPO_blk[1] | proc_102_start_FIFO_blk[1] | proc_102_TLF_FIFO_blk[1] | proc_102_input_sync_blk[1] | proc_102_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_102_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_102_reg <= proc_dep_vld_vec_102;
        end
    end
    assign in_chan_dep_vld_vec_102[0] = dep_chan_vld_88_102;
    assign in_chan_dep_data_vec_102[263 : 0] = dep_chan_data_88_102;
    assign token_in_vec_102[0] = token_88_102;
    assign in_chan_dep_vld_vec_102[1] = dep_chan_vld_103_102;
    assign in_chan_dep_data_vec_102[527 : 264] = dep_chan_data_103_102;
    assign token_in_vec_102[1] = token_103_102;
    assign dep_chan_vld_102_103 = out_chan_dep_vld_vec_102[0];
    assign dep_chan_data_102_103 = out_chan_dep_data_102;
    assign token_102_103 = token_out_vec_102[0];
    assign dep_chan_vld_102_88 = out_chan_dep_vld_vec_102[1];
    assign dep_chan_data_102_88 = out_chan_dep_data_102;
    assign token_102_88 = token_out_vec_102[1];

    // Process: grp_kernel3_x1_fu_118.B_IO_L2_in_x1_U0
    top_hls_deadlock_detect_unit #(264, 103, 3, 3) top_hls_deadlock_detect_unit_103 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_103),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_103),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_103),
        .token_in_vec(token_in_vec_103),
        .dl_detect_in(dl_detect_out),
        .origin(origin[103]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_103),
        .out_chan_dep_data(out_chan_dep_data_103),
        .token_out_vec(token_out_vec_103),
        .dl_detect_out(dl_in_vec[103]));

    assign proc_103_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L2_in_x1_U0.fifo_B_B_IO_L2_in_0_x114_blk_n);
    assign proc_103_data_PIPO_blk[0] = 1'b0;
    assign proc_103_start_FIFO_blk[0] = 1'b0;
    assign proc_103_TLF_FIFO_blk[0] = 1'b0;
    assign proc_103_input_sync_blk[0] = 1'b0;
    assign proc_103_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_103[0] = dl_detect_out ? proc_dep_vld_vec_103_reg[0] : (proc_103_data_FIFO_blk[0] | proc_103_data_PIPO_blk[0] | proc_103_start_FIFO_blk[0] | proc_103_TLF_FIFO_blk[0] | proc_103_input_sync_blk[0] | proc_103_output_sync_blk[0]);
    assign proc_103_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L2_in_x1_U0.fifo_B_B_IO_L2_in_1_x115_blk_n);
    assign proc_103_data_PIPO_blk[1] = 1'b0;
    assign proc_103_start_FIFO_blk[1] = 1'b0;
    assign proc_103_TLF_FIFO_blk[1] = 1'b0;
    assign proc_103_input_sync_blk[1] = 1'b0;
    assign proc_103_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_103[1] = dl_detect_out ? proc_dep_vld_vec_103_reg[1] : (proc_103_data_FIFO_blk[1] | proc_103_data_PIPO_blk[1] | proc_103_start_FIFO_blk[1] | proc_103_TLF_FIFO_blk[1] | proc_103_input_sync_blk[1] | proc_103_output_sync_blk[1]);
    assign proc_103_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L2_in_x1_U0.fifo_B_PE_0_0_x155_blk_n);
    assign proc_103_data_PIPO_blk[2] = 1'b0;
    assign proc_103_start_FIFO_blk[2] = 1'b0;
    assign proc_103_TLF_FIFO_blk[2] = 1'b0;
    assign proc_103_input_sync_blk[2] = 1'b0;
    assign proc_103_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_103[2] = dl_detect_out ? proc_dep_vld_vec_103_reg[2] : (proc_103_data_FIFO_blk[2] | proc_103_data_PIPO_blk[2] | proc_103_start_FIFO_blk[2] | proc_103_TLF_FIFO_blk[2] | proc_103_input_sync_blk[2] | proc_103_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_103_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_103_reg <= proc_dep_vld_vec_103;
        end
    end
    assign in_chan_dep_vld_vec_103[0] = dep_chan_vld_102_103;
    assign in_chan_dep_data_vec_103[263 : 0] = dep_chan_data_102_103;
    assign token_in_vec_103[0] = token_102_103;
    assign in_chan_dep_vld_vec_103[1] = dep_chan_vld_104_103;
    assign in_chan_dep_data_vec_103[527 : 264] = dep_chan_data_104_103;
    assign token_in_vec_103[1] = token_104_103;
    assign in_chan_dep_vld_vec_103[2] = dep_chan_vld_105_103;
    assign in_chan_dep_data_vec_103[791 : 528] = dep_chan_data_105_103;
    assign token_in_vec_103[2] = token_105_103;
    assign dep_chan_vld_103_102 = out_chan_dep_vld_vec_103[0];
    assign dep_chan_data_103_102 = out_chan_dep_data_103;
    assign token_103_102 = token_out_vec_103[0];
    assign dep_chan_vld_103_104 = out_chan_dep_vld_vec_103[1];
    assign dep_chan_data_103_104 = out_chan_dep_data_103;
    assign token_103_104 = token_out_vec_103[1];
    assign dep_chan_vld_103_105 = out_chan_dep_vld_vec_103[2];
    assign dep_chan_data_103_105 = out_chan_dep_data_103;
    assign token_103_105 = token_out_vec_103[2];

    // Process: grp_kernel3_x1_fu_118.B_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(264, 104, 2, 2) top_hls_deadlock_detect_unit_104 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_104),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_104),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_104),
        .token_in_vec(token_in_vec_104),
        .dl_detect_in(dl_detect_out),
        .origin(origin[104]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_104),
        .out_chan_dep_data(out_chan_dep_data_104),
        .token_out_vec(token_out_vec_104),
        .dl_detect_out(dl_in_vec[104]));

    assign proc_104_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L2_in_boundary_x1_U0.fifo_B_B_IO_L2_in_1_x115_blk_n);
    assign proc_104_data_PIPO_blk[0] = 1'b0;
    assign proc_104_start_FIFO_blk[0] = 1'b0;
    assign proc_104_TLF_FIFO_blk[0] = 1'b0;
    assign proc_104_input_sync_blk[0] = 1'b0;
    assign proc_104_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_104[0] = dl_detect_out ? proc_dep_vld_vec_104_reg[0] : (proc_104_data_FIFO_blk[0] | proc_104_data_PIPO_blk[0] | proc_104_start_FIFO_blk[0] | proc_104_TLF_FIFO_blk[0] | proc_104_input_sync_blk[0] | proc_104_output_sync_blk[0]);
    assign proc_104_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.B_IO_L2_in_boundary_x1_U0.fifo_B_PE_0_1_x169_blk_n);
    assign proc_104_data_PIPO_blk[1] = 1'b0;
    assign proc_104_start_FIFO_blk[1] = 1'b0;
    assign proc_104_TLF_FIFO_blk[1] = 1'b0;
    assign proc_104_input_sync_blk[1] = 1'b0;
    assign proc_104_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_104[1] = dl_detect_out ? proc_dep_vld_vec_104_reg[1] : (proc_104_data_FIFO_blk[1] | proc_104_data_PIPO_blk[1] | proc_104_start_FIFO_blk[1] | proc_104_TLF_FIFO_blk[1] | proc_104_input_sync_blk[1] | proc_104_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_104_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_104_reg <= proc_dep_vld_vec_104;
        end
    end
    assign in_chan_dep_vld_vec_104[0] = dep_chan_vld_103_104;
    assign in_chan_dep_data_vec_104[263 : 0] = dep_chan_data_103_104;
    assign token_in_vec_104[0] = token_103_104;
    assign in_chan_dep_vld_vec_104[1] = dep_chan_vld_106_104;
    assign in_chan_dep_data_vec_104[527 : 264] = dep_chan_data_106_104;
    assign token_in_vec_104[1] = token_106_104;
    assign dep_chan_vld_104_103 = out_chan_dep_vld_vec_104[0];
    assign dep_chan_data_104_103 = out_chan_dep_data_104;
    assign token_104_103 = token_out_vec_104[0];
    assign dep_chan_vld_104_106 = out_chan_dep_vld_vec_104[1];
    assign dep_chan_data_104_106 = out_chan_dep_data_104;
    assign token_104_106 = token_out_vec_104[1];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 105, 5, 5) top_hls_deadlock_detect_unit_105 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_105),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_105),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_105),
        .token_in_vec(token_in_vec_105),
        .dl_detect_in(dl_detect_out),
        .origin(origin[105]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_105),
        .out_chan_dep_data(out_chan_dep_data_105),
        .token_out_vec(token_out_vec_105),
        .dl_detect_out(dl_in_vec[105]));

    assign proc_105_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_0_x116_blk_n);
    assign proc_105_data_PIPO_blk[0] = 1'b0;
    assign proc_105_start_FIFO_blk[0] = 1'b0;
    assign proc_105_TLF_FIFO_blk[0] = 1'b0;
    assign proc_105_input_sync_blk[0] = 1'b0;
    assign proc_105_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_105[0] = dl_detect_out ? proc_dep_vld_vec_105_reg[0] : (proc_105_data_FIFO_blk[0] | proc_105_data_PIPO_blk[0] | proc_105_start_FIFO_blk[0] | proc_105_TLF_FIFO_blk[0] | proc_105_input_sync_blk[0] | proc_105_output_sync_blk[0]);
    assign proc_105_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_1_x117_blk_n);
    assign proc_105_data_PIPO_blk[1] = 1'b0;
    assign proc_105_start_FIFO_blk[1] = 1'b0;
    assign proc_105_TLF_FIFO_blk[1] = 1'b0;
    assign proc_105_input_sync_blk[1] = 1'b0;
    assign proc_105_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_105[1] = dl_detect_out ? proc_dep_vld_vec_105_reg[1] : (proc_105_data_FIFO_blk[1] | proc_105_data_PIPO_blk[1] | proc_105_start_FIFO_blk[1] | proc_105_TLF_FIFO_blk[1] | proc_105_input_sync_blk[1] | proc_105_output_sync_blk[1]);
    assign proc_105_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0.fifo_B_PE_0_0_x155_blk_n);
    assign proc_105_data_PIPO_blk[2] = 1'b0;
    assign proc_105_start_FIFO_blk[2] = 1'b0;
    assign proc_105_TLF_FIFO_blk[2] = 1'b0;
    assign proc_105_input_sync_blk[2] = 1'b0;
    assign proc_105_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_105[2] = dl_detect_out ? proc_dep_vld_vec_105_reg[2] : (proc_105_data_FIFO_blk[2] | proc_105_data_PIPO_blk[2] | proc_105_start_FIFO_blk[2] | proc_105_TLF_FIFO_blk[2] | proc_105_input_sync_blk[2] | proc_105_output_sync_blk[2]);
    assign proc_105_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0.fifo_B_PE_1_0_x156_blk_n);
    assign proc_105_data_PIPO_blk[3] = 1'b0;
    assign proc_105_start_FIFO_blk[3] = 1'b0;
    assign proc_105_TLF_FIFO_blk[3] = 1'b0;
    assign proc_105_input_sync_blk[3] = 1'b0;
    assign proc_105_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_105[3] = dl_detect_out ? proc_dep_vld_vec_105_reg[3] : (proc_105_data_FIFO_blk[3] | proc_105_data_PIPO_blk[3] | proc_105_start_FIFO_blk[3] | proc_105_TLF_FIFO_blk[3] | proc_105_input_sync_blk[3] | proc_105_output_sync_blk[3]);
    assign proc_105_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_0_x1_U0.fifo_C_drain_PE_0_0_x183_blk_n);
    assign proc_105_data_PIPO_blk[4] = 1'b0;
    assign proc_105_start_FIFO_blk[4] = 1'b0;
    assign proc_105_TLF_FIFO_blk[4] = 1'b0;
    assign proc_105_input_sync_blk[4] = 1'b0;
    assign proc_105_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_105[4] = dl_detect_out ? proc_dep_vld_vec_105_reg[4] : (proc_105_data_FIFO_blk[4] | proc_105_data_PIPO_blk[4] | proc_105_start_FIFO_blk[4] | proc_105_TLF_FIFO_blk[4] | proc_105_input_sync_blk[4] | proc_105_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_105_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_105_reg <= proc_dep_vld_vec_105;
        end
    end
    assign in_chan_dep_vld_vec_105[0] = dep_chan_vld_89_105;
    assign in_chan_dep_data_vec_105[263 : 0] = dep_chan_data_89_105;
    assign token_in_vec_105[0] = token_89_105;
    assign in_chan_dep_vld_vec_105[1] = dep_chan_vld_103_105;
    assign in_chan_dep_data_vec_105[527 : 264] = dep_chan_data_103_105;
    assign token_in_vec_105[1] = token_103_105;
    assign in_chan_dep_vld_vec_105[2] = dep_chan_vld_106_105;
    assign in_chan_dep_data_vec_105[791 : 528] = dep_chan_data_106_105;
    assign token_in_vec_105[2] = token_106_105;
    assign in_chan_dep_vld_vec_105[3] = dep_chan_vld_107_105;
    assign in_chan_dep_data_vec_105[1055 : 792] = dep_chan_data_107_105;
    assign token_in_vec_105[3] = token_107_105;
    assign in_chan_dep_vld_vec_105[4] = dep_chan_vld_158_105;
    assign in_chan_dep_data_vec_105[1319 : 1056] = dep_chan_data_158_105;
    assign token_in_vec_105[4] = token_158_105;
    assign dep_chan_vld_105_89 = out_chan_dep_vld_vec_105[0];
    assign dep_chan_data_105_89 = out_chan_dep_data_105;
    assign token_105_89 = token_out_vec_105[0];
    assign dep_chan_vld_105_106 = out_chan_dep_vld_vec_105[1];
    assign dep_chan_data_105_106 = out_chan_dep_data_105;
    assign token_105_106 = token_out_vec_105[1];
    assign dep_chan_vld_105_103 = out_chan_dep_vld_vec_105[2];
    assign dep_chan_data_105_103 = out_chan_dep_data_105;
    assign token_105_103 = token_out_vec_105[2];
    assign dep_chan_vld_105_107 = out_chan_dep_vld_vec_105[3];
    assign dep_chan_data_105_107 = out_chan_dep_data_105;
    assign token_105_107 = token_out_vec_105[3];
    assign dep_chan_vld_105_158 = out_chan_dep_vld_vec_105[4];
    assign dep_chan_data_105_158 = out_chan_dep_data_105;
    assign token_105_158 = token_out_vec_105[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 106, 5, 5) top_hls_deadlock_detect_unit_106 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_106),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_106),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_106),
        .token_in_vec(token_in_vec_106),
        .dl_detect_in(dl_detect_out),
        .origin(origin[106]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_106),
        .out_chan_dep_data(out_chan_dep_data_106),
        .token_out_vec(token_out_vec_106),
        .dl_detect_out(dl_in_vec[106]));

    assign proc_106_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_1_x117_blk_n);
    assign proc_106_data_PIPO_blk[0] = 1'b0;
    assign proc_106_start_FIFO_blk[0] = 1'b0;
    assign proc_106_TLF_FIFO_blk[0] = 1'b0;
    assign proc_106_input_sync_blk[0] = 1'b0;
    assign proc_106_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_106[0] = dl_detect_out ? proc_dep_vld_vec_106_reg[0] : (proc_106_data_FIFO_blk[0] | proc_106_data_PIPO_blk[0] | proc_106_start_FIFO_blk[0] | proc_106_TLF_FIFO_blk[0] | proc_106_input_sync_blk[0] | proc_106_output_sync_blk[0]);
    assign proc_106_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_2_x118_blk_n);
    assign proc_106_data_PIPO_blk[1] = 1'b0;
    assign proc_106_start_FIFO_blk[1] = 1'b0;
    assign proc_106_TLF_FIFO_blk[1] = 1'b0;
    assign proc_106_input_sync_blk[1] = 1'b0;
    assign proc_106_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_106[1] = dl_detect_out ? proc_dep_vld_vec_106_reg[1] : (proc_106_data_FIFO_blk[1] | proc_106_data_PIPO_blk[1] | proc_106_start_FIFO_blk[1] | proc_106_TLF_FIFO_blk[1] | proc_106_input_sync_blk[1] | proc_106_output_sync_blk[1]);
    assign proc_106_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0.fifo_B_PE_0_1_x169_blk_n);
    assign proc_106_data_PIPO_blk[2] = 1'b0;
    assign proc_106_start_FIFO_blk[2] = 1'b0;
    assign proc_106_TLF_FIFO_blk[2] = 1'b0;
    assign proc_106_input_sync_blk[2] = 1'b0;
    assign proc_106_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_106[2] = dl_detect_out ? proc_dep_vld_vec_106_reg[2] : (proc_106_data_FIFO_blk[2] | proc_106_data_PIPO_blk[2] | proc_106_start_FIFO_blk[2] | proc_106_TLF_FIFO_blk[2] | proc_106_input_sync_blk[2] | proc_106_output_sync_blk[2]);
    assign proc_106_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0.fifo_B_PE_1_1_x170_blk_n);
    assign proc_106_data_PIPO_blk[3] = 1'b0;
    assign proc_106_start_FIFO_blk[3] = 1'b0;
    assign proc_106_TLF_FIFO_blk[3] = 1'b0;
    assign proc_106_input_sync_blk[3] = 1'b0;
    assign proc_106_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_106[3] = dl_detect_out ? proc_dep_vld_vec_106_reg[3] : (proc_106_data_FIFO_blk[3] | proc_106_data_PIPO_blk[3] | proc_106_start_FIFO_blk[3] | proc_106_TLF_FIFO_blk[3] | proc_106_input_sync_blk[3] | proc_106_output_sync_blk[3]);
    assign proc_106_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_0_1_x1_U0.fifo_C_drain_PE_0_1_x196_blk_n);
    assign proc_106_data_PIPO_blk[4] = 1'b0;
    assign proc_106_start_FIFO_blk[4] = 1'b0;
    assign proc_106_TLF_FIFO_blk[4] = 1'b0;
    assign proc_106_input_sync_blk[4] = 1'b0;
    assign proc_106_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_106[4] = dl_detect_out ? proc_dep_vld_vec_106_reg[4] : (proc_106_data_FIFO_blk[4] | proc_106_data_PIPO_blk[4] | proc_106_start_FIFO_blk[4] | proc_106_TLF_FIFO_blk[4] | proc_106_input_sync_blk[4] | proc_106_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_106_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_106_reg <= proc_dep_vld_vec_106;
        end
    end
    assign in_chan_dep_vld_vec_106[0] = dep_chan_vld_104_106;
    assign in_chan_dep_data_vec_106[263 : 0] = dep_chan_data_104_106;
    assign token_in_vec_106[0] = token_104_106;
    assign in_chan_dep_vld_vec_106[1] = dep_chan_vld_105_106;
    assign in_chan_dep_data_vec_106[527 : 264] = dep_chan_data_105_106;
    assign token_in_vec_106[1] = token_105_106;
    assign in_chan_dep_vld_vec_106[2] = dep_chan_vld_108_106;
    assign in_chan_dep_data_vec_106[791 : 528] = dep_chan_data_108_106;
    assign token_in_vec_106[2] = token_108_106;
    assign in_chan_dep_vld_vec_106[3] = dep_chan_vld_131_106;
    assign in_chan_dep_data_vec_106[1055 : 792] = dep_chan_data_131_106;
    assign token_in_vec_106[3] = token_131_106;
    assign in_chan_dep_vld_vec_106[4] = dep_chan_vld_171_106;
    assign in_chan_dep_data_vec_106[1319 : 1056] = dep_chan_data_171_106;
    assign token_in_vec_106[4] = token_171_106;
    assign dep_chan_vld_106_105 = out_chan_dep_vld_vec_106[0];
    assign dep_chan_data_106_105 = out_chan_dep_data_106;
    assign token_106_105 = token_out_vec_106[0];
    assign dep_chan_vld_106_131 = out_chan_dep_vld_vec_106[1];
    assign dep_chan_data_106_131 = out_chan_dep_data_106;
    assign token_106_131 = token_out_vec_106[1];
    assign dep_chan_vld_106_104 = out_chan_dep_vld_vec_106[2];
    assign dep_chan_data_106_104 = out_chan_dep_data_106;
    assign token_106_104 = token_out_vec_106[2];
    assign dep_chan_vld_106_108 = out_chan_dep_vld_vec_106[3];
    assign dep_chan_data_106_108 = out_chan_dep_data_106;
    assign token_106_108 = token_out_vec_106[3];
    assign dep_chan_vld_106_171 = out_chan_dep_vld_vec_106[4];
    assign dep_chan_data_106_171 = out_chan_dep_data_106;
    assign token_106_171 = token_out_vec_106[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 107, 5, 5) top_hls_deadlock_detect_unit_107 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_107),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_107),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_107),
        .token_in_vec(token_in_vec_107),
        .dl_detect_in(dl_detect_out),
        .origin(origin[107]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_107),
        .out_chan_dep_data(out_chan_dep_data_107),
        .token_out_vec(token_out_vec_107),
        .dl_detect_out(dl_in_vec[107]));

    assign proc_107_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_0_x119_blk_n);
    assign proc_107_data_PIPO_blk[0] = 1'b0;
    assign proc_107_start_FIFO_blk[0] = 1'b0;
    assign proc_107_TLF_FIFO_blk[0] = 1'b0;
    assign proc_107_input_sync_blk[0] = 1'b0;
    assign proc_107_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_107[0] = dl_detect_out ? proc_dep_vld_vec_107_reg[0] : (proc_107_data_FIFO_blk[0] | proc_107_data_PIPO_blk[0] | proc_107_start_FIFO_blk[0] | proc_107_TLF_FIFO_blk[0] | proc_107_input_sync_blk[0] | proc_107_output_sync_blk[0]);
    assign proc_107_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_1_x120_blk_n);
    assign proc_107_data_PIPO_blk[1] = 1'b0;
    assign proc_107_start_FIFO_blk[1] = 1'b0;
    assign proc_107_TLF_FIFO_blk[1] = 1'b0;
    assign proc_107_input_sync_blk[1] = 1'b0;
    assign proc_107_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_107[1] = dl_detect_out ? proc_dep_vld_vec_107_reg[1] : (proc_107_data_FIFO_blk[1] | proc_107_data_PIPO_blk[1] | proc_107_start_FIFO_blk[1] | proc_107_TLF_FIFO_blk[1] | proc_107_input_sync_blk[1] | proc_107_output_sync_blk[1]);
    assign proc_107_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0.fifo_B_PE_1_0_x156_blk_n);
    assign proc_107_data_PIPO_blk[2] = 1'b0;
    assign proc_107_start_FIFO_blk[2] = 1'b0;
    assign proc_107_TLF_FIFO_blk[2] = 1'b0;
    assign proc_107_input_sync_blk[2] = 1'b0;
    assign proc_107_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_107[2] = dl_detect_out ? proc_dep_vld_vec_107_reg[2] : (proc_107_data_FIFO_blk[2] | proc_107_data_PIPO_blk[2] | proc_107_start_FIFO_blk[2] | proc_107_TLF_FIFO_blk[2] | proc_107_input_sync_blk[2] | proc_107_output_sync_blk[2]);
    assign proc_107_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0.fifo_B_PE_2_0_x157_blk_n);
    assign proc_107_data_PIPO_blk[3] = 1'b0;
    assign proc_107_start_FIFO_blk[3] = 1'b0;
    assign proc_107_TLF_FIFO_blk[3] = 1'b0;
    assign proc_107_input_sync_blk[3] = 1'b0;
    assign proc_107_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_107[3] = dl_detect_out ? proc_dep_vld_vec_107_reg[3] : (proc_107_data_FIFO_blk[3] | proc_107_data_PIPO_blk[3] | proc_107_start_FIFO_blk[3] | proc_107_TLF_FIFO_blk[3] | proc_107_input_sync_blk[3] | proc_107_output_sync_blk[3]);
    assign proc_107_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_0_x1_U0.fifo_C_drain_PE_1_0_x184_blk_n);
    assign proc_107_data_PIPO_blk[4] = 1'b0;
    assign proc_107_start_FIFO_blk[4] = 1'b0;
    assign proc_107_TLF_FIFO_blk[4] = 1'b0;
    assign proc_107_input_sync_blk[4] = 1'b0;
    assign proc_107_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_107[4] = dl_detect_out ? proc_dep_vld_vec_107_reg[4] : (proc_107_data_FIFO_blk[4] | proc_107_data_PIPO_blk[4] | proc_107_start_FIFO_blk[4] | proc_107_TLF_FIFO_blk[4] | proc_107_input_sync_blk[4] | proc_107_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_107_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_107_reg <= proc_dep_vld_vec_107;
        end
    end
    assign in_chan_dep_vld_vec_107[0] = dep_chan_vld_90_107;
    assign in_chan_dep_data_vec_107[263 : 0] = dep_chan_data_90_107;
    assign token_in_vec_107[0] = token_90_107;
    assign in_chan_dep_vld_vec_107[1] = dep_chan_vld_105_107;
    assign in_chan_dep_data_vec_107[527 : 264] = dep_chan_data_105_107;
    assign token_in_vec_107[1] = token_105_107;
    assign in_chan_dep_vld_vec_107[2] = dep_chan_vld_108_107;
    assign in_chan_dep_data_vec_107[791 : 528] = dep_chan_data_108_107;
    assign token_in_vec_107[2] = token_108_107;
    assign in_chan_dep_vld_vec_107[3] = dep_chan_vld_109_107;
    assign in_chan_dep_data_vec_107[1055 : 792] = dep_chan_data_109_107;
    assign token_in_vec_107[3] = token_109_107;
    assign in_chan_dep_vld_vec_107[4] = dep_chan_vld_157_107;
    assign in_chan_dep_data_vec_107[1319 : 1056] = dep_chan_data_157_107;
    assign token_in_vec_107[4] = token_157_107;
    assign dep_chan_vld_107_90 = out_chan_dep_vld_vec_107[0];
    assign dep_chan_data_107_90 = out_chan_dep_data_107;
    assign token_107_90 = token_out_vec_107[0];
    assign dep_chan_vld_107_108 = out_chan_dep_vld_vec_107[1];
    assign dep_chan_data_107_108 = out_chan_dep_data_107;
    assign token_107_108 = token_out_vec_107[1];
    assign dep_chan_vld_107_105 = out_chan_dep_vld_vec_107[2];
    assign dep_chan_data_107_105 = out_chan_dep_data_107;
    assign token_107_105 = token_out_vec_107[2];
    assign dep_chan_vld_107_109 = out_chan_dep_vld_vec_107[3];
    assign dep_chan_data_107_109 = out_chan_dep_data_107;
    assign token_107_109 = token_out_vec_107[3];
    assign dep_chan_vld_107_157 = out_chan_dep_vld_vec_107[4];
    assign dep_chan_data_107_157 = out_chan_dep_data_107;
    assign token_107_157 = token_out_vec_107[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 108, 5, 5) top_hls_deadlock_detect_unit_108 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_108),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_108),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_108),
        .token_in_vec(token_in_vec_108),
        .dl_detect_in(dl_detect_out),
        .origin(origin[108]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_108),
        .out_chan_dep_data(out_chan_dep_data_108),
        .token_out_vec(token_out_vec_108),
        .dl_detect_out(dl_in_vec[108]));

    assign proc_108_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_1_x120_blk_n);
    assign proc_108_data_PIPO_blk[0] = 1'b0;
    assign proc_108_start_FIFO_blk[0] = 1'b0;
    assign proc_108_TLF_FIFO_blk[0] = 1'b0;
    assign proc_108_input_sync_blk[0] = 1'b0;
    assign proc_108_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_108[0] = dl_detect_out ? proc_dep_vld_vec_108_reg[0] : (proc_108_data_FIFO_blk[0] | proc_108_data_PIPO_blk[0] | proc_108_start_FIFO_blk[0] | proc_108_TLF_FIFO_blk[0] | proc_108_input_sync_blk[0] | proc_108_output_sync_blk[0]);
    assign proc_108_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_2_x121_blk_n);
    assign proc_108_data_PIPO_blk[1] = 1'b0;
    assign proc_108_start_FIFO_blk[1] = 1'b0;
    assign proc_108_TLF_FIFO_blk[1] = 1'b0;
    assign proc_108_input_sync_blk[1] = 1'b0;
    assign proc_108_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_108[1] = dl_detect_out ? proc_dep_vld_vec_108_reg[1] : (proc_108_data_FIFO_blk[1] | proc_108_data_PIPO_blk[1] | proc_108_start_FIFO_blk[1] | proc_108_TLF_FIFO_blk[1] | proc_108_input_sync_blk[1] | proc_108_output_sync_blk[1]);
    assign proc_108_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0.fifo_B_PE_1_1_x170_blk_n);
    assign proc_108_data_PIPO_blk[2] = 1'b0;
    assign proc_108_start_FIFO_blk[2] = 1'b0;
    assign proc_108_TLF_FIFO_blk[2] = 1'b0;
    assign proc_108_input_sync_blk[2] = 1'b0;
    assign proc_108_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_108[2] = dl_detect_out ? proc_dep_vld_vec_108_reg[2] : (proc_108_data_FIFO_blk[2] | proc_108_data_PIPO_blk[2] | proc_108_start_FIFO_blk[2] | proc_108_TLF_FIFO_blk[2] | proc_108_input_sync_blk[2] | proc_108_output_sync_blk[2]);
    assign proc_108_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0.fifo_B_PE_2_1_x171_blk_n);
    assign proc_108_data_PIPO_blk[3] = 1'b0;
    assign proc_108_start_FIFO_blk[3] = 1'b0;
    assign proc_108_TLF_FIFO_blk[3] = 1'b0;
    assign proc_108_input_sync_blk[3] = 1'b0;
    assign proc_108_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_108[3] = dl_detect_out ? proc_dep_vld_vec_108_reg[3] : (proc_108_data_FIFO_blk[3] | proc_108_data_PIPO_blk[3] | proc_108_start_FIFO_blk[3] | proc_108_TLF_FIFO_blk[3] | proc_108_input_sync_blk[3] | proc_108_output_sync_blk[3]);
    assign proc_108_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_1_1_x1_U0.fifo_C_drain_PE_1_1_x197_blk_n);
    assign proc_108_data_PIPO_blk[4] = 1'b0;
    assign proc_108_start_FIFO_blk[4] = 1'b0;
    assign proc_108_TLF_FIFO_blk[4] = 1'b0;
    assign proc_108_input_sync_blk[4] = 1'b0;
    assign proc_108_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_108[4] = dl_detect_out ? proc_dep_vld_vec_108_reg[4] : (proc_108_data_FIFO_blk[4] | proc_108_data_PIPO_blk[4] | proc_108_start_FIFO_blk[4] | proc_108_TLF_FIFO_blk[4] | proc_108_input_sync_blk[4] | proc_108_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_108_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_108_reg <= proc_dep_vld_vec_108;
        end
    end
    assign in_chan_dep_vld_vec_108[0] = dep_chan_vld_106_108;
    assign in_chan_dep_data_vec_108[263 : 0] = dep_chan_data_106_108;
    assign token_in_vec_108[0] = token_106_108;
    assign in_chan_dep_vld_vec_108[1] = dep_chan_vld_107_108;
    assign in_chan_dep_data_vec_108[527 : 264] = dep_chan_data_107_108;
    assign token_in_vec_108[1] = token_107_108;
    assign in_chan_dep_vld_vec_108[2] = dep_chan_vld_110_108;
    assign in_chan_dep_data_vec_108[791 : 528] = dep_chan_data_110_108;
    assign token_in_vec_108[2] = token_110_108;
    assign in_chan_dep_vld_vec_108[3] = dep_chan_vld_132_108;
    assign in_chan_dep_data_vec_108[1055 : 792] = dep_chan_data_132_108;
    assign token_in_vec_108[3] = token_132_108;
    assign in_chan_dep_vld_vec_108[4] = dep_chan_vld_170_108;
    assign in_chan_dep_data_vec_108[1319 : 1056] = dep_chan_data_170_108;
    assign token_in_vec_108[4] = token_170_108;
    assign dep_chan_vld_108_107 = out_chan_dep_vld_vec_108[0];
    assign dep_chan_data_108_107 = out_chan_dep_data_108;
    assign token_108_107 = token_out_vec_108[0];
    assign dep_chan_vld_108_132 = out_chan_dep_vld_vec_108[1];
    assign dep_chan_data_108_132 = out_chan_dep_data_108;
    assign token_108_132 = token_out_vec_108[1];
    assign dep_chan_vld_108_106 = out_chan_dep_vld_vec_108[2];
    assign dep_chan_data_108_106 = out_chan_dep_data_108;
    assign token_108_106 = token_out_vec_108[2];
    assign dep_chan_vld_108_110 = out_chan_dep_vld_vec_108[3];
    assign dep_chan_data_108_110 = out_chan_dep_data_108;
    assign token_108_110 = token_out_vec_108[3];
    assign dep_chan_vld_108_170 = out_chan_dep_vld_vec_108[4];
    assign dep_chan_data_108_170 = out_chan_dep_data_108;
    assign token_108_170 = token_out_vec_108[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 109, 5, 5) top_hls_deadlock_detect_unit_109 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_109),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_109),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_109),
        .token_in_vec(token_in_vec_109),
        .dl_detect_in(dl_detect_out),
        .origin(origin[109]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_109),
        .out_chan_dep_data(out_chan_dep_data_109),
        .token_out_vec(token_out_vec_109),
        .dl_detect_out(dl_in_vec[109]));

    assign proc_109_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_0_x122_blk_n);
    assign proc_109_data_PIPO_blk[0] = 1'b0;
    assign proc_109_start_FIFO_blk[0] = 1'b0;
    assign proc_109_TLF_FIFO_blk[0] = 1'b0;
    assign proc_109_input_sync_blk[0] = 1'b0;
    assign proc_109_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_109[0] = dl_detect_out ? proc_dep_vld_vec_109_reg[0] : (proc_109_data_FIFO_blk[0] | proc_109_data_PIPO_blk[0] | proc_109_start_FIFO_blk[0] | proc_109_TLF_FIFO_blk[0] | proc_109_input_sync_blk[0] | proc_109_output_sync_blk[0]);
    assign proc_109_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_1_x123_blk_n);
    assign proc_109_data_PIPO_blk[1] = 1'b0;
    assign proc_109_start_FIFO_blk[1] = 1'b0;
    assign proc_109_TLF_FIFO_blk[1] = 1'b0;
    assign proc_109_input_sync_blk[1] = 1'b0;
    assign proc_109_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_109[1] = dl_detect_out ? proc_dep_vld_vec_109_reg[1] : (proc_109_data_FIFO_blk[1] | proc_109_data_PIPO_blk[1] | proc_109_start_FIFO_blk[1] | proc_109_TLF_FIFO_blk[1] | proc_109_input_sync_blk[1] | proc_109_output_sync_blk[1]);
    assign proc_109_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0.fifo_B_PE_2_0_x157_blk_n);
    assign proc_109_data_PIPO_blk[2] = 1'b0;
    assign proc_109_start_FIFO_blk[2] = 1'b0;
    assign proc_109_TLF_FIFO_blk[2] = 1'b0;
    assign proc_109_input_sync_blk[2] = 1'b0;
    assign proc_109_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_109[2] = dl_detect_out ? proc_dep_vld_vec_109_reg[2] : (proc_109_data_FIFO_blk[2] | proc_109_data_PIPO_blk[2] | proc_109_start_FIFO_blk[2] | proc_109_TLF_FIFO_blk[2] | proc_109_input_sync_blk[2] | proc_109_output_sync_blk[2]);
    assign proc_109_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0.fifo_B_PE_3_0_x158_blk_n);
    assign proc_109_data_PIPO_blk[3] = 1'b0;
    assign proc_109_start_FIFO_blk[3] = 1'b0;
    assign proc_109_TLF_FIFO_blk[3] = 1'b0;
    assign proc_109_input_sync_blk[3] = 1'b0;
    assign proc_109_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_109[3] = dl_detect_out ? proc_dep_vld_vec_109_reg[3] : (proc_109_data_FIFO_blk[3] | proc_109_data_PIPO_blk[3] | proc_109_start_FIFO_blk[3] | proc_109_TLF_FIFO_blk[3] | proc_109_input_sync_blk[3] | proc_109_output_sync_blk[3]);
    assign proc_109_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_0_x1_U0.fifo_C_drain_PE_2_0_x185_blk_n);
    assign proc_109_data_PIPO_blk[4] = 1'b0;
    assign proc_109_start_FIFO_blk[4] = 1'b0;
    assign proc_109_TLF_FIFO_blk[4] = 1'b0;
    assign proc_109_input_sync_blk[4] = 1'b0;
    assign proc_109_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_109[4] = dl_detect_out ? proc_dep_vld_vec_109_reg[4] : (proc_109_data_FIFO_blk[4] | proc_109_data_PIPO_blk[4] | proc_109_start_FIFO_blk[4] | proc_109_TLF_FIFO_blk[4] | proc_109_input_sync_blk[4] | proc_109_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_109_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_109_reg <= proc_dep_vld_vec_109;
        end
    end
    assign in_chan_dep_vld_vec_109[0] = dep_chan_vld_91_109;
    assign in_chan_dep_data_vec_109[263 : 0] = dep_chan_data_91_109;
    assign token_in_vec_109[0] = token_91_109;
    assign in_chan_dep_vld_vec_109[1] = dep_chan_vld_107_109;
    assign in_chan_dep_data_vec_109[527 : 264] = dep_chan_data_107_109;
    assign token_in_vec_109[1] = token_107_109;
    assign in_chan_dep_vld_vec_109[2] = dep_chan_vld_110_109;
    assign in_chan_dep_data_vec_109[791 : 528] = dep_chan_data_110_109;
    assign token_in_vec_109[2] = token_110_109;
    assign in_chan_dep_vld_vec_109[3] = dep_chan_vld_111_109;
    assign in_chan_dep_data_vec_109[1055 : 792] = dep_chan_data_111_109;
    assign token_in_vec_109[3] = token_111_109;
    assign in_chan_dep_vld_vec_109[4] = dep_chan_vld_156_109;
    assign in_chan_dep_data_vec_109[1319 : 1056] = dep_chan_data_156_109;
    assign token_in_vec_109[4] = token_156_109;
    assign dep_chan_vld_109_91 = out_chan_dep_vld_vec_109[0];
    assign dep_chan_data_109_91 = out_chan_dep_data_109;
    assign token_109_91 = token_out_vec_109[0];
    assign dep_chan_vld_109_110 = out_chan_dep_vld_vec_109[1];
    assign dep_chan_data_109_110 = out_chan_dep_data_109;
    assign token_109_110 = token_out_vec_109[1];
    assign dep_chan_vld_109_107 = out_chan_dep_vld_vec_109[2];
    assign dep_chan_data_109_107 = out_chan_dep_data_109;
    assign token_109_107 = token_out_vec_109[2];
    assign dep_chan_vld_109_111 = out_chan_dep_vld_vec_109[3];
    assign dep_chan_data_109_111 = out_chan_dep_data_109;
    assign token_109_111 = token_out_vec_109[3];
    assign dep_chan_vld_109_156 = out_chan_dep_vld_vec_109[4];
    assign dep_chan_data_109_156 = out_chan_dep_data_109;
    assign token_109_156 = token_out_vec_109[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 110, 5, 5) top_hls_deadlock_detect_unit_110 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_110),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_110),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_110),
        .token_in_vec(token_in_vec_110),
        .dl_detect_in(dl_detect_out),
        .origin(origin[110]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_110),
        .out_chan_dep_data(out_chan_dep_data_110),
        .token_out_vec(token_out_vec_110),
        .dl_detect_out(dl_in_vec[110]));

    assign proc_110_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_1_x123_blk_n);
    assign proc_110_data_PIPO_blk[0] = 1'b0;
    assign proc_110_start_FIFO_blk[0] = 1'b0;
    assign proc_110_TLF_FIFO_blk[0] = 1'b0;
    assign proc_110_input_sync_blk[0] = 1'b0;
    assign proc_110_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_110[0] = dl_detect_out ? proc_dep_vld_vec_110_reg[0] : (proc_110_data_FIFO_blk[0] | proc_110_data_PIPO_blk[0] | proc_110_start_FIFO_blk[0] | proc_110_TLF_FIFO_blk[0] | proc_110_input_sync_blk[0] | proc_110_output_sync_blk[0]);
    assign proc_110_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_2_x124_blk_n);
    assign proc_110_data_PIPO_blk[1] = 1'b0;
    assign proc_110_start_FIFO_blk[1] = 1'b0;
    assign proc_110_TLF_FIFO_blk[1] = 1'b0;
    assign proc_110_input_sync_blk[1] = 1'b0;
    assign proc_110_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_110[1] = dl_detect_out ? proc_dep_vld_vec_110_reg[1] : (proc_110_data_FIFO_blk[1] | proc_110_data_PIPO_blk[1] | proc_110_start_FIFO_blk[1] | proc_110_TLF_FIFO_blk[1] | proc_110_input_sync_blk[1] | proc_110_output_sync_blk[1]);
    assign proc_110_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0.fifo_B_PE_2_1_x171_blk_n);
    assign proc_110_data_PIPO_blk[2] = 1'b0;
    assign proc_110_start_FIFO_blk[2] = 1'b0;
    assign proc_110_TLF_FIFO_blk[2] = 1'b0;
    assign proc_110_input_sync_blk[2] = 1'b0;
    assign proc_110_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_110[2] = dl_detect_out ? proc_dep_vld_vec_110_reg[2] : (proc_110_data_FIFO_blk[2] | proc_110_data_PIPO_blk[2] | proc_110_start_FIFO_blk[2] | proc_110_TLF_FIFO_blk[2] | proc_110_input_sync_blk[2] | proc_110_output_sync_blk[2]);
    assign proc_110_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0.fifo_B_PE_3_1_x172_blk_n);
    assign proc_110_data_PIPO_blk[3] = 1'b0;
    assign proc_110_start_FIFO_blk[3] = 1'b0;
    assign proc_110_TLF_FIFO_blk[3] = 1'b0;
    assign proc_110_input_sync_blk[3] = 1'b0;
    assign proc_110_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_110[3] = dl_detect_out ? proc_dep_vld_vec_110_reg[3] : (proc_110_data_FIFO_blk[3] | proc_110_data_PIPO_blk[3] | proc_110_start_FIFO_blk[3] | proc_110_TLF_FIFO_blk[3] | proc_110_input_sync_blk[3] | proc_110_output_sync_blk[3]);
    assign proc_110_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_2_1_x1_U0.fifo_C_drain_PE_2_1_x198_blk_n);
    assign proc_110_data_PIPO_blk[4] = 1'b0;
    assign proc_110_start_FIFO_blk[4] = 1'b0;
    assign proc_110_TLF_FIFO_blk[4] = 1'b0;
    assign proc_110_input_sync_blk[4] = 1'b0;
    assign proc_110_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_110[4] = dl_detect_out ? proc_dep_vld_vec_110_reg[4] : (proc_110_data_FIFO_blk[4] | proc_110_data_PIPO_blk[4] | proc_110_start_FIFO_blk[4] | proc_110_TLF_FIFO_blk[4] | proc_110_input_sync_blk[4] | proc_110_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_110_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_110_reg <= proc_dep_vld_vec_110;
        end
    end
    assign in_chan_dep_vld_vec_110[0] = dep_chan_vld_108_110;
    assign in_chan_dep_data_vec_110[263 : 0] = dep_chan_data_108_110;
    assign token_in_vec_110[0] = token_108_110;
    assign in_chan_dep_vld_vec_110[1] = dep_chan_vld_109_110;
    assign in_chan_dep_data_vec_110[527 : 264] = dep_chan_data_109_110;
    assign token_in_vec_110[1] = token_109_110;
    assign in_chan_dep_vld_vec_110[2] = dep_chan_vld_112_110;
    assign in_chan_dep_data_vec_110[791 : 528] = dep_chan_data_112_110;
    assign token_in_vec_110[2] = token_112_110;
    assign in_chan_dep_vld_vec_110[3] = dep_chan_vld_133_110;
    assign in_chan_dep_data_vec_110[1055 : 792] = dep_chan_data_133_110;
    assign token_in_vec_110[3] = token_133_110;
    assign in_chan_dep_vld_vec_110[4] = dep_chan_vld_169_110;
    assign in_chan_dep_data_vec_110[1319 : 1056] = dep_chan_data_169_110;
    assign token_in_vec_110[4] = token_169_110;
    assign dep_chan_vld_110_109 = out_chan_dep_vld_vec_110[0];
    assign dep_chan_data_110_109 = out_chan_dep_data_110;
    assign token_110_109 = token_out_vec_110[0];
    assign dep_chan_vld_110_133 = out_chan_dep_vld_vec_110[1];
    assign dep_chan_data_110_133 = out_chan_dep_data_110;
    assign token_110_133 = token_out_vec_110[1];
    assign dep_chan_vld_110_108 = out_chan_dep_vld_vec_110[2];
    assign dep_chan_data_110_108 = out_chan_dep_data_110;
    assign token_110_108 = token_out_vec_110[2];
    assign dep_chan_vld_110_112 = out_chan_dep_vld_vec_110[3];
    assign dep_chan_data_110_112 = out_chan_dep_data_110;
    assign token_110_112 = token_out_vec_110[3];
    assign dep_chan_vld_110_169 = out_chan_dep_vld_vec_110[4];
    assign dep_chan_data_110_169 = out_chan_dep_data_110;
    assign token_110_169 = token_out_vec_110[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 111, 5, 5) top_hls_deadlock_detect_unit_111 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_111),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_111),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_111),
        .token_in_vec(token_in_vec_111),
        .dl_detect_in(dl_detect_out),
        .origin(origin[111]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_111),
        .out_chan_dep_data(out_chan_dep_data_111),
        .token_out_vec(token_out_vec_111),
        .dl_detect_out(dl_in_vec[111]));

    assign proc_111_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_0_x125_blk_n);
    assign proc_111_data_PIPO_blk[0] = 1'b0;
    assign proc_111_start_FIFO_blk[0] = 1'b0;
    assign proc_111_TLF_FIFO_blk[0] = 1'b0;
    assign proc_111_input_sync_blk[0] = 1'b0;
    assign proc_111_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_111[0] = dl_detect_out ? proc_dep_vld_vec_111_reg[0] : (proc_111_data_FIFO_blk[0] | proc_111_data_PIPO_blk[0] | proc_111_start_FIFO_blk[0] | proc_111_TLF_FIFO_blk[0] | proc_111_input_sync_blk[0] | proc_111_output_sync_blk[0]);
    assign proc_111_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_1_x126_blk_n);
    assign proc_111_data_PIPO_blk[1] = 1'b0;
    assign proc_111_start_FIFO_blk[1] = 1'b0;
    assign proc_111_TLF_FIFO_blk[1] = 1'b0;
    assign proc_111_input_sync_blk[1] = 1'b0;
    assign proc_111_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_111[1] = dl_detect_out ? proc_dep_vld_vec_111_reg[1] : (proc_111_data_FIFO_blk[1] | proc_111_data_PIPO_blk[1] | proc_111_start_FIFO_blk[1] | proc_111_TLF_FIFO_blk[1] | proc_111_input_sync_blk[1] | proc_111_output_sync_blk[1]);
    assign proc_111_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0.fifo_B_PE_3_0_x158_blk_n);
    assign proc_111_data_PIPO_blk[2] = 1'b0;
    assign proc_111_start_FIFO_blk[2] = 1'b0;
    assign proc_111_TLF_FIFO_blk[2] = 1'b0;
    assign proc_111_input_sync_blk[2] = 1'b0;
    assign proc_111_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_111[2] = dl_detect_out ? proc_dep_vld_vec_111_reg[2] : (proc_111_data_FIFO_blk[2] | proc_111_data_PIPO_blk[2] | proc_111_start_FIFO_blk[2] | proc_111_TLF_FIFO_blk[2] | proc_111_input_sync_blk[2] | proc_111_output_sync_blk[2]);
    assign proc_111_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0.fifo_B_PE_4_0_x159_blk_n);
    assign proc_111_data_PIPO_blk[3] = 1'b0;
    assign proc_111_start_FIFO_blk[3] = 1'b0;
    assign proc_111_TLF_FIFO_blk[3] = 1'b0;
    assign proc_111_input_sync_blk[3] = 1'b0;
    assign proc_111_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_111[3] = dl_detect_out ? proc_dep_vld_vec_111_reg[3] : (proc_111_data_FIFO_blk[3] | proc_111_data_PIPO_blk[3] | proc_111_start_FIFO_blk[3] | proc_111_TLF_FIFO_blk[3] | proc_111_input_sync_blk[3] | proc_111_output_sync_blk[3]);
    assign proc_111_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_0_x1_U0.fifo_C_drain_PE_3_0_x186_blk_n);
    assign proc_111_data_PIPO_blk[4] = 1'b0;
    assign proc_111_start_FIFO_blk[4] = 1'b0;
    assign proc_111_TLF_FIFO_blk[4] = 1'b0;
    assign proc_111_input_sync_blk[4] = 1'b0;
    assign proc_111_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_111[4] = dl_detect_out ? proc_dep_vld_vec_111_reg[4] : (proc_111_data_FIFO_blk[4] | proc_111_data_PIPO_blk[4] | proc_111_start_FIFO_blk[4] | proc_111_TLF_FIFO_blk[4] | proc_111_input_sync_blk[4] | proc_111_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_111_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_111_reg <= proc_dep_vld_vec_111;
        end
    end
    assign in_chan_dep_vld_vec_111[0] = dep_chan_vld_92_111;
    assign in_chan_dep_data_vec_111[263 : 0] = dep_chan_data_92_111;
    assign token_in_vec_111[0] = token_92_111;
    assign in_chan_dep_vld_vec_111[1] = dep_chan_vld_109_111;
    assign in_chan_dep_data_vec_111[527 : 264] = dep_chan_data_109_111;
    assign token_in_vec_111[1] = token_109_111;
    assign in_chan_dep_vld_vec_111[2] = dep_chan_vld_112_111;
    assign in_chan_dep_data_vec_111[791 : 528] = dep_chan_data_112_111;
    assign token_in_vec_111[2] = token_112_111;
    assign in_chan_dep_vld_vec_111[3] = dep_chan_vld_113_111;
    assign in_chan_dep_data_vec_111[1055 : 792] = dep_chan_data_113_111;
    assign token_in_vec_111[3] = token_113_111;
    assign in_chan_dep_vld_vec_111[4] = dep_chan_vld_155_111;
    assign in_chan_dep_data_vec_111[1319 : 1056] = dep_chan_data_155_111;
    assign token_in_vec_111[4] = token_155_111;
    assign dep_chan_vld_111_92 = out_chan_dep_vld_vec_111[0];
    assign dep_chan_data_111_92 = out_chan_dep_data_111;
    assign token_111_92 = token_out_vec_111[0];
    assign dep_chan_vld_111_112 = out_chan_dep_vld_vec_111[1];
    assign dep_chan_data_111_112 = out_chan_dep_data_111;
    assign token_111_112 = token_out_vec_111[1];
    assign dep_chan_vld_111_109 = out_chan_dep_vld_vec_111[2];
    assign dep_chan_data_111_109 = out_chan_dep_data_111;
    assign token_111_109 = token_out_vec_111[2];
    assign dep_chan_vld_111_113 = out_chan_dep_vld_vec_111[3];
    assign dep_chan_data_111_113 = out_chan_dep_data_111;
    assign token_111_113 = token_out_vec_111[3];
    assign dep_chan_vld_111_155 = out_chan_dep_vld_vec_111[4];
    assign dep_chan_data_111_155 = out_chan_dep_data_111;
    assign token_111_155 = token_out_vec_111[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 112, 5, 5) top_hls_deadlock_detect_unit_112 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_112),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_112),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_112),
        .token_in_vec(token_in_vec_112),
        .dl_detect_in(dl_detect_out),
        .origin(origin[112]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_112),
        .out_chan_dep_data(out_chan_dep_data_112),
        .token_out_vec(token_out_vec_112),
        .dl_detect_out(dl_in_vec[112]));

    assign proc_112_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_1_x126_blk_n);
    assign proc_112_data_PIPO_blk[0] = 1'b0;
    assign proc_112_start_FIFO_blk[0] = 1'b0;
    assign proc_112_TLF_FIFO_blk[0] = 1'b0;
    assign proc_112_input_sync_blk[0] = 1'b0;
    assign proc_112_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_112[0] = dl_detect_out ? proc_dep_vld_vec_112_reg[0] : (proc_112_data_FIFO_blk[0] | proc_112_data_PIPO_blk[0] | proc_112_start_FIFO_blk[0] | proc_112_TLF_FIFO_blk[0] | proc_112_input_sync_blk[0] | proc_112_output_sync_blk[0]);
    assign proc_112_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_2_x127_blk_n);
    assign proc_112_data_PIPO_blk[1] = 1'b0;
    assign proc_112_start_FIFO_blk[1] = 1'b0;
    assign proc_112_TLF_FIFO_blk[1] = 1'b0;
    assign proc_112_input_sync_blk[1] = 1'b0;
    assign proc_112_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_112[1] = dl_detect_out ? proc_dep_vld_vec_112_reg[1] : (proc_112_data_FIFO_blk[1] | proc_112_data_PIPO_blk[1] | proc_112_start_FIFO_blk[1] | proc_112_TLF_FIFO_blk[1] | proc_112_input_sync_blk[1] | proc_112_output_sync_blk[1]);
    assign proc_112_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0.fifo_B_PE_3_1_x172_blk_n);
    assign proc_112_data_PIPO_blk[2] = 1'b0;
    assign proc_112_start_FIFO_blk[2] = 1'b0;
    assign proc_112_TLF_FIFO_blk[2] = 1'b0;
    assign proc_112_input_sync_blk[2] = 1'b0;
    assign proc_112_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_112[2] = dl_detect_out ? proc_dep_vld_vec_112_reg[2] : (proc_112_data_FIFO_blk[2] | proc_112_data_PIPO_blk[2] | proc_112_start_FIFO_blk[2] | proc_112_TLF_FIFO_blk[2] | proc_112_input_sync_blk[2] | proc_112_output_sync_blk[2]);
    assign proc_112_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0.fifo_B_PE_4_1_x173_blk_n);
    assign proc_112_data_PIPO_blk[3] = 1'b0;
    assign proc_112_start_FIFO_blk[3] = 1'b0;
    assign proc_112_TLF_FIFO_blk[3] = 1'b0;
    assign proc_112_input_sync_blk[3] = 1'b0;
    assign proc_112_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_112[3] = dl_detect_out ? proc_dep_vld_vec_112_reg[3] : (proc_112_data_FIFO_blk[3] | proc_112_data_PIPO_blk[3] | proc_112_start_FIFO_blk[3] | proc_112_TLF_FIFO_blk[3] | proc_112_input_sync_blk[3] | proc_112_output_sync_blk[3]);
    assign proc_112_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_3_1_x1_U0.fifo_C_drain_PE_3_1_x199_blk_n);
    assign proc_112_data_PIPO_blk[4] = 1'b0;
    assign proc_112_start_FIFO_blk[4] = 1'b0;
    assign proc_112_TLF_FIFO_blk[4] = 1'b0;
    assign proc_112_input_sync_blk[4] = 1'b0;
    assign proc_112_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_112[4] = dl_detect_out ? proc_dep_vld_vec_112_reg[4] : (proc_112_data_FIFO_blk[4] | proc_112_data_PIPO_blk[4] | proc_112_start_FIFO_blk[4] | proc_112_TLF_FIFO_blk[4] | proc_112_input_sync_blk[4] | proc_112_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_112_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_112_reg <= proc_dep_vld_vec_112;
        end
    end
    assign in_chan_dep_vld_vec_112[0] = dep_chan_vld_110_112;
    assign in_chan_dep_data_vec_112[263 : 0] = dep_chan_data_110_112;
    assign token_in_vec_112[0] = token_110_112;
    assign in_chan_dep_vld_vec_112[1] = dep_chan_vld_111_112;
    assign in_chan_dep_data_vec_112[527 : 264] = dep_chan_data_111_112;
    assign token_in_vec_112[1] = token_111_112;
    assign in_chan_dep_vld_vec_112[2] = dep_chan_vld_114_112;
    assign in_chan_dep_data_vec_112[791 : 528] = dep_chan_data_114_112;
    assign token_in_vec_112[2] = token_114_112;
    assign in_chan_dep_vld_vec_112[3] = dep_chan_vld_134_112;
    assign in_chan_dep_data_vec_112[1055 : 792] = dep_chan_data_134_112;
    assign token_in_vec_112[3] = token_134_112;
    assign in_chan_dep_vld_vec_112[4] = dep_chan_vld_168_112;
    assign in_chan_dep_data_vec_112[1319 : 1056] = dep_chan_data_168_112;
    assign token_in_vec_112[4] = token_168_112;
    assign dep_chan_vld_112_111 = out_chan_dep_vld_vec_112[0];
    assign dep_chan_data_112_111 = out_chan_dep_data_112;
    assign token_112_111 = token_out_vec_112[0];
    assign dep_chan_vld_112_134 = out_chan_dep_vld_vec_112[1];
    assign dep_chan_data_112_134 = out_chan_dep_data_112;
    assign token_112_134 = token_out_vec_112[1];
    assign dep_chan_vld_112_110 = out_chan_dep_vld_vec_112[2];
    assign dep_chan_data_112_110 = out_chan_dep_data_112;
    assign token_112_110 = token_out_vec_112[2];
    assign dep_chan_vld_112_114 = out_chan_dep_vld_vec_112[3];
    assign dep_chan_data_112_114 = out_chan_dep_data_112;
    assign token_112_114 = token_out_vec_112[3];
    assign dep_chan_vld_112_168 = out_chan_dep_vld_vec_112[4];
    assign dep_chan_data_112_168 = out_chan_dep_data_112;
    assign token_112_168 = token_out_vec_112[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 113, 5, 5) top_hls_deadlock_detect_unit_113 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_113),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_113),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_113),
        .token_in_vec(token_in_vec_113),
        .dl_detect_in(dl_detect_out),
        .origin(origin[113]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_113),
        .out_chan_dep_data(out_chan_dep_data_113),
        .token_out_vec(token_out_vec_113),
        .dl_detect_out(dl_in_vec[113]));

    assign proc_113_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_0_x128_blk_n);
    assign proc_113_data_PIPO_blk[0] = 1'b0;
    assign proc_113_start_FIFO_blk[0] = 1'b0;
    assign proc_113_TLF_FIFO_blk[0] = 1'b0;
    assign proc_113_input_sync_blk[0] = 1'b0;
    assign proc_113_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_113[0] = dl_detect_out ? proc_dep_vld_vec_113_reg[0] : (proc_113_data_FIFO_blk[0] | proc_113_data_PIPO_blk[0] | proc_113_start_FIFO_blk[0] | proc_113_TLF_FIFO_blk[0] | proc_113_input_sync_blk[0] | proc_113_output_sync_blk[0]);
    assign proc_113_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0.fifo_A_PE_4_1_x129_blk_n);
    assign proc_113_data_PIPO_blk[1] = 1'b0;
    assign proc_113_start_FIFO_blk[1] = 1'b0;
    assign proc_113_TLF_FIFO_blk[1] = 1'b0;
    assign proc_113_input_sync_blk[1] = 1'b0;
    assign proc_113_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_113[1] = dl_detect_out ? proc_dep_vld_vec_113_reg[1] : (proc_113_data_FIFO_blk[1] | proc_113_data_PIPO_blk[1] | proc_113_start_FIFO_blk[1] | proc_113_TLF_FIFO_blk[1] | proc_113_input_sync_blk[1] | proc_113_output_sync_blk[1]);
    assign proc_113_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0.fifo_B_PE_4_0_x159_blk_n);
    assign proc_113_data_PIPO_blk[2] = 1'b0;
    assign proc_113_start_FIFO_blk[2] = 1'b0;
    assign proc_113_TLF_FIFO_blk[2] = 1'b0;
    assign proc_113_input_sync_blk[2] = 1'b0;
    assign proc_113_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_113[2] = dl_detect_out ? proc_dep_vld_vec_113_reg[2] : (proc_113_data_FIFO_blk[2] | proc_113_data_PIPO_blk[2] | proc_113_start_FIFO_blk[2] | proc_113_TLF_FIFO_blk[2] | proc_113_input_sync_blk[2] | proc_113_output_sync_blk[2]);
    assign proc_113_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0.fifo_B_PE_5_0_x160_blk_n);
    assign proc_113_data_PIPO_blk[3] = 1'b0;
    assign proc_113_start_FIFO_blk[3] = 1'b0;
    assign proc_113_TLF_FIFO_blk[3] = 1'b0;
    assign proc_113_input_sync_blk[3] = 1'b0;
    assign proc_113_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_113[3] = dl_detect_out ? proc_dep_vld_vec_113_reg[3] : (proc_113_data_FIFO_blk[3] | proc_113_data_PIPO_blk[3] | proc_113_start_FIFO_blk[3] | proc_113_TLF_FIFO_blk[3] | proc_113_input_sync_blk[3] | proc_113_output_sync_blk[3]);
    assign proc_113_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_0_x1_U0.fifo_C_drain_PE_4_0_x187_blk_n);
    assign proc_113_data_PIPO_blk[4] = 1'b0;
    assign proc_113_start_FIFO_blk[4] = 1'b0;
    assign proc_113_TLF_FIFO_blk[4] = 1'b0;
    assign proc_113_input_sync_blk[4] = 1'b0;
    assign proc_113_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_113[4] = dl_detect_out ? proc_dep_vld_vec_113_reg[4] : (proc_113_data_FIFO_blk[4] | proc_113_data_PIPO_blk[4] | proc_113_start_FIFO_blk[4] | proc_113_TLF_FIFO_blk[4] | proc_113_input_sync_blk[4] | proc_113_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_113_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_113_reg <= proc_dep_vld_vec_113;
        end
    end
    assign in_chan_dep_vld_vec_113[0] = dep_chan_vld_93_113;
    assign in_chan_dep_data_vec_113[263 : 0] = dep_chan_data_93_113;
    assign token_in_vec_113[0] = token_93_113;
    assign in_chan_dep_vld_vec_113[1] = dep_chan_vld_111_113;
    assign in_chan_dep_data_vec_113[527 : 264] = dep_chan_data_111_113;
    assign token_in_vec_113[1] = token_111_113;
    assign in_chan_dep_vld_vec_113[2] = dep_chan_vld_114_113;
    assign in_chan_dep_data_vec_113[791 : 528] = dep_chan_data_114_113;
    assign token_in_vec_113[2] = token_114_113;
    assign in_chan_dep_vld_vec_113[3] = dep_chan_vld_115_113;
    assign in_chan_dep_data_vec_113[1055 : 792] = dep_chan_data_115_113;
    assign token_in_vec_113[3] = token_115_113;
    assign in_chan_dep_vld_vec_113[4] = dep_chan_vld_154_113;
    assign in_chan_dep_data_vec_113[1319 : 1056] = dep_chan_data_154_113;
    assign token_in_vec_113[4] = token_154_113;
    assign dep_chan_vld_113_93 = out_chan_dep_vld_vec_113[0];
    assign dep_chan_data_113_93 = out_chan_dep_data_113;
    assign token_113_93 = token_out_vec_113[0];
    assign dep_chan_vld_113_114 = out_chan_dep_vld_vec_113[1];
    assign dep_chan_data_113_114 = out_chan_dep_data_113;
    assign token_113_114 = token_out_vec_113[1];
    assign dep_chan_vld_113_111 = out_chan_dep_vld_vec_113[2];
    assign dep_chan_data_113_111 = out_chan_dep_data_113;
    assign token_113_111 = token_out_vec_113[2];
    assign dep_chan_vld_113_115 = out_chan_dep_vld_vec_113[3];
    assign dep_chan_data_113_115 = out_chan_dep_data_113;
    assign token_113_115 = token_out_vec_113[3];
    assign dep_chan_vld_113_154 = out_chan_dep_vld_vec_113[4];
    assign dep_chan_data_113_154 = out_chan_dep_data_113;
    assign token_113_154 = token_out_vec_113[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 114, 5, 5) top_hls_deadlock_detect_unit_114 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_114),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_114),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_114),
        .token_in_vec(token_in_vec_114),
        .dl_detect_in(dl_detect_out),
        .origin(origin[114]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_114),
        .out_chan_dep_data(out_chan_dep_data_114),
        .token_out_vec(token_out_vec_114),
        .dl_detect_out(dl_in_vec[114]));

    assign proc_114_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_1_x129_blk_n);
    assign proc_114_data_PIPO_blk[0] = 1'b0;
    assign proc_114_start_FIFO_blk[0] = 1'b0;
    assign proc_114_TLF_FIFO_blk[0] = 1'b0;
    assign proc_114_input_sync_blk[0] = 1'b0;
    assign proc_114_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_114[0] = dl_detect_out ? proc_dep_vld_vec_114_reg[0] : (proc_114_data_FIFO_blk[0] | proc_114_data_PIPO_blk[0] | proc_114_start_FIFO_blk[0] | proc_114_TLF_FIFO_blk[0] | proc_114_input_sync_blk[0] | proc_114_output_sync_blk[0]);
    assign proc_114_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0.fifo_A_PE_4_2_x130_blk_n);
    assign proc_114_data_PIPO_blk[1] = 1'b0;
    assign proc_114_start_FIFO_blk[1] = 1'b0;
    assign proc_114_TLF_FIFO_blk[1] = 1'b0;
    assign proc_114_input_sync_blk[1] = 1'b0;
    assign proc_114_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_114[1] = dl_detect_out ? proc_dep_vld_vec_114_reg[1] : (proc_114_data_FIFO_blk[1] | proc_114_data_PIPO_blk[1] | proc_114_start_FIFO_blk[1] | proc_114_TLF_FIFO_blk[1] | proc_114_input_sync_blk[1] | proc_114_output_sync_blk[1]);
    assign proc_114_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0.fifo_B_PE_4_1_x173_blk_n);
    assign proc_114_data_PIPO_blk[2] = 1'b0;
    assign proc_114_start_FIFO_blk[2] = 1'b0;
    assign proc_114_TLF_FIFO_blk[2] = 1'b0;
    assign proc_114_input_sync_blk[2] = 1'b0;
    assign proc_114_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_114[2] = dl_detect_out ? proc_dep_vld_vec_114_reg[2] : (proc_114_data_FIFO_blk[2] | proc_114_data_PIPO_blk[2] | proc_114_start_FIFO_blk[2] | proc_114_TLF_FIFO_blk[2] | proc_114_input_sync_blk[2] | proc_114_output_sync_blk[2]);
    assign proc_114_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0.fifo_B_PE_5_1_x174_blk_n);
    assign proc_114_data_PIPO_blk[3] = 1'b0;
    assign proc_114_start_FIFO_blk[3] = 1'b0;
    assign proc_114_TLF_FIFO_blk[3] = 1'b0;
    assign proc_114_input_sync_blk[3] = 1'b0;
    assign proc_114_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_114[3] = dl_detect_out ? proc_dep_vld_vec_114_reg[3] : (proc_114_data_FIFO_blk[3] | proc_114_data_PIPO_blk[3] | proc_114_start_FIFO_blk[3] | proc_114_TLF_FIFO_blk[3] | proc_114_input_sync_blk[3] | proc_114_output_sync_blk[3]);
    assign proc_114_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_4_1_x1_U0.fifo_C_drain_PE_4_1_x1100_blk_n);
    assign proc_114_data_PIPO_blk[4] = 1'b0;
    assign proc_114_start_FIFO_blk[4] = 1'b0;
    assign proc_114_TLF_FIFO_blk[4] = 1'b0;
    assign proc_114_input_sync_blk[4] = 1'b0;
    assign proc_114_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_114[4] = dl_detect_out ? proc_dep_vld_vec_114_reg[4] : (proc_114_data_FIFO_blk[4] | proc_114_data_PIPO_blk[4] | proc_114_start_FIFO_blk[4] | proc_114_TLF_FIFO_blk[4] | proc_114_input_sync_blk[4] | proc_114_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_114_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_114_reg <= proc_dep_vld_vec_114;
        end
    end
    assign in_chan_dep_vld_vec_114[0] = dep_chan_vld_112_114;
    assign in_chan_dep_data_vec_114[263 : 0] = dep_chan_data_112_114;
    assign token_in_vec_114[0] = token_112_114;
    assign in_chan_dep_vld_vec_114[1] = dep_chan_vld_113_114;
    assign in_chan_dep_data_vec_114[527 : 264] = dep_chan_data_113_114;
    assign token_in_vec_114[1] = token_113_114;
    assign in_chan_dep_vld_vec_114[2] = dep_chan_vld_116_114;
    assign in_chan_dep_data_vec_114[791 : 528] = dep_chan_data_116_114;
    assign token_in_vec_114[2] = token_116_114;
    assign in_chan_dep_vld_vec_114[3] = dep_chan_vld_135_114;
    assign in_chan_dep_data_vec_114[1055 : 792] = dep_chan_data_135_114;
    assign token_in_vec_114[3] = token_135_114;
    assign in_chan_dep_vld_vec_114[4] = dep_chan_vld_167_114;
    assign in_chan_dep_data_vec_114[1319 : 1056] = dep_chan_data_167_114;
    assign token_in_vec_114[4] = token_167_114;
    assign dep_chan_vld_114_113 = out_chan_dep_vld_vec_114[0];
    assign dep_chan_data_114_113 = out_chan_dep_data_114;
    assign token_114_113 = token_out_vec_114[0];
    assign dep_chan_vld_114_135 = out_chan_dep_vld_vec_114[1];
    assign dep_chan_data_114_135 = out_chan_dep_data_114;
    assign token_114_135 = token_out_vec_114[1];
    assign dep_chan_vld_114_112 = out_chan_dep_vld_vec_114[2];
    assign dep_chan_data_114_112 = out_chan_dep_data_114;
    assign token_114_112 = token_out_vec_114[2];
    assign dep_chan_vld_114_116 = out_chan_dep_vld_vec_114[3];
    assign dep_chan_data_114_116 = out_chan_dep_data_114;
    assign token_114_116 = token_out_vec_114[3];
    assign dep_chan_vld_114_167 = out_chan_dep_vld_vec_114[4];
    assign dep_chan_data_114_167 = out_chan_dep_data_114;
    assign token_114_167 = token_out_vec_114[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 115, 5, 5) top_hls_deadlock_detect_unit_115 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_115),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_115),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_115),
        .token_in_vec(token_in_vec_115),
        .dl_detect_in(dl_detect_out),
        .origin(origin[115]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_115),
        .out_chan_dep_data(out_chan_dep_data_115),
        .token_out_vec(token_out_vec_115),
        .dl_detect_out(dl_in_vec[115]));

    assign proc_115_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_0_x131_blk_n);
    assign proc_115_data_PIPO_blk[0] = 1'b0;
    assign proc_115_start_FIFO_blk[0] = 1'b0;
    assign proc_115_TLF_FIFO_blk[0] = 1'b0;
    assign proc_115_input_sync_blk[0] = 1'b0;
    assign proc_115_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_115[0] = dl_detect_out ? proc_dep_vld_vec_115_reg[0] : (proc_115_data_FIFO_blk[0] | proc_115_data_PIPO_blk[0] | proc_115_start_FIFO_blk[0] | proc_115_TLF_FIFO_blk[0] | proc_115_input_sync_blk[0] | proc_115_output_sync_blk[0]);
    assign proc_115_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0.fifo_A_PE_5_1_x132_blk_n);
    assign proc_115_data_PIPO_blk[1] = 1'b0;
    assign proc_115_start_FIFO_blk[1] = 1'b0;
    assign proc_115_TLF_FIFO_blk[1] = 1'b0;
    assign proc_115_input_sync_blk[1] = 1'b0;
    assign proc_115_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_115[1] = dl_detect_out ? proc_dep_vld_vec_115_reg[1] : (proc_115_data_FIFO_blk[1] | proc_115_data_PIPO_blk[1] | proc_115_start_FIFO_blk[1] | proc_115_TLF_FIFO_blk[1] | proc_115_input_sync_blk[1] | proc_115_output_sync_blk[1]);
    assign proc_115_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0.fifo_B_PE_5_0_x160_blk_n);
    assign proc_115_data_PIPO_blk[2] = 1'b0;
    assign proc_115_start_FIFO_blk[2] = 1'b0;
    assign proc_115_TLF_FIFO_blk[2] = 1'b0;
    assign proc_115_input_sync_blk[2] = 1'b0;
    assign proc_115_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_115[2] = dl_detect_out ? proc_dep_vld_vec_115_reg[2] : (proc_115_data_FIFO_blk[2] | proc_115_data_PIPO_blk[2] | proc_115_start_FIFO_blk[2] | proc_115_TLF_FIFO_blk[2] | proc_115_input_sync_blk[2] | proc_115_output_sync_blk[2]);
    assign proc_115_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0.fifo_B_PE_6_0_x161_blk_n);
    assign proc_115_data_PIPO_blk[3] = 1'b0;
    assign proc_115_start_FIFO_blk[3] = 1'b0;
    assign proc_115_TLF_FIFO_blk[3] = 1'b0;
    assign proc_115_input_sync_blk[3] = 1'b0;
    assign proc_115_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_115[3] = dl_detect_out ? proc_dep_vld_vec_115_reg[3] : (proc_115_data_FIFO_blk[3] | proc_115_data_PIPO_blk[3] | proc_115_start_FIFO_blk[3] | proc_115_TLF_FIFO_blk[3] | proc_115_input_sync_blk[3] | proc_115_output_sync_blk[3]);
    assign proc_115_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_0_x1_U0.fifo_C_drain_PE_5_0_x188_blk_n);
    assign proc_115_data_PIPO_blk[4] = 1'b0;
    assign proc_115_start_FIFO_blk[4] = 1'b0;
    assign proc_115_TLF_FIFO_blk[4] = 1'b0;
    assign proc_115_input_sync_blk[4] = 1'b0;
    assign proc_115_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_115[4] = dl_detect_out ? proc_dep_vld_vec_115_reg[4] : (proc_115_data_FIFO_blk[4] | proc_115_data_PIPO_blk[4] | proc_115_start_FIFO_blk[4] | proc_115_TLF_FIFO_blk[4] | proc_115_input_sync_blk[4] | proc_115_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_115_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_115_reg <= proc_dep_vld_vec_115;
        end
    end
    assign in_chan_dep_vld_vec_115[0] = dep_chan_vld_94_115;
    assign in_chan_dep_data_vec_115[263 : 0] = dep_chan_data_94_115;
    assign token_in_vec_115[0] = token_94_115;
    assign in_chan_dep_vld_vec_115[1] = dep_chan_vld_113_115;
    assign in_chan_dep_data_vec_115[527 : 264] = dep_chan_data_113_115;
    assign token_in_vec_115[1] = token_113_115;
    assign in_chan_dep_vld_vec_115[2] = dep_chan_vld_116_115;
    assign in_chan_dep_data_vec_115[791 : 528] = dep_chan_data_116_115;
    assign token_in_vec_115[2] = token_116_115;
    assign in_chan_dep_vld_vec_115[3] = dep_chan_vld_117_115;
    assign in_chan_dep_data_vec_115[1055 : 792] = dep_chan_data_117_115;
    assign token_in_vec_115[3] = token_117_115;
    assign in_chan_dep_vld_vec_115[4] = dep_chan_vld_153_115;
    assign in_chan_dep_data_vec_115[1319 : 1056] = dep_chan_data_153_115;
    assign token_in_vec_115[4] = token_153_115;
    assign dep_chan_vld_115_94 = out_chan_dep_vld_vec_115[0];
    assign dep_chan_data_115_94 = out_chan_dep_data_115;
    assign token_115_94 = token_out_vec_115[0];
    assign dep_chan_vld_115_116 = out_chan_dep_vld_vec_115[1];
    assign dep_chan_data_115_116 = out_chan_dep_data_115;
    assign token_115_116 = token_out_vec_115[1];
    assign dep_chan_vld_115_113 = out_chan_dep_vld_vec_115[2];
    assign dep_chan_data_115_113 = out_chan_dep_data_115;
    assign token_115_113 = token_out_vec_115[2];
    assign dep_chan_vld_115_117 = out_chan_dep_vld_vec_115[3];
    assign dep_chan_data_115_117 = out_chan_dep_data_115;
    assign token_115_117 = token_out_vec_115[3];
    assign dep_chan_vld_115_153 = out_chan_dep_vld_vec_115[4];
    assign dep_chan_data_115_153 = out_chan_dep_data_115;
    assign token_115_153 = token_out_vec_115[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 116, 5, 5) top_hls_deadlock_detect_unit_116 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_116),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_116),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_116),
        .token_in_vec(token_in_vec_116),
        .dl_detect_in(dl_detect_out),
        .origin(origin[116]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_116),
        .out_chan_dep_data(out_chan_dep_data_116),
        .token_out_vec(token_out_vec_116),
        .dl_detect_out(dl_in_vec[116]));

    assign proc_116_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_1_x132_blk_n);
    assign proc_116_data_PIPO_blk[0] = 1'b0;
    assign proc_116_start_FIFO_blk[0] = 1'b0;
    assign proc_116_TLF_FIFO_blk[0] = 1'b0;
    assign proc_116_input_sync_blk[0] = 1'b0;
    assign proc_116_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_116[0] = dl_detect_out ? proc_dep_vld_vec_116_reg[0] : (proc_116_data_FIFO_blk[0] | proc_116_data_PIPO_blk[0] | proc_116_start_FIFO_blk[0] | proc_116_TLF_FIFO_blk[0] | proc_116_input_sync_blk[0] | proc_116_output_sync_blk[0]);
    assign proc_116_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0.fifo_A_PE_5_2_x133_blk_n);
    assign proc_116_data_PIPO_blk[1] = 1'b0;
    assign proc_116_start_FIFO_blk[1] = 1'b0;
    assign proc_116_TLF_FIFO_blk[1] = 1'b0;
    assign proc_116_input_sync_blk[1] = 1'b0;
    assign proc_116_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_116[1] = dl_detect_out ? proc_dep_vld_vec_116_reg[1] : (proc_116_data_FIFO_blk[1] | proc_116_data_PIPO_blk[1] | proc_116_start_FIFO_blk[1] | proc_116_TLF_FIFO_blk[1] | proc_116_input_sync_blk[1] | proc_116_output_sync_blk[1]);
    assign proc_116_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0.fifo_B_PE_5_1_x174_blk_n);
    assign proc_116_data_PIPO_blk[2] = 1'b0;
    assign proc_116_start_FIFO_blk[2] = 1'b0;
    assign proc_116_TLF_FIFO_blk[2] = 1'b0;
    assign proc_116_input_sync_blk[2] = 1'b0;
    assign proc_116_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_116[2] = dl_detect_out ? proc_dep_vld_vec_116_reg[2] : (proc_116_data_FIFO_blk[2] | proc_116_data_PIPO_blk[2] | proc_116_start_FIFO_blk[2] | proc_116_TLF_FIFO_blk[2] | proc_116_input_sync_blk[2] | proc_116_output_sync_blk[2]);
    assign proc_116_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0.fifo_B_PE_6_1_x175_blk_n);
    assign proc_116_data_PIPO_blk[3] = 1'b0;
    assign proc_116_start_FIFO_blk[3] = 1'b0;
    assign proc_116_TLF_FIFO_blk[3] = 1'b0;
    assign proc_116_input_sync_blk[3] = 1'b0;
    assign proc_116_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_116[3] = dl_detect_out ? proc_dep_vld_vec_116_reg[3] : (proc_116_data_FIFO_blk[3] | proc_116_data_PIPO_blk[3] | proc_116_start_FIFO_blk[3] | proc_116_TLF_FIFO_blk[3] | proc_116_input_sync_blk[3] | proc_116_output_sync_blk[3]);
    assign proc_116_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_5_1_x1_U0.fifo_C_drain_PE_5_1_x1101_blk_n);
    assign proc_116_data_PIPO_blk[4] = 1'b0;
    assign proc_116_start_FIFO_blk[4] = 1'b0;
    assign proc_116_TLF_FIFO_blk[4] = 1'b0;
    assign proc_116_input_sync_blk[4] = 1'b0;
    assign proc_116_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_116[4] = dl_detect_out ? proc_dep_vld_vec_116_reg[4] : (proc_116_data_FIFO_blk[4] | proc_116_data_PIPO_blk[4] | proc_116_start_FIFO_blk[4] | proc_116_TLF_FIFO_blk[4] | proc_116_input_sync_blk[4] | proc_116_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_116_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_116_reg <= proc_dep_vld_vec_116;
        end
    end
    assign in_chan_dep_vld_vec_116[0] = dep_chan_vld_114_116;
    assign in_chan_dep_data_vec_116[263 : 0] = dep_chan_data_114_116;
    assign token_in_vec_116[0] = token_114_116;
    assign in_chan_dep_vld_vec_116[1] = dep_chan_vld_115_116;
    assign in_chan_dep_data_vec_116[527 : 264] = dep_chan_data_115_116;
    assign token_in_vec_116[1] = token_115_116;
    assign in_chan_dep_vld_vec_116[2] = dep_chan_vld_118_116;
    assign in_chan_dep_data_vec_116[791 : 528] = dep_chan_data_118_116;
    assign token_in_vec_116[2] = token_118_116;
    assign in_chan_dep_vld_vec_116[3] = dep_chan_vld_136_116;
    assign in_chan_dep_data_vec_116[1055 : 792] = dep_chan_data_136_116;
    assign token_in_vec_116[3] = token_136_116;
    assign in_chan_dep_vld_vec_116[4] = dep_chan_vld_166_116;
    assign in_chan_dep_data_vec_116[1319 : 1056] = dep_chan_data_166_116;
    assign token_in_vec_116[4] = token_166_116;
    assign dep_chan_vld_116_115 = out_chan_dep_vld_vec_116[0];
    assign dep_chan_data_116_115 = out_chan_dep_data_116;
    assign token_116_115 = token_out_vec_116[0];
    assign dep_chan_vld_116_136 = out_chan_dep_vld_vec_116[1];
    assign dep_chan_data_116_136 = out_chan_dep_data_116;
    assign token_116_136 = token_out_vec_116[1];
    assign dep_chan_vld_116_114 = out_chan_dep_vld_vec_116[2];
    assign dep_chan_data_116_114 = out_chan_dep_data_116;
    assign token_116_114 = token_out_vec_116[2];
    assign dep_chan_vld_116_118 = out_chan_dep_vld_vec_116[3];
    assign dep_chan_data_116_118 = out_chan_dep_data_116;
    assign token_116_118 = token_out_vec_116[3];
    assign dep_chan_vld_116_166 = out_chan_dep_vld_vec_116[4];
    assign dep_chan_data_116_166 = out_chan_dep_data_116;
    assign token_116_166 = token_out_vec_116[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 117, 5, 5) top_hls_deadlock_detect_unit_117 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_117),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_117),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_117),
        .token_in_vec(token_in_vec_117),
        .dl_detect_in(dl_detect_out),
        .origin(origin[117]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_117),
        .out_chan_dep_data(out_chan_dep_data_117),
        .token_out_vec(token_out_vec_117),
        .dl_detect_out(dl_in_vec[117]));

    assign proc_117_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_0_x134_blk_n);
    assign proc_117_data_PIPO_blk[0] = 1'b0;
    assign proc_117_start_FIFO_blk[0] = 1'b0;
    assign proc_117_TLF_FIFO_blk[0] = 1'b0;
    assign proc_117_input_sync_blk[0] = 1'b0;
    assign proc_117_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_117[0] = dl_detect_out ? proc_dep_vld_vec_117_reg[0] : (proc_117_data_FIFO_blk[0] | proc_117_data_PIPO_blk[0] | proc_117_start_FIFO_blk[0] | proc_117_TLF_FIFO_blk[0] | proc_117_input_sync_blk[0] | proc_117_output_sync_blk[0]);
    assign proc_117_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0.fifo_A_PE_6_1_x135_blk_n);
    assign proc_117_data_PIPO_blk[1] = 1'b0;
    assign proc_117_start_FIFO_blk[1] = 1'b0;
    assign proc_117_TLF_FIFO_blk[1] = 1'b0;
    assign proc_117_input_sync_blk[1] = 1'b0;
    assign proc_117_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_117[1] = dl_detect_out ? proc_dep_vld_vec_117_reg[1] : (proc_117_data_FIFO_blk[1] | proc_117_data_PIPO_blk[1] | proc_117_start_FIFO_blk[1] | proc_117_TLF_FIFO_blk[1] | proc_117_input_sync_blk[1] | proc_117_output_sync_blk[1]);
    assign proc_117_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0.fifo_B_PE_6_0_x161_blk_n);
    assign proc_117_data_PIPO_blk[2] = 1'b0;
    assign proc_117_start_FIFO_blk[2] = 1'b0;
    assign proc_117_TLF_FIFO_blk[2] = 1'b0;
    assign proc_117_input_sync_blk[2] = 1'b0;
    assign proc_117_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_117[2] = dl_detect_out ? proc_dep_vld_vec_117_reg[2] : (proc_117_data_FIFO_blk[2] | proc_117_data_PIPO_blk[2] | proc_117_start_FIFO_blk[2] | proc_117_TLF_FIFO_blk[2] | proc_117_input_sync_blk[2] | proc_117_output_sync_blk[2]);
    assign proc_117_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0.fifo_B_PE_7_0_x162_blk_n);
    assign proc_117_data_PIPO_blk[3] = 1'b0;
    assign proc_117_start_FIFO_blk[3] = 1'b0;
    assign proc_117_TLF_FIFO_blk[3] = 1'b0;
    assign proc_117_input_sync_blk[3] = 1'b0;
    assign proc_117_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_117[3] = dl_detect_out ? proc_dep_vld_vec_117_reg[3] : (proc_117_data_FIFO_blk[3] | proc_117_data_PIPO_blk[3] | proc_117_start_FIFO_blk[3] | proc_117_TLF_FIFO_blk[3] | proc_117_input_sync_blk[3] | proc_117_output_sync_blk[3]);
    assign proc_117_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_0_x1_U0.fifo_C_drain_PE_6_0_x189_blk_n);
    assign proc_117_data_PIPO_blk[4] = 1'b0;
    assign proc_117_start_FIFO_blk[4] = 1'b0;
    assign proc_117_TLF_FIFO_blk[4] = 1'b0;
    assign proc_117_input_sync_blk[4] = 1'b0;
    assign proc_117_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_117[4] = dl_detect_out ? proc_dep_vld_vec_117_reg[4] : (proc_117_data_FIFO_blk[4] | proc_117_data_PIPO_blk[4] | proc_117_start_FIFO_blk[4] | proc_117_TLF_FIFO_blk[4] | proc_117_input_sync_blk[4] | proc_117_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_117_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_117_reg <= proc_dep_vld_vec_117;
        end
    end
    assign in_chan_dep_vld_vec_117[0] = dep_chan_vld_95_117;
    assign in_chan_dep_data_vec_117[263 : 0] = dep_chan_data_95_117;
    assign token_in_vec_117[0] = token_95_117;
    assign in_chan_dep_vld_vec_117[1] = dep_chan_vld_115_117;
    assign in_chan_dep_data_vec_117[527 : 264] = dep_chan_data_115_117;
    assign token_in_vec_117[1] = token_115_117;
    assign in_chan_dep_vld_vec_117[2] = dep_chan_vld_118_117;
    assign in_chan_dep_data_vec_117[791 : 528] = dep_chan_data_118_117;
    assign token_in_vec_117[2] = token_118_117;
    assign in_chan_dep_vld_vec_117[3] = dep_chan_vld_119_117;
    assign in_chan_dep_data_vec_117[1055 : 792] = dep_chan_data_119_117;
    assign token_in_vec_117[3] = token_119_117;
    assign in_chan_dep_vld_vec_117[4] = dep_chan_vld_152_117;
    assign in_chan_dep_data_vec_117[1319 : 1056] = dep_chan_data_152_117;
    assign token_in_vec_117[4] = token_152_117;
    assign dep_chan_vld_117_95 = out_chan_dep_vld_vec_117[0];
    assign dep_chan_data_117_95 = out_chan_dep_data_117;
    assign token_117_95 = token_out_vec_117[0];
    assign dep_chan_vld_117_118 = out_chan_dep_vld_vec_117[1];
    assign dep_chan_data_117_118 = out_chan_dep_data_117;
    assign token_117_118 = token_out_vec_117[1];
    assign dep_chan_vld_117_115 = out_chan_dep_vld_vec_117[2];
    assign dep_chan_data_117_115 = out_chan_dep_data_117;
    assign token_117_115 = token_out_vec_117[2];
    assign dep_chan_vld_117_119 = out_chan_dep_vld_vec_117[3];
    assign dep_chan_data_117_119 = out_chan_dep_data_117;
    assign token_117_119 = token_out_vec_117[3];
    assign dep_chan_vld_117_152 = out_chan_dep_vld_vec_117[4];
    assign dep_chan_data_117_152 = out_chan_dep_data_117;
    assign token_117_152 = token_out_vec_117[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 118, 5, 5) top_hls_deadlock_detect_unit_118 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_118),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_118),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_118),
        .token_in_vec(token_in_vec_118),
        .dl_detect_in(dl_detect_out),
        .origin(origin[118]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_118),
        .out_chan_dep_data(out_chan_dep_data_118),
        .token_out_vec(token_out_vec_118),
        .dl_detect_out(dl_in_vec[118]));

    assign proc_118_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_1_x135_blk_n);
    assign proc_118_data_PIPO_blk[0] = 1'b0;
    assign proc_118_start_FIFO_blk[0] = 1'b0;
    assign proc_118_TLF_FIFO_blk[0] = 1'b0;
    assign proc_118_input_sync_blk[0] = 1'b0;
    assign proc_118_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_118[0] = dl_detect_out ? proc_dep_vld_vec_118_reg[0] : (proc_118_data_FIFO_blk[0] | proc_118_data_PIPO_blk[0] | proc_118_start_FIFO_blk[0] | proc_118_TLF_FIFO_blk[0] | proc_118_input_sync_blk[0] | proc_118_output_sync_blk[0]);
    assign proc_118_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0.fifo_A_PE_6_2_x136_blk_n);
    assign proc_118_data_PIPO_blk[1] = 1'b0;
    assign proc_118_start_FIFO_blk[1] = 1'b0;
    assign proc_118_TLF_FIFO_blk[1] = 1'b0;
    assign proc_118_input_sync_blk[1] = 1'b0;
    assign proc_118_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_118[1] = dl_detect_out ? proc_dep_vld_vec_118_reg[1] : (proc_118_data_FIFO_blk[1] | proc_118_data_PIPO_blk[1] | proc_118_start_FIFO_blk[1] | proc_118_TLF_FIFO_blk[1] | proc_118_input_sync_blk[1] | proc_118_output_sync_blk[1]);
    assign proc_118_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0.fifo_B_PE_6_1_x175_blk_n);
    assign proc_118_data_PIPO_blk[2] = 1'b0;
    assign proc_118_start_FIFO_blk[2] = 1'b0;
    assign proc_118_TLF_FIFO_blk[2] = 1'b0;
    assign proc_118_input_sync_blk[2] = 1'b0;
    assign proc_118_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_118[2] = dl_detect_out ? proc_dep_vld_vec_118_reg[2] : (proc_118_data_FIFO_blk[2] | proc_118_data_PIPO_blk[2] | proc_118_start_FIFO_blk[2] | proc_118_TLF_FIFO_blk[2] | proc_118_input_sync_blk[2] | proc_118_output_sync_blk[2]);
    assign proc_118_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0.fifo_B_PE_7_1_x176_blk_n);
    assign proc_118_data_PIPO_blk[3] = 1'b0;
    assign proc_118_start_FIFO_blk[3] = 1'b0;
    assign proc_118_TLF_FIFO_blk[3] = 1'b0;
    assign proc_118_input_sync_blk[3] = 1'b0;
    assign proc_118_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_118[3] = dl_detect_out ? proc_dep_vld_vec_118_reg[3] : (proc_118_data_FIFO_blk[3] | proc_118_data_PIPO_blk[3] | proc_118_start_FIFO_blk[3] | proc_118_TLF_FIFO_blk[3] | proc_118_input_sync_blk[3] | proc_118_output_sync_blk[3]);
    assign proc_118_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_6_1_x1_U0.fifo_C_drain_PE_6_1_x1102_blk_n);
    assign proc_118_data_PIPO_blk[4] = 1'b0;
    assign proc_118_start_FIFO_blk[4] = 1'b0;
    assign proc_118_TLF_FIFO_blk[4] = 1'b0;
    assign proc_118_input_sync_blk[4] = 1'b0;
    assign proc_118_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_118[4] = dl_detect_out ? proc_dep_vld_vec_118_reg[4] : (proc_118_data_FIFO_blk[4] | proc_118_data_PIPO_blk[4] | proc_118_start_FIFO_blk[4] | proc_118_TLF_FIFO_blk[4] | proc_118_input_sync_blk[4] | proc_118_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_118_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_118_reg <= proc_dep_vld_vec_118;
        end
    end
    assign in_chan_dep_vld_vec_118[0] = dep_chan_vld_116_118;
    assign in_chan_dep_data_vec_118[263 : 0] = dep_chan_data_116_118;
    assign token_in_vec_118[0] = token_116_118;
    assign in_chan_dep_vld_vec_118[1] = dep_chan_vld_117_118;
    assign in_chan_dep_data_vec_118[527 : 264] = dep_chan_data_117_118;
    assign token_in_vec_118[1] = token_117_118;
    assign in_chan_dep_vld_vec_118[2] = dep_chan_vld_120_118;
    assign in_chan_dep_data_vec_118[791 : 528] = dep_chan_data_120_118;
    assign token_in_vec_118[2] = token_120_118;
    assign in_chan_dep_vld_vec_118[3] = dep_chan_vld_137_118;
    assign in_chan_dep_data_vec_118[1055 : 792] = dep_chan_data_137_118;
    assign token_in_vec_118[3] = token_137_118;
    assign in_chan_dep_vld_vec_118[4] = dep_chan_vld_165_118;
    assign in_chan_dep_data_vec_118[1319 : 1056] = dep_chan_data_165_118;
    assign token_in_vec_118[4] = token_165_118;
    assign dep_chan_vld_118_117 = out_chan_dep_vld_vec_118[0];
    assign dep_chan_data_118_117 = out_chan_dep_data_118;
    assign token_118_117 = token_out_vec_118[0];
    assign dep_chan_vld_118_137 = out_chan_dep_vld_vec_118[1];
    assign dep_chan_data_118_137 = out_chan_dep_data_118;
    assign token_118_137 = token_out_vec_118[1];
    assign dep_chan_vld_118_116 = out_chan_dep_vld_vec_118[2];
    assign dep_chan_data_118_116 = out_chan_dep_data_118;
    assign token_118_116 = token_out_vec_118[2];
    assign dep_chan_vld_118_120 = out_chan_dep_vld_vec_118[3];
    assign dep_chan_data_118_120 = out_chan_dep_data_118;
    assign token_118_120 = token_out_vec_118[3];
    assign dep_chan_vld_118_165 = out_chan_dep_vld_vec_118[4];
    assign dep_chan_data_118_165 = out_chan_dep_data_118;
    assign token_118_165 = token_out_vec_118[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 119, 5, 5) top_hls_deadlock_detect_unit_119 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_119),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_119),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_119),
        .token_in_vec(token_in_vec_119),
        .dl_detect_in(dl_detect_out),
        .origin(origin[119]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_119),
        .out_chan_dep_data(out_chan_dep_data_119),
        .token_out_vec(token_out_vec_119),
        .dl_detect_out(dl_in_vec[119]));

    assign proc_119_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_0_x137_blk_n);
    assign proc_119_data_PIPO_blk[0] = 1'b0;
    assign proc_119_start_FIFO_blk[0] = 1'b0;
    assign proc_119_TLF_FIFO_blk[0] = 1'b0;
    assign proc_119_input_sync_blk[0] = 1'b0;
    assign proc_119_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_119[0] = dl_detect_out ? proc_dep_vld_vec_119_reg[0] : (proc_119_data_FIFO_blk[0] | proc_119_data_PIPO_blk[0] | proc_119_start_FIFO_blk[0] | proc_119_TLF_FIFO_blk[0] | proc_119_input_sync_blk[0] | proc_119_output_sync_blk[0]);
    assign proc_119_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0.fifo_A_PE_7_1_x138_blk_n);
    assign proc_119_data_PIPO_blk[1] = 1'b0;
    assign proc_119_start_FIFO_blk[1] = 1'b0;
    assign proc_119_TLF_FIFO_blk[1] = 1'b0;
    assign proc_119_input_sync_blk[1] = 1'b0;
    assign proc_119_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_119[1] = dl_detect_out ? proc_dep_vld_vec_119_reg[1] : (proc_119_data_FIFO_blk[1] | proc_119_data_PIPO_blk[1] | proc_119_start_FIFO_blk[1] | proc_119_TLF_FIFO_blk[1] | proc_119_input_sync_blk[1] | proc_119_output_sync_blk[1]);
    assign proc_119_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0.fifo_B_PE_7_0_x162_blk_n);
    assign proc_119_data_PIPO_blk[2] = 1'b0;
    assign proc_119_start_FIFO_blk[2] = 1'b0;
    assign proc_119_TLF_FIFO_blk[2] = 1'b0;
    assign proc_119_input_sync_blk[2] = 1'b0;
    assign proc_119_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_119[2] = dl_detect_out ? proc_dep_vld_vec_119_reg[2] : (proc_119_data_FIFO_blk[2] | proc_119_data_PIPO_blk[2] | proc_119_start_FIFO_blk[2] | proc_119_TLF_FIFO_blk[2] | proc_119_input_sync_blk[2] | proc_119_output_sync_blk[2]);
    assign proc_119_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0.fifo_B_PE_8_0_x163_blk_n);
    assign proc_119_data_PIPO_blk[3] = 1'b0;
    assign proc_119_start_FIFO_blk[3] = 1'b0;
    assign proc_119_TLF_FIFO_blk[3] = 1'b0;
    assign proc_119_input_sync_blk[3] = 1'b0;
    assign proc_119_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_119[3] = dl_detect_out ? proc_dep_vld_vec_119_reg[3] : (proc_119_data_FIFO_blk[3] | proc_119_data_PIPO_blk[3] | proc_119_start_FIFO_blk[3] | proc_119_TLF_FIFO_blk[3] | proc_119_input_sync_blk[3] | proc_119_output_sync_blk[3]);
    assign proc_119_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_0_x1_U0.fifo_C_drain_PE_7_0_x190_blk_n);
    assign proc_119_data_PIPO_blk[4] = 1'b0;
    assign proc_119_start_FIFO_blk[4] = 1'b0;
    assign proc_119_TLF_FIFO_blk[4] = 1'b0;
    assign proc_119_input_sync_blk[4] = 1'b0;
    assign proc_119_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_119[4] = dl_detect_out ? proc_dep_vld_vec_119_reg[4] : (proc_119_data_FIFO_blk[4] | proc_119_data_PIPO_blk[4] | proc_119_start_FIFO_blk[4] | proc_119_TLF_FIFO_blk[4] | proc_119_input_sync_blk[4] | proc_119_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_119_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_119_reg <= proc_dep_vld_vec_119;
        end
    end
    assign in_chan_dep_vld_vec_119[0] = dep_chan_vld_96_119;
    assign in_chan_dep_data_vec_119[263 : 0] = dep_chan_data_96_119;
    assign token_in_vec_119[0] = token_96_119;
    assign in_chan_dep_vld_vec_119[1] = dep_chan_vld_117_119;
    assign in_chan_dep_data_vec_119[527 : 264] = dep_chan_data_117_119;
    assign token_in_vec_119[1] = token_117_119;
    assign in_chan_dep_vld_vec_119[2] = dep_chan_vld_120_119;
    assign in_chan_dep_data_vec_119[791 : 528] = dep_chan_data_120_119;
    assign token_in_vec_119[2] = token_120_119;
    assign in_chan_dep_vld_vec_119[3] = dep_chan_vld_121_119;
    assign in_chan_dep_data_vec_119[1055 : 792] = dep_chan_data_121_119;
    assign token_in_vec_119[3] = token_121_119;
    assign in_chan_dep_vld_vec_119[4] = dep_chan_vld_151_119;
    assign in_chan_dep_data_vec_119[1319 : 1056] = dep_chan_data_151_119;
    assign token_in_vec_119[4] = token_151_119;
    assign dep_chan_vld_119_96 = out_chan_dep_vld_vec_119[0];
    assign dep_chan_data_119_96 = out_chan_dep_data_119;
    assign token_119_96 = token_out_vec_119[0];
    assign dep_chan_vld_119_120 = out_chan_dep_vld_vec_119[1];
    assign dep_chan_data_119_120 = out_chan_dep_data_119;
    assign token_119_120 = token_out_vec_119[1];
    assign dep_chan_vld_119_117 = out_chan_dep_vld_vec_119[2];
    assign dep_chan_data_119_117 = out_chan_dep_data_119;
    assign token_119_117 = token_out_vec_119[2];
    assign dep_chan_vld_119_121 = out_chan_dep_vld_vec_119[3];
    assign dep_chan_data_119_121 = out_chan_dep_data_119;
    assign token_119_121 = token_out_vec_119[3];
    assign dep_chan_vld_119_151 = out_chan_dep_vld_vec_119[4];
    assign dep_chan_data_119_151 = out_chan_dep_data_119;
    assign token_119_151 = token_out_vec_119[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 120, 5, 5) top_hls_deadlock_detect_unit_120 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_120),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_120),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_120),
        .token_in_vec(token_in_vec_120),
        .dl_detect_in(dl_detect_out),
        .origin(origin[120]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_120),
        .out_chan_dep_data(out_chan_dep_data_120),
        .token_out_vec(token_out_vec_120),
        .dl_detect_out(dl_in_vec[120]));

    assign proc_120_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_1_x138_blk_n);
    assign proc_120_data_PIPO_blk[0] = 1'b0;
    assign proc_120_start_FIFO_blk[0] = 1'b0;
    assign proc_120_TLF_FIFO_blk[0] = 1'b0;
    assign proc_120_input_sync_blk[0] = 1'b0;
    assign proc_120_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_120[0] = dl_detect_out ? proc_dep_vld_vec_120_reg[0] : (proc_120_data_FIFO_blk[0] | proc_120_data_PIPO_blk[0] | proc_120_start_FIFO_blk[0] | proc_120_TLF_FIFO_blk[0] | proc_120_input_sync_blk[0] | proc_120_output_sync_blk[0]);
    assign proc_120_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0.fifo_A_PE_7_2_x139_blk_n);
    assign proc_120_data_PIPO_blk[1] = 1'b0;
    assign proc_120_start_FIFO_blk[1] = 1'b0;
    assign proc_120_TLF_FIFO_blk[1] = 1'b0;
    assign proc_120_input_sync_blk[1] = 1'b0;
    assign proc_120_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_120[1] = dl_detect_out ? proc_dep_vld_vec_120_reg[1] : (proc_120_data_FIFO_blk[1] | proc_120_data_PIPO_blk[1] | proc_120_start_FIFO_blk[1] | proc_120_TLF_FIFO_blk[1] | proc_120_input_sync_blk[1] | proc_120_output_sync_blk[1]);
    assign proc_120_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0.fifo_B_PE_7_1_x176_blk_n);
    assign proc_120_data_PIPO_blk[2] = 1'b0;
    assign proc_120_start_FIFO_blk[2] = 1'b0;
    assign proc_120_TLF_FIFO_blk[2] = 1'b0;
    assign proc_120_input_sync_blk[2] = 1'b0;
    assign proc_120_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_120[2] = dl_detect_out ? proc_dep_vld_vec_120_reg[2] : (proc_120_data_FIFO_blk[2] | proc_120_data_PIPO_blk[2] | proc_120_start_FIFO_blk[2] | proc_120_TLF_FIFO_blk[2] | proc_120_input_sync_blk[2] | proc_120_output_sync_blk[2]);
    assign proc_120_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0.fifo_B_PE_8_1_x177_blk_n);
    assign proc_120_data_PIPO_blk[3] = 1'b0;
    assign proc_120_start_FIFO_blk[3] = 1'b0;
    assign proc_120_TLF_FIFO_blk[3] = 1'b0;
    assign proc_120_input_sync_blk[3] = 1'b0;
    assign proc_120_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_120[3] = dl_detect_out ? proc_dep_vld_vec_120_reg[3] : (proc_120_data_FIFO_blk[3] | proc_120_data_PIPO_blk[3] | proc_120_start_FIFO_blk[3] | proc_120_TLF_FIFO_blk[3] | proc_120_input_sync_blk[3] | proc_120_output_sync_blk[3]);
    assign proc_120_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_7_1_x1_U0.fifo_C_drain_PE_7_1_x1103_blk_n);
    assign proc_120_data_PIPO_blk[4] = 1'b0;
    assign proc_120_start_FIFO_blk[4] = 1'b0;
    assign proc_120_TLF_FIFO_blk[4] = 1'b0;
    assign proc_120_input_sync_blk[4] = 1'b0;
    assign proc_120_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_120[4] = dl_detect_out ? proc_dep_vld_vec_120_reg[4] : (proc_120_data_FIFO_blk[4] | proc_120_data_PIPO_blk[4] | proc_120_start_FIFO_blk[4] | proc_120_TLF_FIFO_blk[4] | proc_120_input_sync_blk[4] | proc_120_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_120_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_120_reg <= proc_dep_vld_vec_120;
        end
    end
    assign in_chan_dep_vld_vec_120[0] = dep_chan_vld_118_120;
    assign in_chan_dep_data_vec_120[263 : 0] = dep_chan_data_118_120;
    assign token_in_vec_120[0] = token_118_120;
    assign in_chan_dep_vld_vec_120[1] = dep_chan_vld_119_120;
    assign in_chan_dep_data_vec_120[527 : 264] = dep_chan_data_119_120;
    assign token_in_vec_120[1] = token_119_120;
    assign in_chan_dep_vld_vec_120[2] = dep_chan_vld_122_120;
    assign in_chan_dep_data_vec_120[791 : 528] = dep_chan_data_122_120;
    assign token_in_vec_120[2] = token_122_120;
    assign in_chan_dep_vld_vec_120[3] = dep_chan_vld_138_120;
    assign in_chan_dep_data_vec_120[1055 : 792] = dep_chan_data_138_120;
    assign token_in_vec_120[3] = token_138_120;
    assign in_chan_dep_vld_vec_120[4] = dep_chan_vld_164_120;
    assign in_chan_dep_data_vec_120[1319 : 1056] = dep_chan_data_164_120;
    assign token_in_vec_120[4] = token_164_120;
    assign dep_chan_vld_120_119 = out_chan_dep_vld_vec_120[0];
    assign dep_chan_data_120_119 = out_chan_dep_data_120;
    assign token_120_119 = token_out_vec_120[0];
    assign dep_chan_vld_120_138 = out_chan_dep_vld_vec_120[1];
    assign dep_chan_data_120_138 = out_chan_dep_data_120;
    assign token_120_138 = token_out_vec_120[1];
    assign dep_chan_vld_120_118 = out_chan_dep_vld_vec_120[2];
    assign dep_chan_data_120_118 = out_chan_dep_data_120;
    assign token_120_118 = token_out_vec_120[2];
    assign dep_chan_vld_120_122 = out_chan_dep_vld_vec_120[3];
    assign dep_chan_data_120_122 = out_chan_dep_data_120;
    assign token_120_122 = token_out_vec_120[3];
    assign dep_chan_vld_120_164 = out_chan_dep_vld_vec_120[4];
    assign dep_chan_data_120_164 = out_chan_dep_data_120;
    assign token_120_164 = token_out_vec_120[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 121, 5, 5) top_hls_deadlock_detect_unit_121 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_121),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_121),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_121),
        .token_in_vec(token_in_vec_121),
        .dl_detect_in(dl_detect_out),
        .origin(origin[121]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_121),
        .out_chan_dep_data(out_chan_dep_data_121),
        .token_out_vec(token_out_vec_121),
        .dl_detect_out(dl_in_vec[121]));

    assign proc_121_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0.fifo_A_PE_8_0_x140_blk_n);
    assign proc_121_data_PIPO_blk[0] = 1'b0;
    assign proc_121_start_FIFO_blk[0] = 1'b0;
    assign proc_121_TLF_FIFO_blk[0] = 1'b0;
    assign proc_121_input_sync_blk[0] = 1'b0;
    assign proc_121_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_121[0] = dl_detect_out ? proc_dep_vld_vec_121_reg[0] : (proc_121_data_FIFO_blk[0] | proc_121_data_PIPO_blk[0] | proc_121_start_FIFO_blk[0] | proc_121_TLF_FIFO_blk[0] | proc_121_input_sync_blk[0] | proc_121_output_sync_blk[0]);
    assign proc_121_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0.fifo_A_PE_8_1_x141_blk_n);
    assign proc_121_data_PIPO_blk[1] = 1'b0;
    assign proc_121_start_FIFO_blk[1] = 1'b0;
    assign proc_121_TLF_FIFO_blk[1] = 1'b0;
    assign proc_121_input_sync_blk[1] = 1'b0;
    assign proc_121_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_121[1] = dl_detect_out ? proc_dep_vld_vec_121_reg[1] : (proc_121_data_FIFO_blk[1] | proc_121_data_PIPO_blk[1] | proc_121_start_FIFO_blk[1] | proc_121_TLF_FIFO_blk[1] | proc_121_input_sync_blk[1] | proc_121_output_sync_blk[1]);
    assign proc_121_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0.fifo_B_PE_8_0_x163_blk_n);
    assign proc_121_data_PIPO_blk[2] = 1'b0;
    assign proc_121_start_FIFO_blk[2] = 1'b0;
    assign proc_121_TLF_FIFO_blk[2] = 1'b0;
    assign proc_121_input_sync_blk[2] = 1'b0;
    assign proc_121_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_121[2] = dl_detect_out ? proc_dep_vld_vec_121_reg[2] : (proc_121_data_FIFO_blk[2] | proc_121_data_PIPO_blk[2] | proc_121_start_FIFO_blk[2] | proc_121_TLF_FIFO_blk[2] | proc_121_input_sync_blk[2] | proc_121_output_sync_blk[2]);
    assign proc_121_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0.fifo_B_PE_9_0_x164_blk_n);
    assign proc_121_data_PIPO_blk[3] = 1'b0;
    assign proc_121_start_FIFO_blk[3] = 1'b0;
    assign proc_121_TLF_FIFO_blk[3] = 1'b0;
    assign proc_121_input_sync_blk[3] = 1'b0;
    assign proc_121_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_121[3] = dl_detect_out ? proc_dep_vld_vec_121_reg[3] : (proc_121_data_FIFO_blk[3] | proc_121_data_PIPO_blk[3] | proc_121_start_FIFO_blk[3] | proc_121_TLF_FIFO_blk[3] | proc_121_input_sync_blk[3] | proc_121_output_sync_blk[3]);
    assign proc_121_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_0_x1_U0.fifo_C_drain_PE_8_0_x191_blk_n);
    assign proc_121_data_PIPO_blk[4] = 1'b0;
    assign proc_121_start_FIFO_blk[4] = 1'b0;
    assign proc_121_TLF_FIFO_blk[4] = 1'b0;
    assign proc_121_input_sync_blk[4] = 1'b0;
    assign proc_121_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_121[4] = dl_detect_out ? proc_dep_vld_vec_121_reg[4] : (proc_121_data_FIFO_blk[4] | proc_121_data_PIPO_blk[4] | proc_121_start_FIFO_blk[4] | proc_121_TLF_FIFO_blk[4] | proc_121_input_sync_blk[4] | proc_121_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_121_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_121_reg <= proc_dep_vld_vec_121;
        end
    end
    assign in_chan_dep_vld_vec_121[0] = dep_chan_vld_97_121;
    assign in_chan_dep_data_vec_121[263 : 0] = dep_chan_data_97_121;
    assign token_in_vec_121[0] = token_97_121;
    assign in_chan_dep_vld_vec_121[1] = dep_chan_vld_119_121;
    assign in_chan_dep_data_vec_121[527 : 264] = dep_chan_data_119_121;
    assign token_in_vec_121[1] = token_119_121;
    assign in_chan_dep_vld_vec_121[2] = dep_chan_vld_122_121;
    assign in_chan_dep_data_vec_121[791 : 528] = dep_chan_data_122_121;
    assign token_in_vec_121[2] = token_122_121;
    assign in_chan_dep_vld_vec_121[3] = dep_chan_vld_123_121;
    assign in_chan_dep_data_vec_121[1055 : 792] = dep_chan_data_123_121;
    assign token_in_vec_121[3] = token_123_121;
    assign in_chan_dep_vld_vec_121[4] = dep_chan_vld_150_121;
    assign in_chan_dep_data_vec_121[1319 : 1056] = dep_chan_data_150_121;
    assign token_in_vec_121[4] = token_150_121;
    assign dep_chan_vld_121_97 = out_chan_dep_vld_vec_121[0];
    assign dep_chan_data_121_97 = out_chan_dep_data_121;
    assign token_121_97 = token_out_vec_121[0];
    assign dep_chan_vld_121_122 = out_chan_dep_vld_vec_121[1];
    assign dep_chan_data_121_122 = out_chan_dep_data_121;
    assign token_121_122 = token_out_vec_121[1];
    assign dep_chan_vld_121_119 = out_chan_dep_vld_vec_121[2];
    assign dep_chan_data_121_119 = out_chan_dep_data_121;
    assign token_121_119 = token_out_vec_121[2];
    assign dep_chan_vld_121_123 = out_chan_dep_vld_vec_121[3];
    assign dep_chan_data_121_123 = out_chan_dep_data_121;
    assign token_121_123 = token_out_vec_121[3];
    assign dep_chan_vld_121_150 = out_chan_dep_vld_vec_121[4];
    assign dep_chan_data_121_150 = out_chan_dep_data_121;
    assign token_121_150 = token_out_vec_121[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 122, 5, 5) top_hls_deadlock_detect_unit_122 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_122),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_122),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_122),
        .token_in_vec(token_in_vec_122),
        .dl_detect_in(dl_detect_out),
        .origin(origin[122]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_122),
        .out_chan_dep_data(out_chan_dep_data_122),
        .token_out_vec(token_out_vec_122),
        .dl_detect_out(dl_in_vec[122]));

    assign proc_122_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0.fifo_A_PE_8_1_x141_blk_n);
    assign proc_122_data_PIPO_blk[0] = 1'b0;
    assign proc_122_start_FIFO_blk[0] = 1'b0;
    assign proc_122_TLF_FIFO_blk[0] = 1'b0;
    assign proc_122_input_sync_blk[0] = 1'b0;
    assign proc_122_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_122[0] = dl_detect_out ? proc_dep_vld_vec_122_reg[0] : (proc_122_data_FIFO_blk[0] | proc_122_data_PIPO_blk[0] | proc_122_start_FIFO_blk[0] | proc_122_TLF_FIFO_blk[0] | proc_122_input_sync_blk[0] | proc_122_output_sync_blk[0]);
    assign proc_122_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0.fifo_A_PE_8_2_x142_blk_n);
    assign proc_122_data_PIPO_blk[1] = 1'b0;
    assign proc_122_start_FIFO_blk[1] = 1'b0;
    assign proc_122_TLF_FIFO_blk[1] = 1'b0;
    assign proc_122_input_sync_blk[1] = 1'b0;
    assign proc_122_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_122[1] = dl_detect_out ? proc_dep_vld_vec_122_reg[1] : (proc_122_data_FIFO_blk[1] | proc_122_data_PIPO_blk[1] | proc_122_start_FIFO_blk[1] | proc_122_TLF_FIFO_blk[1] | proc_122_input_sync_blk[1] | proc_122_output_sync_blk[1]);
    assign proc_122_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0.fifo_B_PE_8_1_x177_blk_n);
    assign proc_122_data_PIPO_blk[2] = 1'b0;
    assign proc_122_start_FIFO_blk[2] = 1'b0;
    assign proc_122_TLF_FIFO_blk[2] = 1'b0;
    assign proc_122_input_sync_blk[2] = 1'b0;
    assign proc_122_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_122[2] = dl_detect_out ? proc_dep_vld_vec_122_reg[2] : (proc_122_data_FIFO_blk[2] | proc_122_data_PIPO_blk[2] | proc_122_start_FIFO_blk[2] | proc_122_TLF_FIFO_blk[2] | proc_122_input_sync_blk[2] | proc_122_output_sync_blk[2]);
    assign proc_122_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0.fifo_B_PE_9_1_x178_blk_n);
    assign proc_122_data_PIPO_blk[3] = 1'b0;
    assign proc_122_start_FIFO_blk[3] = 1'b0;
    assign proc_122_TLF_FIFO_blk[3] = 1'b0;
    assign proc_122_input_sync_blk[3] = 1'b0;
    assign proc_122_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_122[3] = dl_detect_out ? proc_dep_vld_vec_122_reg[3] : (proc_122_data_FIFO_blk[3] | proc_122_data_PIPO_blk[3] | proc_122_start_FIFO_blk[3] | proc_122_TLF_FIFO_blk[3] | proc_122_input_sync_blk[3] | proc_122_output_sync_blk[3]);
    assign proc_122_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_8_1_x1_U0.fifo_C_drain_PE_8_1_x1104_blk_n);
    assign proc_122_data_PIPO_blk[4] = 1'b0;
    assign proc_122_start_FIFO_blk[4] = 1'b0;
    assign proc_122_TLF_FIFO_blk[4] = 1'b0;
    assign proc_122_input_sync_blk[4] = 1'b0;
    assign proc_122_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_122[4] = dl_detect_out ? proc_dep_vld_vec_122_reg[4] : (proc_122_data_FIFO_blk[4] | proc_122_data_PIPO_blk[4] | proc_122_start_FIFO_blk[4] | proc_122_TLF_FIFO_blk[4] | proc_122_input_sync_blk[4] | proc_122_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_122_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_122_reg <= proc_dep_vld_vec_122;
        end
    end
    assign in_chan_dep_vld_vec_122[0] = dep_chan_vld_120_122;
    assign in_chan_dep_data_vec_122[263 : 0] = dep_chan_data_120_122;
    assign token_in_vec_122[0] = token_120_122;
    assign in_chan_dep_vld_vec_122[1] = dep_chan_vld_121_122;
    assign in_chan_dep_data_vec_122[527 : 264] = dep_chan_data_121_122;
    assign token_in_vec_122[1] = token_121_122;
    assign in_chan_dep_vld_vec_122[2] = dep_chan_vld_124_122;
    assign in_chan_dep_data_vec_122[791 : 528] = dep_chan_data_124_122;
    assign token_in_vec_122[2] = token_124_122;
    assign in_chan_dep_vld_vec_122[3] = dep_chan_vld_139_122;
    assign in_chan_dep_data_vec_122[1055 : 792] = dep_chan_data_139_122;
    assign token_in_vec_122[3] = token_139_122;
    assign in_chan_dep_vld_vec_122[4] = dep_chan_vld_163_122;
    assign in_chan_dep_data_vec_122[1319 : 1056] = dep_chan_data_163_122;
    assign token_in_vec_122[4] = token_163_122;
    assign dep_chan_vld_122_121 = out_chan_dep_vld_vec_122[0];
    assign dep_chan_data_122_121 = out_chan_dep_data_122;
    assign token_122_121 = token_out_vec_122[0];
    assign dep_chan_vld_122_139 = out_chan_dep_vld_vec_122[1];
    assign dep_chan_data_122_139 = out_chan_dep_data_122;
    assign token_122_139 = token_out_vec_122[1];
    assign dep_chan_vld_122_120 = out_chan_dep_vld_vec_122[2];
    assign dep_chan_data_122_120 = out_chan_dep_data_122;
    assign token_122_120 = token_out_vec_122[2];
    assign dep_chan_vld_122_124 = out_chan_dep_vld_vec_122[3];
    assign dep_chan_data_122_124 = out_chan_dep_data_122;
    assign token_122_124 = token_out_vec_122[3];
    assign dep_chan_vld_122_163 = out_chan_dep_vld_vec_122[4];
    assign dep_chan_data_122_163 = out_chan_dep_data_122;
    assign token_122_163 = token_out_vec_122[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 123, 5, 5) top_hls_deadlock_detect_unit_123 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_123),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_123),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_123),
        .token_in_vec(token_in_vec_123),
        .dl_detect_in(dl_detect_out),
        .origin(origin[123]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_123),
        .out_chan_dep_data(out_chan_dep_data_123),
        .token_out_vec(token_out_vec_123),
        .dl_detect_out(dl_in_vec[123]));

    assign proc_123_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0.fifo_A_PE_9_0_x143_blk_n);
    assign proc_123_data_PIPO_blk[0] = 1'b0;
    assign proc_123_start_FIFO_blk[0] = 1'b0;
    assign proc_123_TLF_FIFO_blk[0] = 1'b0;
    assign proc_123_input_sync_blk[0] = 1'b0;
    assign proc_123_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_123[0] = dl_detect_out ? proc_dep_vld_vec_123_reg[0] : (proc_123_data_FIFO_blk[0] | proc_123_data_PIPO_blk[0] | proc_123_start_FIFO_blk[0] | proc_123_TLF_FIFO_blk[0] | proc_123_input_sync_blk[0] | proc_123_output_sync_blk[0]);
    assign proc_123_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0.fifo_A_PE_9_1_x144_blk_n);
    assign proc_123_data_PIPO_blk[1] = 1'b0;
    assign proc_123_start_FIFO_blk[1] = 1'b0;
    assign proc_123_TLF_FIFO_blk[1] = 1'b0;
    assign proc_123_input_sync_blk[1] = 1'b0;
    assign proc_123_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_123[1] = dl_detect_out ? proc_dep_vld_vec_123_reg[1] : (proc_123_data_FIFO_blk[1] | proc_123_data_PIPO_blk[1] | proc_123_start_FIFO_blk[1] | proc_123_TLF_FIFO_blk[1] | proc_123_input_sync_blk[1] | proc_123_output_sync_blk[1]);
    assign proc_123_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0.fifo_B_PE_9_0_x164_blk_n);
    assign proc_123_data_PIPO_blk[2] = 1'b0;
    assign proc_123_start_FIFO_blk[2] = 1'b0;
    assign proc_123_TLF_FIFO_blk[2] = 1'b0;
    assign proc_123_input_sync_blk[2] = 1'b0;
    assign proc_123_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_123[2] = dl_detect_out ? proc_dep_vld_vec_123_reg[2] : (proc_123_data_FIFO_blk[2] | proc_123_data_PIPO_blk[2] | proc_123_start_FIFO_blk[2] | proc_123_TLF_FIFO_blk[2] | proc_123_input_sync_blk[2] | proc_123_output_sync_blk[2]);
    assign proc_123_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0.fifo_B_PE_10_0_x165_blk_n);
    assign proc_123_data_PIPO_blk[3] = 1'b0;
    assign proc_123_start_FIFO_blk[3] = 1'b0;
    assign proc_123_TLF_FIFO_blk[3] = 1'b0;
    assign proc_123_input_sync_blk[3] = 1'b0;
    assign proc_123_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_123[3] = dl_detect_out ? proc_dep_vld_vec_123_reg[3] : (proc_123_data_FIFO_blk[3] | proc_123_data_PIPO_blk[3] | proc_123_start_FIFO_blk[3] | proc_123_TLF_FIFO_blk[3] | proc_123_input_sync_blk[3] | proc_123_output_sync_blk[3]);
    assign proc_123_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_0_x1_U0.fifo_C_drain_PE_9_0_x192_blk_n);
    assign proc_123_data_PIPO_blk[4] = 1'b0;
    assign proc_123_start_FIFO_blk[4] = 1'b0;
    assign proc_123_TLF_FIFO_blk[4] = 1'b0;
    assign proc_123_input_sync_blk[4] = 1'b0;
    assign proc_123_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_123[4] = dl_detect_out ? proc_dep_vld_vec_123_reg[4] : (proc_123_data_FIFO_blk[4] | proc_123_data_PIPO_blk[4] | proc_123_start_FIFO_blk[4] | proc_123_TLF_FIFO_blk[4] | proc_123_input_sync_blk[4] | proc_123_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_123_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_123_reg <= proc_dep_vld_vec_123;
        end
    end
    assign in_chan_dep_vld_vec_123[0] = dep_chan_vld_98_123;
    assign in_chan_dep_data_vec_123[263 : 0] = dep_chan_data_98_123;
    assign token_in_vec_123[0] = token_98_123;
    assign in_chan_dep_vld_vec_123[1] = dep_chan_vld_121_123;
    assign in_chan_dep_data_vec_123[527 : 264] = dep_chan_data_121_123;
    assign token_in_vec_123[1] = token_121_123;
    assign in_chan_dep_vld_vec_123[2] = dep_chan_vld_124_123;
    assign in_chan_dep_data_vec_123[791 : 528] = dep_chan_data_124_123;
    assign token_in_vec_123[2] = token_124_123;
    assign in_chan_dep_vld_vec_123[3] = dep_chan_vld_125_123;
    assign in_chan_dep_data_vec_123[1055 : 792] = dep_chan_data_125_123;
    assign token_in_vec_123[3] = token_125_123;
    assign in_chan_dep_vld_vec_123[4] = dep_chan_vld_149_123;
    assign in_chan_dep_data_vec_123[1319 : 1056] = dep_chan_data_149_123;
    assign token_in_vec_123[4] = token_149_123;
    assign dep_chan_vld_123_98 = out_chan_dep_vld_vec_123[0];
    assign dep_chan_data_123_98 = out_chan_dep_data_123;
    assign token_123_98 = token_out_vec_123[0];
    assign dep_chan_vld_123_124 = out_chan_dep_vld_vec_123[1];
    assign dep_chan_data_123_124 = out_chan_dep_data_123;
    assign token_123_124 = token_out_vec_123[1];
    assign dep_chan_vld_123_121 = out_chan_dep_vld_vec_123[2];
    assign dep_chan_data_123_121 = out_chan_dep_data_123;
    assign token_123_121 = token_out_vec_123[2];
    assign dep_chan_vld_123_125 = out_chan_dep_vld_vec_123[3];
    assign dep_chan_data_123_125 = out_chan_dep_data_123;
    assign token_123_125 = token_out_vec_123[3];
    assign dep_chan_vld_123_149 = out_chan_dep_vld_vec_123[4];
    assign dep_chan_data_123_149 = out_chan_dep_data_123;
    assign token_123_149 = token_out_vec_123[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 124, 5, 5) top_hls_deadlock_detect_unit_124 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_124),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_124),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_124),
        .token_in_vec(token_in_vec_124),
        .dl_detect_in(dl_detect_out),
        .origin(origin[124]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_124),
        .out_chan_dep_data(out_chan_dep_data_124),
        .token_out_vec(token_out_vec_124),
        .dl_detect_out(dl_in_vec[124]));

    assign proc_124_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0.fifo_A_PE_9_1_x144_blk_n);
    assign proc_124_data_PIPO_blk[0] = 1'b0;
    assign proc_124_start_FIFO_blk[0] = 1'b0;
    assign proc_124_TLF_FIFO_blk[0] = 1'b0;
    assign proc_124_input_sync_blk[0] = 1'b0;
    assign proc_124_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_124[0] = dl_detect_out ? proc_dep_vld_vec_124_reg[0] : (proc_124_data_FIFO_blk[0] | proc_124_data_PIPO_blk[0] | proc_124_start_FIFO_blk[0] | proc_124_TLF_FIFO_blk[0] | proc_124_input_sync_blk[0] | proc_124_output_sync_blk[0]);
    assign proc_124_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0.fifo_A_PE_9_2_x145_blk_n);
    assign proc_124_data_PIPO_blk[1] = 1'b0;
    assign proc_124_start_FIFO_blk[1] = 1'b0;
    assign proc_124_TLF_FIFO_blk[1] = 1'b0;
    assign proc_124_input_sync_blk[1] = 1'b0;
    assign proc_124_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_124[1] = dl_detect_out ? proc_dep_vld_vec_124_reg[1] : (proc_124_data_FIFO_blk[1] | proc_124_data_PIPO_blk[1] | proc_124_start_FIFO_blk[1] | proc_124_TLF_FIFO_blk[1] | proc_124_input_sync_blk[1] | proc_124_output_sync_blk[1]);
    assign proc_124_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0.fifo_B_PE_9_1_x178_blk_n);
    assign proc_124_data_PIPO_blk[2] = 1'b0;
    assign proc_124_start_FIFO_blk[2] = 1'b0;
    assign proc_124_TLF_FIFO_blk[2] = 1'b0;
    assign proc_124_input_sync_blk[2] = 1'b0;
    assign proc_124_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_124[2] = dl_detect_out ? proc_dep_vld_vec_124_reg[2] : (proc_124_data_FIFO_blk[2] | proc_124_data_PIPO_blk[2] | proc_124_start_FIFO_blk[2] | proc_124_TLF_FIFO_blk[2] | proc_124_input_sync_blk[2] | proc_124_output_sync_blk[2]);
    assign proc_124_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0.fifo_B_PE_10_1_x179_blk_n);
    assign proc_124_data_PIPO_blk[3] = 1'b0;
    assign proc_124_start_FIFO_blk[3] = 1'b0;
    assign proc_124_TLF_FIFO_blk[3] = 1'b0;
    assign proc_124_input_sync_blk[3] = 1'b0;
    assign proc_124_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_124[3] = dl_detect_out ? proc_dep_vld_vec_124_reg[3] : (proc_124_data_FIFO_blk[3] | proc_124_data_PIPO_blk[3] | proc_124_start_FIFO_blk[3] | proc_124_TLF_FIFO_blk[3] | proc_124_input_sync_blk[3] | proc_124_output_sync_blk[3]);
    assign proc_124_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_9_1_x1_U0.fifo_C_drain_PE_9_1_x1105_blk_n);
    assign proc_124_data_PIPO_blk[4] = 1'b0;
    assign proc_124_start_FIFO_blk[4] = 1'b0;
    assign proc_124_TLF_FIFO_blk[4] = 1'b0;
    assign proc_124_input_sync_blk[4] = 1'b0;
    assign proc_124_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_124[4] = dl_detect_out ? proc_dep_vld_vec_124_reg[4] : (proc_124_data_FIFO_blk[4] | proc_124_data_PIPO_blk[4] | proc_124_start_FIFO_blk[4] | proc_124_TLF_FIFO_blk[4] | proc_124_input_sync_blk[4] | proc_124_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_124_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_124_reg <= proc_dep_vld_vec_124;
        end
    end
    assign in_chan_dep_vld_vec_124[0] = dep_chan_vld_122_124;
    assign in_chan_dep_data_vec_124[263 : 0] = dep_chan_data_122_124;
    assign token_in_vec_124[0] = token_122_124;
    assign in_chan_dep_vld_vec_124[1] = dep_chan_vld_123_124;
    assign in_chan_dep_data_vec_124[527 : 264] = dep_chan_data_123_124;
    assign token_in_vec_124[1] = token_123_124;
    assign in_chan_dep_vld_vec_124[2] = dep_chan_vld_126_124;
    assign in_chan_dep_data_vec_124[791 : 528] = dep_chan_data_126_124;
    assign token_in_vec_124[2] = token_126_124;
    assign in_chan_dep_vld_vec_124[3] = dep_chan_vld_140_124;
    assign in_chan_dep_data_vec_124[1055 : 792] = dep_chan_data_140_124;
    assign token_in_vec_124[3] = token_140_124;
    assign in_chan_dep_vld_vec_124[4] = dep_chan_vld_162_124;
    assign in_chan_dep_data_vec_124[1319 : 1056] = dep_chan_data_162_124;
    assign token_in_vec_124[4] = token_162_124;
    assign dep_chan_vld_124_123 = out_chan_dep_vld_vec_124[0];
    assign dep_chan_data_124_123 = out_chan_dep_data_124;
    assign token_124_123 = token_out_vec_124[0];
    assign dep_chan_vld_124_140 = out_chan_dep_vld_vec_124[1];
    assign dep_chan_data_124_140 = out_chan_dep_data_124;
    assign token_124_140 = token_out_vec_124[1];
    assign dep_chan_vld_124_122 = out_chan_dep_vld_vec_124[2];
    assign dep_chan_data_124_122 = out_chan_dep_data_124;
    assign token_124_122 = token_out_vec_124[2];
    assign dep_chan_vld_124_126 = out_chan_dep_vld_vec_124[3];
    assign dep_chan_data_124_126 = out_chan_dep_data_124;
    assign token_124_126 = token_out_vec_124[3];
    assign dep_chan_vld_124_162 = out_chan_dep_vld_vec_124[4];
    assign dep_chan_data_124_162 = out_chan_dep_data_124;
    assign token_124_162 = token_out_vec_124[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 125, 5, 5) top_hls_deadlock_detect_unit_125 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_125),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_125),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_125),
        .token_in_vec(token_in_vec_125),
        .dl_detect_in(dl_detect_out),
        .origin(origin[125]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_125),
        .out_chan_dep_data(out_chan_dep_data_125),
        .token_out_vec(token_out_vec_125),
        .dl_detect_out(dl_in_vec[125]));

    assign proc_125_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0.fifo_A_PE_10_0_x146_blk_n);
    assign proc_125_data_PIPO_blk[0] = 1'b0;
    assign proc_125_start_FIFO_blk[0] = 1'b0;
    assign proc_125_TLF_FIFO_blk[0] = 1'b0;
    assign proc_125_input_sync_blk[0] = 1'b0;
    assign proc_125_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_125[0] = dl_detect_out ? proc_dep_vld_vec_125_reg[0] : (proc_125_data_FIFO_blk[0] | proc_125_data_PIPO_blk[0] | proc_125_start_FIFO_blk[0] | proc_125_TLF_FIFO_blk[0] | proc_125_input_sync_blk[0] | proc_125_output_sync_blk[0]);
    assign proc_125_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0.fifo_A_PE_10_1_x147_blk_n);
    assign proc_125_data_PIPO_blk[1] = 1'b0;
    assign proc_125_start_FIFO_blk[1] = 1'b0;
    assign proc_125_TLF_FIFO_blk[1] = 1'b0;
    assign proc_125_input_sync_blk[1] = 1'b0;
    assign proc_125_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_125[1] = dl_detect_out ? proc_dep_vld_vec_125_reg[1] : (proc_125_data_FIFO_blk[1] | proc_125_data_PIPO_blk[1] | proc_125_start_FIFO_blk[1] | proc_125_TLF_FIFO_blk[1] | proc_125_input_sync_blk[1] | proc_125_output_sync_blk[1]);
    assign proc_125_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0.fifo_B_PE_10_0_x165_blk_n);
    assign proc_125_data_PIPO_blk[2] = 1'b0;
    assign proc_125_start_FIFO_blk[2] = 1'b0;
    assign proc_125_TLF_FIFO_blk[2] = 1'b0;
    assign proc_125_input_sync_blk[2] = 1'b0;
    assign proc_125_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_125[2] = dl_detect_out ? proc_dep_vld_vec_125_reg[2] : (proc_125_data_FIFO_blk[2] | proc_125_data_PIPO_blk[2] | proc_125_start_FIFO_blk[2] | proc_125_TLF_FIFO_blk[2] | proc_125_input_sync_blk[2] | proc_125_output_sync_blk[2]);
    assign proc_125_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0.fifo_B_PE_11_0_x166_blk_n);
    assign proc_125_data_PIPO_blk[3] = 1'b0;
    assign proc_125_start_FIFO_blk[3] = 1'b0;
    assign proc_125_TLF_FIFO_blk[3] = 1'b0;
    assign proc_125_input_sync_blk[3] = 1'b0;
    assign proc_125_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_125[3] = dl_detect_out ? proc_dep_vld_vec_125_reg[3] : (proc_125_data_FIFO_blk[3] | proc_125_data_PIPO_blk[3] | proc_125_start_FIFO_blk[3] | proc_125_TLF_FIFO_blk[3] | proc_125_input_sync_blk[3] | proc_125_output_sync_blk[3]);
    assign proc_125_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_0_x1_U0.fifo_C_drain_PE_10_0_x193_blk_n);
    assign proc_125_data_PIPO_blk[4] = 1'b0;
    assign proc_125_start_FIFO_blk[4] = 1'b0;
    assign proc_125_TLF_FIFO_blk[4] = 1'b0;
    assign proc_125_input_sync_blk[4] = 1'b0;
    assign proc_125_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_125[4] = dl_detect_out ? proc_dep_vld_vec_125_reg[4] : (proc_125_data_FIFO_blk[4] | proc_125_data_PIPO_blk[4] | proc_125_start_FIFO_blk[4] | proc_125_TLF_FIFO_blk[4] | proc_125_input_sync_blk[4] | proc_125_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_125_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_125_reg <= proc_dep_vld_vec_125;
        end
    end
    assign in_chan_dep_vld_vec_125[0] = dep_chan_vld_99_125;
    assign in_chan_dep_data_vec_125[263 : 0] = dep_chan_data_99_125;
    assign token_in_vec_125[0] = token_99_125;
    assign in_chan_dep_vld_vec_125[1] = dep_chan_vld_123_125;
    assign in_chan_dep_data_vec_125[527 : 264] = dep_chan_data_123_125;
    assign token_in_vec_125[1] = token_123_125;
    assign in_chan_dep_vld_vec_125[2] = dep_chan_vld_126_125;
    assign in_chan_dep_data_vec_125[791 : 528] = dep_chan_data_126_125;
    assign token_in_vec_125[2] = token_126_125;
    assign in_chan_dep_vld_vec_125[3] = dep_chan_vld_127_125;
    assign in_chan_dep_data_vec_125[1055 : 792] = dep_chan_data_127_125;
    assign token_in_vec_125[3] = token_127_125;
    assign in_chan_dep_vld_vec_125[4] = dep_chan_vld_148_125;
    assign in_chan_dep_data_vec_125[1319 : 1056] = dep_chan_data_148_125;
    assign token_in_vec_125[4] = token_148_125;
    assign dep_chan_vld_125_99 = out_chan_dep_vld_vec_125[0];
    assign dep_chan_data_125_99 = out_chan_dep_data_125;
    assign token_125_99 = token_out_vec_125[0];
    assign dep_chan_vld_125_126 = out_chan_dep_vld_vec_125[1];
    assign dep_chan_data_125_126 = out_chan_dep_data_125;
    assign token_125_126 = token_out_vec_125[1];
    assign dep_chan_vld_125_123 = out_chan_dep_vld_vec_125[2];
    assign dep_chan_data_125_123 = out_chan_dep_data_125;
    assign token_125_123 = token_out_vec_125[2];
    assign dep_chan_vld_125_127 = out_chan_dep_vld_vec_125[3];
    assign dep_chan_data_125_127 = out_chan_dep_data_125;
    assign token_125_127 = token_out_vec_125[3];
    assign dep_chan_vld_125_148 = out_chan_dep_vld_vec_125[4];
    assign dep_chan_data_125_148 = out_chan_dep_data_125;
    assign token_125_148 = token_out_vec_125[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 126, 5, 5) top_hls_deadlock_detect_unit_126 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_126),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_126),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_126),
        .token_in_vec(token_in_vec_126),
        .dl_detect_in(dl_detect_out),
        .origin(origin[126]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_126),
        .out_chan_dep_data(out_chan_dep_data_126),
        .token_out_vec(token_out_vec_126),
        .dl_detect_out(dl_in_vec[126]));

    assign proc_126_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0.fifo_A_PE_10_1_x147_blk_n);
    assign proc_126_data_PIPO_blk[0] = 1'b0;
    assign proc_126_start_FIFO_blk[0] = 1'b0;
    assign proc_126_TLF_FIFO_blk[0] = 1'b0;
    assign proc_126_input_sync_blk[0] = 1'b0;
    assign proc_126_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_126[0] = dl_detect_out ? proc_dep_vld_vec_126_reg[0] : (proc_126_data_FIFO_blk[0] | proc_126_data_PIPO_blk[0] | proc_126_start_FIFO_blk[0] | proc_126_TLF_FIFO_blk[0] | proc_126_input_sync_blk[0] | proc_126_output_sync_blk[0]);
    assign proc_126_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0.fifo_A_PE_10_2_x148_blk_n);
    assign proc_126_data_PIPO_blk[1] = 1'b0;
    assign proc_126_start_FIFO_blk[1] = 1'b0;
    assign proc_126_TLF_FIFO_blk[1] = 1'b0;
    assign proc_126_input_sync_blk[1] = 1'b0;
    assign proc_126_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_126[1] = dl_detect_out ? proc_dep_vld_vec_126_reg[1] : (proc_126_data_FIFO_blk[1] | proc_126_data_PIPO_blk[1] | proc_126_start_FIFO_blk[1] | proc_126_TLF_FIFO_blk[1] | proc_126_input_sync_blk[1] | proc_126_output_sync_blk[1]);
    assign proc_126_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0.fifo_B_PE_10_1_x179_blk_n);
    assign proc_126_data_PIPO_blk[2] = 1'b0;
    assign proc_126_start_FIFO_blk[2] = 1'b0;
    assign proc_126_TLF_FIFO_blk[2] = 1'b0;
    assign proc_126_input_sync_blk[2] = 1'b0;
    assign proc_126_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_126[2] = dl_detect_out ? proc_dep_vld_vec_126_reg[2] : (proc_126_data_FIFO_blk[2] | proc_126_data_PIPO_blk[2] | proc_126_start_FIFO_blk[2] | proc_126_TLF_FIFO_blk[2] | proc_126_input_sync_blk[2] | proc_126_output_sync_blk[2]);
    assign proc_126_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0.fifo_B_PE_11_1_x180_blk_n);
    assign proc_126_data_PIPO_blk[3] = 1'b0;
    assign proc_126_start_FIFO_blk[3] = 1'b0;
    assign proc_126_TLF_FIFO_blk[3] = 1'b0;
    assign proc_126_input_sync_blk[3] = 1'b0;
    assign proc_126_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_126[3] = dl_detect_out ? proc_dep_vld_vec_126_reg[3] : (proc_126_data_FIFO_blk[3] | proc_126_data_PIPO_blk[3] | proc_126_start_FIFO_blk[3] | proc_126_TLF_FIFO_blk[3] | proc_126_input_sync_blk[3] | proc_126_output_sync_blk[3]);
    assign proc_126_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_10_1_x1_U0.fifo_C_drain_PE_10_1_x1106_blk_n);
    assign proc_126_data_PIPO_blk[4] = 1'b0;
    assign proc_126_start_FIFO_blk[4] = 1'b0;
    assign proc_126_TLF_FIFO_blk[4] = 1'b0;
    assign proc_126_input_sync_blk[4] = 1'b0;
    assign proc_126_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_126[4] = dl_detect_out ? proc_dep_vld_vec_126_reg[4] : (proc_126_data_FIFO_blk[4] | proc_126_data_PIPO_blk[4] | proc_126_start_FIFO_blk[4] | proc_126_TLF_FIFO_blk[4] | proc_126_input_sync_blk[4] | proc_126_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_126_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_126_reg <= proc_dep_vld_vec_126;
        end
    end
    assign in_chan_dep_vld_vec_126[0] = dep_chan_vld_124_126;
    assign in_chan_dep_data_vec_126[263 : 0] = dep_chan_data_124_126;
    assign token_in_vec_126[0] = token_124_126;
    assign in_chan_dep_vld_vec_126[1] = dep_chan_vld_125_126;
    assign in_chan_dep_data_vec_126[527 : 264] = dep_chan_data_125_126;
    assign token_in_vec_126[1] = token_125_126;
    assign in_chan_dep_vld_vec_126[2] = dep_chan_vld_128_126;
    assign in_chan_dep_data_vec_126[791 : 528] = dep_chan_data_128_126;
    assign token_in_vec_126[2] = token_128_126;
    assign in_chan_dep_vld_vec_126[3] = dep_chan_vld_141_126;
    assign in_chan_dep_data_vec_126[1055 : 792] = dep_chan_data_141_126;
    assign token_in_vec_126[3] = token_141_126;
    assign in_chan_dep_vld_vec_126[4] = dep_chan_vld_161_126;
    assign in_chan_dep_data_vec_126[1319 : 1056] = dep_chan_data_161_126;
    assign token_in_vec_126[4] = token_161_126;
    assign dep_chan_vld_126_125 = out_chan_dep_vld_vec_126[0];
    assign dep_chan_data_126_125 = out_chan_dep_data_126;
    assign token_126_125 = token_out_vec_126[0];
    assign dep_chan_vld_126_141 = out_chan_dep_vld_vec_126[1];
    assign dep_chan_data_126_141 = out_chan_dep_data_126;
    assign token_126_141 = token_out_vec_126[1];
    assign dep_chan_vld_126_124 = out_chan_dep_vld_vec_126[2];
    assign dep_chan_data_126_124 = out_chan_dep_data_126;
    assign token_126_124 = token_out_vec_126[2];
    assign dep_chan_vld_126_128 = out_chan_dep_vld_vec_126[3];
    assign dep_chan_data_126_128 = out_chan_dep_data_126;
    assign token_126_128 = token_out_vec_126[3];
    assign dep_chan_vld_126_161 = out_chan_dep_vld_vec_126[4];
    assign dep_chan_data_126_161 = out_chan_dep_data_126;
    assign token_126_161 = token_out_vec_126[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 127, 5, 5) top_hls_deadlock_detect_unit_127 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_127),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_127),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_127),
        .token_in_vec(token_in_vec_127),
        .dl_detect_in(dl_detect_out),
        .origin(origin[127]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_127),
        .out_chan_dep_data(out_chan_dep_data_127),
        .token_out_vec(token_out_vec_127),
        .dl_detect_out(dl_in_vec[127]));

    assign proc_127_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0.fifo_A_PE_11_0_x149_blk_n);
    assign proc_127_data_PIPO_blk[0] = 1'b0;
    assign proc_127_start_FIFO_blk[0] = 1'b0;
    assign proc_127_TLF_FIFO_blk[0] = 1'b0;
    assign proc_127_input_sync_blk[0] = 1'b0;
    assign proc_127_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_127[0] = dl_detect_out ? proc_dep_vld_vec_127_reg[0] : (proc_127_data_FIFO_blk[0] | proc_127_data_PIPO_blk[0] | proc_127_start_FIFO_blk[0] | proc_127_TLF_FIFO_blk[0] | proc_127_input_sync_blk[0] | proc_127_output_sync_blk[0]);
    assign proc_127_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0.fifo_A_PE_11_1_x150_blk_n);
    assign proc_127_data_PIPO_blk[1] = 1'b0;
    assign proc_127_start_FIFO_blk[1] = 1'b0;
    assign proc_127_TLF_FIFO_blk[1] = 1'b0;
    assign proc_127_input_sync_blk[1] = 1'b0;
    assign proc_127_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_127[1] = dl_detect_out ? proc_dep_vld_vec_127_reg[1] : (proc_127_data_FIFO_blk[1] | proc_127_data_PIPO_blk[1] | proc_127_start_FIFO_blk[1] | proc_127_TLF_FIFO_blk[1] | proc_127_input_sync_blk[1] | proc_127_output_sync_blk[1]);
    assign proc_127_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0.fifo_B_PE_11_0_x166_blk_n);
    assign proc_127_data_PIPO_blk[2] = 1'b0;
    assign proc_127_start_FIFO_blk[2] = 1'b0;
    assign proc_127_TLF_FIFO_blk[2] = 1'b0;
    assign proc_127_input_sync_blk[2] = 1'b0;
    assign proc_127_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_127[2] = dl_detect_out ? proc_dep_vld_vec_127_reg[2] : (proc_127_data_FIFO_blk[2] | proc_127_data_PIPO_blk[2] | proc_127_start_FIFO_blk[2] | proc_127_TLF_FIFO_blk[2] | proc_127_input_sync_blk[2] | proc_127_output_sync_blk[2]);
    assign proc_127_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0.fifo_B_PE_12_0_x167_blk_n);
    assign proc_127_data_PIPO_blk[3] = 1'b0;
    assign proc_127_start_FIFO_blk[3] = 1'b0;
    assign proc_127_TLF_FIFO_blk[3] = 1'b0;
    assign proc_127_input_sync_blk[3] = 1'b0;
    assign proc_127_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_127[3] = dl_detect_out ? proc_dep_vld_vec_127_reg[3] : (proc_127_data_FIFO_blk[3] | proc_127_data_PIPO_blk[3] | proc_127_start_FIFO_blk[3] | proc_127_TLF_FIFO_blk[3] | proc_127_input_sync_blk[3] | proc_127_output_sync_blk[3]);
    assign proc_127_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_0_x1_U0.fifo_C_drain_PE_11_0_x194_blk_n);
    assign proc_127_data_PIPO_blk[4] = 1'b0;
    assign proc_127_start_FIFO_blk[4] = 1'b0;
    assign proc_127_TLF_FIFO_blk[4] = 1'b0;
    assign proc_127_input_sync_blk[4] = 1'b0;
    assign proc_127_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_127[4] = dl_detect_out ? proc_dep_vld_vec_127_reg[4] : (proc_127_data_FIFO_blk[4] | proc_127_data_PIPO_blk[4] | proc_127_start_FIFO_blk[4] | proc_127_TLF_FIFO_blk[4] | proc_127_input_sync_blk[4] | proc_127_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_127_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_127_reg <= proc_dep_vld_vec_127;
        end
    end
    assign in_chan_dep_vld_vec_127[0] = dep_chan_vld_100_127;
    assign in_chan_dep_data_vec_127[263 : 0] = dep_chan_data_100_127;
    assign token_in_vec_127[0] = token_100_127;
    assign in_chan_dep_vld_vec_127[1] = dep_chan_vld_125_127;
    assign in_chan_dep_data_vec_127[527 : 264] = dep_chan_data_125_127;
    assign token_in_vec_127[1] = token_125_127;
    assign in_chan_dep_vld_vec_127[2] = dep_chan_vld_128_127;
    assign in_chan_dep_data_vec_127[791 : 528] = dep_chan_data_128_127;
    assign token_in_vec_127[2] = token_128_127;
    assign in_chan_dep_vld_vec_127[3] = dep_chan_vld_129_127;
    assign in_chan_dep_data_vec_127[1055 : 792] = dep_chan_data_129_127;
    assign token_in_vec_127[3] = token_129_127;
    assign in_chan_dep_vld_vec_127[4] = dep_chan_vld_147_127;
    assign in_chan_dep_data_vec_127[1319 : 1056] = dep_chan_data_147_127;
    assign token_in_vec_127[4] = token_147_127;
    assign dep_chan_vld_127_100 = out_chan_dep_vld_vec_127[0];
    assign dep_chan_data_127_100 = out_chan_dep_data_127;
    assign token_127_100 = token_out_vec_127[0];
    assign dep_chan_vld_127_128 = out_chan_dep_vld_vec_127[1];
    assign dep_chan_data_127_128 = out_chan_dep_data_127;
    assign token_127_128 = token_out_vec_127[1];
    assign dep_chan_vld_127_125 = out_chan_dep_vld_vec_127[2];
    assign dep_chan_data_127_125 = out_chan_dep_data_127;
    assign token_127_125 = token_out_vec_127[2];
    assign dep_chan_vld_127_129 = out_chan_dep_vld_vec_127[3];
    assign dep_chan_data_127_129 = out_chan_dep_data_127;
    assign token_127_129 = token_out_vec_127[3];
    assign dep_chan_vld_127_147 = out_chan_dep_vld_vec_127[4];
    assign dep_chan_data_127_147 = out_chan_dep_data_127;
    assign token_127_147 = token_out_vec_127[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 128, 5, 5) top_hls_deadlock_detect_unit_128 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_128),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_128),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_128),
        .token_in_vec(token_in_vec_128),
        .dl_detect_in(dl_detect_out),
        .origin(origin[128]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_128),
        .out_chan_dep_data(out_chan_dep_data_128),
        .token_out_vec(token_out_vec_128),
        .dl_detect_out(dl_in_vec[128]));

    assign proc_128_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0.fifo_A_PE_11_1_x150_blk_n);
    assign proc_128_data_PIPO_blk[0] = 1'b0;
    assign proc_128_start_FIFO_blk[0] = 1'b0;
    assign proc_128_TLF_FIFO_blk[0] = 1'b0;
    assign proc_128_input_sync_blk[0] = 1'b0;
    assign proc_128_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_128[0] = dl_detect_out ? proc_dep_vld_vec_128_reg[0] : (proc_128_data_FIFO_blk[0] | proc_128_data_PIPO_blk[0] | proc_128_start_FIFO_blk[0] | proc_128_TLF_FIFO_blk[0] | proc_128_input_sync_blk[0] | proc_128_output_sync_blk[0]);
    assign proc_128_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0.fifo_A_PE_11_2_x151_blk_n);
    assign proc_128_data_PIPO_blk[1] = 1'b0;
    assign proc_128_start_FIFO_blk[1] = 1'b0;
    assign proc_128_TLF_FIFO_blk[1] = 1'b0;
    assign proc_128_input_sync_blk[1] = 1'b0;
    assign proc_128_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_128[1] = dl_detect_out ? proc_dep_vld_vec_128_reg[1] : (proc_128_data_FIFO_blk[1] | proc_128_data_PIPO_blk[1] | proc_128_start_FIFO_blk[1] | proc_128_TLF_FIFO_blk[1] | proc_128_input_sync_blk[1] | proc_128_output_sync_blk[1]);
    assign proc_128_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0.fifo_B_PE_11_1_x180_blk_n);
    assign proc_128_data_PIPO_blk[2] = 1'b0;
    assign proc_128_start_FIFO_blk[2] = 1'b0;
    assign proc_128_TLF_FIFO_blk[2] = 1'b0;
    assign proc_128_input_sync_blk[2] = 1'b0;
    assign proc_128_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_128[2] = dl_detect_out ? proc_dep_vld_vec_128_reg[2] : (proc_128_data_FIFO_blk[2] | proc_128_data_PIPO_blk[2] | proc_128_start_FIFO_blk[2] | proc_128_TLF_FIFO_blk[2] | proc_128_input_sync_blk[2] | proc_128_output_sync_blk[2]);
    assign proc_128_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0.fifo_B_PE_12_1_x181_blk_n);
    assign proc_128_data_PIPO_blk[3] = 1'b0;
    assign proc_128_start_FIFO_blk[3] = 1'b0;
    assign proc_128_TLF_FIFO_blk[3] = 1'b0;
    assign proc_128_input_sync_blk[3] = 1'b0;
    assign proc_128_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_128[3] = dl_detect_out ? proc_dep_vld_vec_128_reg[3] : (proc_128_data_FIFO_blk[3] | proc_128_data_PIPO_blk[3] | proc_128_start_FIFO_blk[3] | proc_128_TLF_FIFO_blk[3] | proc_128_input_sync_blk[3] | proc_128_output_sync_blk[3]);
    assign proc_128_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_11_1_x1_U0.fifo_C_drain_PE_11_1_x1107_blk_n);
    assign proc_128_data_PIPO_blk[4] = 1'b0;
    assign proc_128_start_FIFO_blk[4] = 1'b0;
    assign proc_128_TLF_FIFO_blk[4] = 1'b0;
    assign proc_128_input_sync_blk[4] = 1'b0;
    assign proc_128_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_128[4] = dl_detect_out ? proc_dep_vld_vec_128_reg[4] : (proc_128_data_FIFO_blk[4] | proc_128_data_PIPO_blk[4] | proc_128_start_FIFO_blk[4] | proc_128_TLF_FIFO_blk[4] | proc_128_input_sync_blk[4] | proc_128_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_128_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_128_reg <= proc_dep_vld_vec_128;
        end
    end
    assign in_chan_dep_vld_vec_128[0] = dep_chan_vld_126_128;
    assign in_chan_dep_data_vec_128[263 : 0] = dep_chan_data_126_128;
    assign token_in_vec_128[0] = token_126_128;
    assign in_chan_dep_vld_vec_128[1] = dep_chan_vld_127_128;
    assign in_chan_dep_data_vec_128[527 : 264] = dep_chan_data_127_128;
    assign token_in_vec_128[1] = token_127_128;
    assign in_chan_dep_vld_vec_128[2] = dep_chan_vld_130_128;
    assign in_chan_dep_data_vec_128[791 : 528] = dep_chan_data_130_128;
    assign token_in_vec_128[2] = token_130_128;
    assign in_chan_dep_vld_vec_128[3] = dep_chan_vld_142_128;
    assign in_chan_dep_data_vec_128[1055 : 792] = dep_chan_data_142_128;
    assign token_in_vec_128[3] = token_142_128;
    assign in_chan_dep_vld_vec_128[4] = dep_chan_vld_160_128;
    assign in_chan_dep_data_vec_128[1319 : 1056] = dep_chan_data_160_128;
    assign token_in_vec_128[4] = token_160_128;
    assign dep_chan_vld_128_127 = out_chan_dep_vld_vec_128[0];
    assign dep_chan_data_128_127 = out_chan_dep_data_128;
    assign token_128_127 = token_out_vec_128[0];
    assign dep_chan_vld_128_142 = out_chan_dep_vld_vec_128[1];
    assign dep_chan_data_128_142 = out_chan_dep_data_128;
    assign token_128_142 = token_out_vec_128[1];
    assign dep_chan_vld_128_126 = out_chan_dep_vld_vec_128[2];
    assign dep_chan_data_128_126 = out_chan_dep_data_128;
    assign token_128_126 = token_out_vec_128[2];
    assign dep_chan_vld_128_130 = out_chan_dep_vld_vec_128[3];
    assign dep_chan_data_128_130 = out_chan_dep_data_128;
    assign token_128_130 = token_out_vec_128[3];
    assign dep_chan_vld_128_160 = out_chan_dep_vld_vec_128[4];
    assign dep_chan_data_128_160 = out_chan_dep_data_128;
    assign token_128_160 = token_out_vec_128[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 129, 5, 5) top_hls_deadlock_detect_unit_129 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_129),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_129),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_129),
        .token_in_vec(token_in_vec_129),
        .dl_detect_in(dl_detect_out),
        .origin(origin[129]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_129),
        .out_chan_dep_data(out_chan_dep_data_129),
        .token_out_vec(token_out_vec_129),
        .dl_detect_out(dl_in_vec[129]));

    assign proc_129_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0.fifo_A_PE_12_0_x152_blk_n);
    assign proc_129_data_PIPO_blk[0] = 1'b0;
    assign proc_129_start_FIFO_blk[0] = 1'b0;
    assign proc_129_TLF_FIFO_blk[0] = 1'b0;
    assign proc_129_input_sync_blk[0] = 1'b0;
    assign proc_129_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_129[0] = dl_detect_out ? proc_dep_vld_vec_129_reg[0] : (proc_129_data_FIFO_blk[0] | proc_129_data_PIPO_blk[0] | proc_129_start_FIFO_blk[0] | proc_129_TLF_FIFO_blk[0] | proc_129_input_sync_blk[0] | proc_129_output_sync_blk[0]);
    assign proc_129_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0.fifo_A_PE_12_1_x153_blk_n);
    assign proc_129_data_PIPO_blk[1] = 1'b0;
    assign proc_129_start_FIFO_blk[1] = 1'b0;
    assign proc_129_TLF_FIFO_blk[1] = 1'b0;
    assign proc_129_input_sync_blk[1] = 1'b0;
    assign proc_129_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_129[1] = dl_detect_out ? proc_dep_vld_vec_129_reg[1] : (proc_129_data_FIFO_blk[1] | proc_129_data_PIPO_blk[1] | proc_129_start_FIFO_blk[1] | proc_129_TLF_FIFO_blk[1] | proc_129_input_sync_blk[1] | proc_129_output_sync_blk[1]);
    assign proc_129_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0.fifo_B_PE_12_0_x167_blk_n);
    assign proc_129_data_PIPO_blk[2] = 1'b0;
    assign proc_129_start_FIFO_blk[2] = 1'b0;
    assign proc_129_TLF_FIFO_blk[2] = 1'b0;
    assign proc_129_input_sync_blk[2] = 1'b0;
    assign proc_129_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_129[2] = dl_detect_out ? proc_dep_vld_vec_129_reg[2] : (proc_129_data_FIFO_blk[2] | proc_129_data_PIPO_blk[2] | proc_129_start_FIFO_blk[2] | proc_129_TLF_FIFO_blk[2] | proc_129_input_sync_blk[2] | proc_129_output_sync_blk[2]);
    assign proc_129_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0.fifo_B_PE_13_0_x168_blk_n);
    assign proc_129_data_PIPO_blk[3] = 1'b0;
    assign proc_129_start_FIFO_blk[3] = 1'b0;
    assign proc_129_TLF_FIFO_blk[3] = 1'b0;
    assign proc_129_input_sync_blk[3] = 1'b0;
    assign proc_129_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_129[3] = dl_detect_out ? proc_dep_vld_vec_129_reg[3] : (proc_129_data_FIFO_blk[3] | proc_129_data_PIPO_blk[3] | proc_129_start_FIFO_blk[3] | proc_129_TLF_FIFO_blk[3] | proc_129_input_sync_blk[3] | proc_129_output_sync_blk[3]);
    assign proc_129_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_0_x1_U0.fifo_C_drain_PE_12_0_x195_blk_n);
    assign proc_129_data_PIPO_blk[4] = 1'b0;
    assign proc_129_start_FIFO_blk[4] = 1'b0;
    assign proc_129_TLF_FIFO_blk[4] = 1'b0;
    assign proc_129_input_sync_blk[4] = 1'b0;
    assign proc_129_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_129[4] = dl_detect_out ? proc_dep_vld_vec_129_reg[4] : (proc_129_data_FIFO_blk[4] | proc_129_data_PIPO_blk[4] | proc_129_start_FIFO_blk[4] | proc_129_TLF_FIFO_blk[4] | proc_129_input_sync_blk[4] | proc_129_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_129_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_129_reg <= proc_dep_vld_vec_129;
        end
    end
    assign in_chan_dep_vld_vec_129[0] = dep_chan_vld_101_129;
    assign in_chan_dep_data_vec_129[263 : 0] = dep_chan_data_101_129;
    assign token_in_vec_129[0] = token_101_129;
    assign in_chan_dep_vld_vec_129[1] = dep_chan_vld_127_129;
    assign in_chan_dep_data_vec_129[527 : 264] = dep_chan_data_127_129;
    assign token_in_vec_129[1] = token_127_129;
    assign in_chan_dep_vld_vec_129[2] = dep_chan_vld_130_129;
    assign in_chan_dep_data_vec_129[791 : 528] = dep_chan_data_130_129;
    assign token_in_vec_129[2] = token_130_129;
    assign in_chan_dep_vld_vec_129[3] = dep_chan_vld_144_129;
    assign in_chan_dep_data_vec_129[1055 : 792] = dep_chan_data_144_129;
    assign token_in_vec_129[3] = token_144_129;
    assign in_chan_dep_vld_vec_129[4] = dep_chan_vld_146_129;
    assign in_chan_dep_data_vec_129[1319 : 1056] = dep_chan_data_146_129;
    assign token_in_vec_129[4] = token_146_129;
    assign dep_chan_vld_129_101 = out_chan_dep_vld_vec_129[0];
    assign dep_chan_data_129_101 = out_chan_dep_data_129;
    assign token_129_101 = token_out_vec_129[0];
    assign dep_chan_vld_129_130 = out_chan_dep_vld_vec_129[1];
    assign dep_chan_data_129_130 = out_chan_dep_data_129;
    assign token_129_130 = token_out_vec_129[1];
    assign dep_chan_vld_129_127 = out_chan_dep_vld_vec_129[2];
    assign dep_chan_data_129_127 = out_chan_dep_data_129;
    assign token_129_127 = token_out_vec_129[2];
    assign dep_chan_vld_129_144 = out_chan_dep_vld_vec_129[3];
    assign dep_chan_data_129_144 = out_chan_dep_data_129;
    assign token_129_144 = token_out_vec_129[3];
    assign dep_chan_vld_129_146 = out_chan_dep_vld_vec_129[4];
    assign dep_chan_data_129_146 = out_chan_dep_data_129;
    assign token_129_146 = token_out_vec_129[4];

    // Process: grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 130, 5, 5) top_hls_deadlock_detect_unit_130 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_130),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_130),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_130),
        .token_in_vec(token_in_vec_130),
        .dl_detect_in(dl_detect_out),
        .origin(origin[130]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_130),
        .out_chan_dep_data(out_chan_dep_data_130),
        .token_out_vec(token_out_vec_130),
        .dl_detect_out(dl_in_vec[130]));

    assign proc_130_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0.fifo_A_PE_12_1_x153_blk_n);
    assign proc_130_data_PIPO_blk[0] = 1'b0;
    assign proc_130_start_FIFO_blk[0] = 1'b0;
    assign proc_130_TLF_FIFO_blk[0] = 1'b0;
    assign proc_130_input_sync_blk[0] = 1'b0;
    assign proc_130_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_130[0] = dl_detect_out ? proc_dep_vld_vec_130_reg[0] : (proc_130_data_FIFO_blk[0] | proc_130_data_PIPO_blk[0] | proc_130_start_FIFO_blk[0] | proc_130_TLF_FIFO_blk[0] | proc_130_input_sync_blk[0] | proc_130_output_sync_blk[0]);
    assign proc_130_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0.fifo_A_PE_12_2_x154_blk_n);
    assign proc_130_data_PIPO_blk[1] = 1'b0;
    assign proc_130_start_FIFO_blk[1] = 1'b0;
    assign proc_130_TLF_FIFO_blk[1] = 1'b0;
    assign proc_130_input_sync_blk[1] = 1'b0;
    assign proc_130_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_130[1] = dl_detect_out ? proc_dep_vld_vec_130_reg[1] : (proc_130_data_FIFO_blk[1] | proc_130_data_PIPO_blk[1] | proc_130_start_FIFO_blk[1] | proc_130_TLF_FIFO_blk[1] | proc_130_input_sync_blk[1] | proc_130_output_sync_blk[1]);
    assign proc_130_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0.fifo_B_PE_12_1_x181_blk_n);
    assign proc_130_data_PIPO_blk[2] = 1'b0;
    assign proc_130_start_FIFO_blk[2] = 1'b0;
    assign proc_130_TLF_FIFO_blk[2] = 1'b0;
    assign proc_130_input_sync_blk[2] = 1'b0;
    assign proc_130_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_130[2] = dl_detect_out ? proc_dep_vld_vec_130_reg[2] : (proc_130_data_FIFO_blk[2] | proc_130_data_PIPO_blk[2] | proc_130_start_FIFO_blk[2] | proc_130_TLF_FIFO_blk[2] | proc_130_input_sync_blk[2] | proc_130_output_sync_blk[2]);
    assign proc_130_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0.fifo_B_PE_13_1_x182_blk_n);
    assign proc_130_data_PIPO_blk[3] = 1'b0;
    assign proc_130_start_FIFO_blk[3] = 1'b0;
    assign proc_130_TLF_FIFO_blk[3] = 1'b0;
    assign proc_130_input_sync_blk[3] = 1'b0;
    assign proc_130_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_130[3] = dl_detect_out ? proc_dep_vld_vec_130_reg[3] : (proc_130_data_FIFO_blk[3] | proc_130_data_PIPO_blk[3] | proc_130_start_FIFO_blk[3] | proc_130_TLF_FIFO_blk[3] | proc_130_input_sync_blk[3] | proc_130_output_sync_blk[3]);
    assign proc_130_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x1_fu_118.PE_wrapper_12_1_x1_U0.fifo_C_drain_PE_12_1_x1108_blk_n);
    assign proc_130_data_PIPO_blk[4] = 1'b0;
    assign proc_130_start_FIFO_blk[4] = 1'b0;
    assign proc_130_TLF_FIFO_blk[4] = 1'b0;
    assign proc_130_input_sync_blk[4] = 1'b0;
    assign proc_130_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_130[4] = dl_detect_out ? proc_dep_vld_vec_130_reg[4] : (proc_130_data_FIFO_blk[4] | proc_130_data_PIPO_blk[4] | proc_130_start_FIFO_blk[4] | proc_130_TLF_FIFO_blk[4] | proc_130_input_sync_blk[4] | proc_130_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_130_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_130_reg <= proc_dep_vld_vec_130;
        end
    end
    assign in_chan_dep_vld_vec_130[0] = dep_chan_vld_128_130;
    assign in_chan_dep_data_vec_130[263 : 0] = dep_chan_data_128_130;
    assign token_in_vec_130[0] = token_128_130;
    assign in_chan_dep_vld_vec_130[1] = dep_chan_vld_129_130;
    assign in_chan_dep_data_vec_130[527 : 264] = dep_chan_data_129_130;
    assign token_in_vec_130[1] = token_129_130;
    assign in_chan_dep_vld_vec_130[2] = dep_chan_vld_143_130;
    assign in_chan_dep_data_vec_130[791 : 528] = dep_chan_data_143_130;
    assign token_in_vec_130[2] = token_143_130;
    assign in_chan_dep_vld_vec_130[3] = dep_chan_vld_145_130;
    assign in_chan_dep_data_vec_130[1055 : 792] = dep_chan_data_145_130;
    assign token_in_vec_130[3] = token_145_130;
    assign in_chan_dep_vld_vec_130[4] = dep_chan_vld_159_130;
    assign in_chan_dep_data_vec_130[1319 : 1056] = dep_chan_data_159_130;
    assign token_in_vec_130[4] = token_159_130;
    assign dep_chan_vld_130_129 = out_chan_dep_vld_vec_130[0];
    assign dep_chan_data_130_129 = out_chan_dep_data_130;
    assign token_130_129 = token_out_vec_130[0];
    assign dep_chan_vld_130_143 = out_chan_dep_vld_vec_130[1];
    assign dep_chan_data_130_143 = out_chan_dep_data_130;
    assign token_130_143 = token_out_vec_130[1];
    assign dep_chan_vld_130_128 = out_chan_dep_vld_vec_130[2];
    assign dep_chan_data_130_128 = out_chan_dep_data_130;
    assign token_130_128 = token_out_vec_130[2];
    assign dep_chan_vld_130_145 = out_chan_dep_vld_vec_130[3];
    assign dep_chan_data_130_145 = out_chan_dep_data_130;
    assign token_130_145 = token_out_vec_130[3];
    assign dep_chan_vld_130_159 = out_chan_dep_vld_vec_130[4];
    assign dep_chan_data_130_159 = out_chan_dep_data_130;
    assign token_130_159 = token_out_vec_130[4];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 131, 16, 16) top_hls_deadlock_detect_unit_131 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_131),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_131),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_131),
        .token_in_vec(token_in_vec_131),
        .dl_detect_in(dl_detect_out),
        .origin(origin[131]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_131),
        .out_chan_dep_data(out_chan_dep_data_131),
        .token_out_vec(token_out_vec_131),
        .dl_detect_out(dl_in_vec[131]));

    assign proc_131_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.fifo_A_PE_0_2_x118_blk_n);
    assign proc_131_data_PIPO_blk[0] = 1'b0;
    assign proc_131_start_FIFO_blk[0] = 1'b0;
    assign proc_131_TLF_FIFO_blk[0] = 1'b0;
    assign proc_131_input_sync_blk[0] = 1'b0;
    assign proc_131_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_131[0] = dl_detect_out ? proc_dep_vld_vec_131_reg[0] : (proc_131_data_FIFO_blk[0] | proc_131_data_PIPO_blk[0] | proc_131_start_FIFO_blk[0] | proc_131_TLF_FIFO_blk[0] | proc_131_input_sync_blk[0] | proc_131_output_sync_blk[0]);
    assign proc_131_data_FIFO_blk[1] = 1'b0;
    assign proc_131_data_PIPO_blk[1] = 1'b0;
    assign proc_131_start_FIFO_blk[1] = 1'b0;
    assign proc_131_TLF_FIFO_blk[1] = 1'b0;
    assign proc_131_input_sync_blk[1] = 1'b0;
    assign proc_131_output_sync_blk[1] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[1] = dl_detect_out ? proc_dep_vld_vec_131_reg[1] : (proc_131_data_FIFO_blk[1] | proc_131_data_PIPO_blk[1] | proc_131_start_FIFO_blk[1] | proc_131_TLF_FIFO_blk[1] | proc_131_input_sync_blk[1] | proc_131_output_sync_blk[1]);
    assign proc_131_data_FIFO_blk[2] = 1'b0;
    assign proc_131_data_PIPO_blk[2] = 1'b0;
    assign proc_131_start_FIFO_blk[2] = 1'b0;
    assign proc_131_TLF_FIFO_blk[2] = 1'b0;
    assign proc_131_input_sync_blk[2] = 1'b0;
    assign proc_131_output_sync_blk[2] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[2] = dl_detect_out ? proc_dep_vld_vec_131_reg[2] : (proc_131_data_FIFO_blk[2] | proc_131_data_PIPO_blk[2] | proc_131_start_FIFO_blk[2] | proc_131_TLF_FIFO_blk[2] | proc_131_input_sync_blk[2] | proc_131_output_sync_blk[2]);
    assign proc_131_data_FIFO_blk[3] = 1'b0;
    assign proc_131_data_PIPO_blk[3] = 1'b0;
    assign proc_131_start_FIFO_blk[3] = 1'b0;
    assign proc_131_TLF_FIFO_blk[3] = 1'b0;
    assign proc_131_input_sync_blk[3] = 1'b0;
    assign proc_131_output_sync_blk[3] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[3] = dl_detect_out ? proc_dep_vld_vec_131_reg[3] : (proc_131_data_FIFO_blk[3] | proc_131_data_PIPO_blk[3] | proc_131_start_FIFO_blk[3] | proc_131_TLF_FIFO_blk[3] | proc_131_input_sync_blk[3] | proc_131_output_sync_blk[3]);
    assign proc_131_data_FIFO_blk[4] = 1'b0;
    assign proc_131_data_PIPO_blk[4] = 1'b0;
    assign proc_131_start_FIFO_blk[4] = 1'b0;
    assign proc_131_TLF_FIFO_blk[4] = 1'b0;
    assign proc_131_input_sync_blk[4] = 1'b0;
    assign proc_131_output_sync_blk[4] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[4] = dl_detect_out ? proc_dep_vld_vec_131_reg[4] : (proc_131_data_FIFO_blk[4] | proc_131_data_PIPO_blk[4] | proc_131_start_FIFO_blk[4] | proc_131_TLF_FIFO_blk[4] | proc_131_input_sync_blk[4] | proc_131_output_sync_blk[4]);
    assign proc_131_data_FIFO_blk[5] = 1'b0;
    assign proc_131_data_PIPO_blk[5] = 1'b0;
    assign proc_131_start_FIFO_blk[5] = 1'b0;
    assign proc_131_TLF_FIFO_blk[5] = 1'b0;
    assign proc_131_input_sync_blk[5] = 1'b0;
    assign proc_131_output_sync_blk[5] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[5] = dl_detect_out ? proc_dep_vld_vec_131_reg[5] : (proc_131_data_FIFO_blk[5] | proc_131_data_PIPO_blk[5] | proc_131_start_FIFO_blk[5] | proc_131_TLF_FIFO_blk[5] | proc_131_input_sync_blk[5] | proc_131_output_sync_blk[5]);
    assign proc_131_data_FIFO_blk[6] = 1'b0;
    assign proc_131_data_PIPO_blk[6] = 1'b0;
    assign proc_131_start_FIFO_blk[6] = 1'b0;
    assign proc_131_TLF_FIFO_blk[6] = 1'b0;
    assign proc_131_input_sync_blk[6] = 1'b0;
    assign proc_131_output_sync_blk[6] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[6] = dl_detect_out ? proc_dep_vld_vec_131_reg[6] : (proc_131_data_FIFO_blk[6] | proc_131_data_PIPO_blk[6] | proc_131_start_FIFO_blk[6] | proc_131_TLF_FIFO_blk[6] | proc_131_input_sync_blk[6] | proc_131_output_sync_blk[6]);
    assign proc_131_data_FIFO_blk[7] = 1'b0;
    assign proc_131_data_PIPO_blk[7] = 1'b0;
    assign proc_131_start_FIFO_blk[7] = 1'b0;
    assign proc_131_TLF_FIFO_blk[7] = 1'b0;
    assign proc_131_input_sync_blk[7] = 1'b0;
    assign proc_131_output_sync_blk[7] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[7] = dl_detect_out ? proc_dep_vld_vec_131_reg[7] : (proc_131_data_FIFO_blk[7] | proc_131_data_PIPO_blk[7] | proc_131_start_FIFO_blk[7] | proc_131_TLF_FIFO_blk[7] | proc_131_input_sync_blk[7] | proc_131_output_sync_blk[7]);
    assign proc_131_data_FIFO_blk[8] = 1'b0;
    assign proc_131_data_PIPO_blk[8] = 1'b0;
    assign proc_131_start_FIFO_blk[8] = 1'b0;
    assign proc_131_TLF_FIFO_blk[8] = 1'b0;
    assign proc_131_input_sync_blk[8] = 1'b0;
    assign proc_131_output_sync_blk[8] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[8] = dl_detect_out ? proc_dep_vld_vec_131_reg[8] : (proc_131_data_FIFO_blk[8] | proc_131_data_PIPO_blk[8] | proc_131_start_FIFO_blk[8] | proc_131_TLF_FIFO_blk[8] | proc_131_input_sync_blk[8] | proc_131_output_sync_blk[8]);
    assign proc_131_data_FIFO_blk[9] = 1'b0;
    assign proc_131_data_PIPO_blk[9] = 1'b0;
    assign proc_131_start_FIFO_blk[9] = 1'b0;
    assign proc_131_TLF_FIFO_blk[9] = 1'b0;
    assign proc_131_input_sync_blk[9] = 1'b0;
    assign proc_131_output_sync_blk[9] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[9] = dl_detect_out ? proc_dep_vld_vec_131_reg[9] : (proc_131_data_FIFO_blk[9] | proc_131_data_PIPO_blk[9] | proc_131_start_FIFO_blk[9] | proc_131_TLF_FIFO_blk[9] | proc_131_input_sync_blk[9] | proc_131_output_sync_blk[9]);
    assign proc_131_data_FIFO_blk[10] = 1'b0;
    assign proc_131_data_PIPO_blk[10] = 1'b0;
    assign proc_131_start_FIFO_blk[10] = 1'b0;
    assign proc_131_TLF_FIFO_blk[10] = 1'b0;
    assign proc_131_input_sync_blk[10] = 1'b0;
    assign proc_131_output_sync_blk[10] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[10] = dl_detect_out ? proc_dep_vld_vec_131_reg[10] : (proc_131_data_FIFO_blk[10] | proc_131_data_PIPO_blk[10] | proc_131_start_FIFO_blk[10] | proc_131_TLF_FIFO_blk[10] | proc_131_input_sync_blk[10] | proc_131_output_sync_blk[10]);
    assign proc_131_data_FIFO_blk[11] = 1'b0;
    assign proc_131_data_PIPO_blk[11] = 1'b0;
    assign proc_131_start_FIFO_blk[11] = 1'b0;
    assign proc_131_TLF_FIFO_blk[11] = 1'b0;
    assign proc_131_input_sync_blk[11] = 1'b0;
    assign proc_131_output_sync_blk[11] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[11] = dl_detect_out ? proc_dep_vld_vec_131_reg[11] : (proc_131_data_FIFO_blk[11] | proc_131_data_PIPO_blk[11] | proc_131_start_FIFO_blk[11] | proc_131_TLF_FIFO_blk[11] | proc_131_input_sync_blk[11] | proc_131_output_sync_blk[11]);
    assign proc_131_data_FIFO_blk[12] = 1'b0;
    assign proc_131_data_PIPO_blk[12] = 1'b0;
    assign proc_131_start_FIFO_blk[12] = 1'b0;
    assign proc_131_TLF_FIFO_blk[12] = 1'b0;
    assign proc_131_input_sync_blk[12] = 1'b0;
    assign proc_131_output_sync_blk[12] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[12] = dl_detect_out ? proc_dep_vld_vec_131_reg[12] : (proc_131_data_FIFO_blk[12] | proc_131_data_PIPO_blk[12] | proc_131_start_FIFO_blk[12] | proc_131_TLF_FIFO_blk[12] | proc_131_input_sync_blk[12] | proc_131_output_sync_blk[12]);
    assign proc_131_data_FIFO_blk[13] = 1'b0;
    assign proc_131_data_PIPO_blk[13] = 1'b0;
    assign proc_131_start_FIFO_blk[13] = 1'b0;
    assign proc_131_TLF_FIFO_blk[13] = 1'b0;
    assign proc_131_input_sync_blk[13] = 1'b0;
    assign proc_131_output_sync_blk[13] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[13] = dl_detect_out ? proc_dep_vld_vec_131_reg[13] : (proc_131_data_FIFO_blk[13] | proc_131_data_PIPO_blk[13] | proc_131_start_FIFO_blk[13] | proc_131_TLF_FIFO_blk[13] | proc_131_input_sync_blk[13] | proc_131_output_sync_blk[13]);
    assign proc_131_data_FIFO_blk[14] = 1'b0;
    assign proc_131_data_PIPO_blk[14] = 1'b0;
    assign proc_131_start_FIFO_blk[14] = 1'b0;
    assign proc_131_TLF_FIFO_blk[14] = 1'b0;
    assign proc_131_input_sync_blk[14] = 1'b0;
    assign proc_131_output_sync_blk[14] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[14] = dl_detect_out ? proc_dep_vld_vec_131_reg[14] : (proc_131_data_FIFO_blk[14] | proc_131_data_PIPO_blk[14] | proc_131_start_FIFO_blk[14] | proc_131_TLF_FIFO_blk[14] | proc_131_input_sync_blk[14] | proc_131_output_sync_blk[14]);
    assign proc_131_data_FIFO_blk[15] = 1'b0;
    assign proc_131_data_PIPO_blk[15] = 1'b0;
    assign proc_131_start_FIFO_blk[15] = 1'b0;
    assign proc_131_TLF_FIFO_blk[15] = 1'b0;
    assign proc_131_input_sync_blk[15] = 1'b0;
    assign proc_131_output_sync_blk[15] = 1'b0 | (ap_done_reg_16 & grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_131[15] = dl_detect_out ? proc_dep_vld_vec_131_reg[15] : (proc_131_data_FIFO_blk[15] | proc_131_data_PIPO_blk[15] | proc_131_start_FIFO_blk[15] | proc_131_TLF_FIFO_blk[15] | proc_131_input_sync_blk[15] | proc_131_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_131_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_131_reg <= proc_dep_vld_vec_131;
        end
    end
    assign in_chan_dep_vld_vec_131[0] = dep_chan_vld_106_131;
    assign in_chan_dep_data_vec_131[263 : 0] = dep_chan_data_106_131;
    assign token_in_vec_131[0] = token_106_131;
    assign in_chan_dep_vld_vec_131[1] = dep_chan_vld_132_131;
    assign in_chan_dep_data_vec_131[527 : 264] = dep_chan_data_132_131;
    assign token_in_vec_131[1] = token_132_131;
    assign in_chan_dep_vld_vec_131[2] = dep_chan_vld_133_131;
    assign in_chan_dep_data_vec_131[791 : 528] = dep_chan_data_133_131;
    assign token_in_vec_131[2] = token_133_131;
    assign in_chan_dep_vld_vec_131[3] = dep_chan_vld_134_131;
    assign in_chan_dep_data_vec_131[1055 : 792] = dep_chan_data_134_131;
    assign token_in_vec_131[3] = token_134_131;
    assign in_chan_dep_vld_vec_131[4] = dep_chan_vld_135_131;
    assign in_chan_dep_data_vec_131[1319 : 1056] = dep_chan_data_135_131;
    assign token_in_vec_131[4] = token_135_131;
    assign in_chan_dep_vld_vec_131[5] = dep_chan_vld_136_131;
    assign in_chan_dep_data_vec_131[1583 : 1320] = dep_chan_data_136_131;
    assign token_in_vec_131[5] = token_136_131;
    assign in_chan_dep_vld_vec_131[6] = dep_chan_vld_137_131;
    assign in_chan_dep_data_vec_131[1847 : 1584] = dep_chan_data_137_131;
    assign token_in_vec_131[6] = token_137_131;
    assign in_chan_dep_vld_vec_131[7] = dep_chan_vld_138_131;
    assign in_chan_dep_data_vec_131[2111 : 1848] = dep_chan_data_138_131;
    assign token_in_vec_131[7] = token_138_131;
    assign in_chan_dep_vld_vec_131[8] = dep_chan_vld_139_131;
    assign in_chan_dep_data_vec_131[2375 : 2112] = dep_chan_data_139_131;
    assign token_in_vec_131[8] = token_139_131;
    assign in_chan_dep_vld_vec_131[9] = dep_chan_vld_140_131;
    assign in_chan_dep_data_vec_131[2639 : 2376] = dep_chan_data_140_131;
    assign token_in_vec_131[9] = token_140_131;
    assign in_chan_dep_vld_vec_131[10] = dep_chan_vld_141_131;
    assign in_chan_dep_data_vec_131[2903 : 2640] = dep_chan_data_141_131;
    assign token_in_vec_131[10] = token_141_131;
    assign in_chan_dep_vld_vec_131[11] = dep_chan_vld_142_131;
    assign in_chan_dep_data_vec_131[3167 : 2904] = dep_chan_data_142_131;
    assign token_in_vec_131[11] = token_142_131;
    assign in_chan_dep_vld_vec_131[12] = dep_chan_vld_143_131;
    assign in_chan_dep_data_vec_131[3431 : 3168] = dep_chan_data_143_131;
    assign token_in_vec_131[12] = token_143_131;
    assign in_chan_dep_vld_vec_131[13] = dep_chan_vld_144_131;
    assign in_chan_dep_data_vec_131[3695 : 3432] = dep_chan_data_144_131;
    assign token_in_vec_131[13] = token_144_131;
    assign in_chan_dep_vld_vec_131[14] = dep_chan_vld_145_131;
    assign in_chan_dep_data_vec_131[3959 : 3696] = dep_chan_data_145_131;
    assign token_in_vec_131[14] = token_145_131;
    assign in_chan_dep_vld_vec_131[15] = dep_chan_vld_174_131;
    assign in_chan_dep_data_vec_131[4223 : 3960] = dep_chan_data_174_131;
    assign token_in_vec_131[15] = token_174_131;
    assign dep_chan_vld_131_106 = out_chan_dep_vld_vec_131[0];
    assign dep_chan_data_131_106 = out_chan_dep_data_131;
    assign token_131_106 = token_out_vec_131[0];
    assign dep_chan_vld_131_132 = out_chan_dep_vld_vec_131[1];
    assign dep_chan_data_131_132 = out_chan_dep_data_131;
    assign token_131_132 = token_out_vec_131[1];
    assign dep_chan_vld_131_133 = out_chan_dep_vld_vec_131[2];
    assign dep_chan_data_131_133 = out_chan_dep_data_131;
    assign token_131_133 = token_out_vec_131[2];
    assign dep_chan_vld_131_134 = out_chan_dep_vld_vec_131[3];
    assign dep_chan_data_131_134 = out_chan_dep_data_131;
    assign token_131_134 = token_out_vec_131[3];
    assign dep_chan_vld_131_135 = out_chan_dep_vld_vec_131[4];
    assign dep_chan_data_131_135 = out_chan_dep_data_131;
    assign token_131_135 = token_out_vec_131[4];
    assign dep_chan_vld_131_136 = out_chan_dep_vld_vec_131[5];
    assign dep_chan_data_131_136 = out_chan_dep_data_131;
    assign token_131_136 = token_out_vec_131[5];
    assign dep_chan_vld_131_137 = out_chan_dep_vld_vec_131[6];
    assign dep_chan_data_131_137 = out_chan_dep_data_131;
    assign token_131_137 = token_out_vec_131[6];
    assign dep_chan_vld_131_138 = out_chan_dep_vld_vec_131[7];
    assign dep_chan_data_131_138 = out_chan_dep_data_131;
    assign token_131_138 = token_out_vec_131[7];
    assign dep_chan_vld_131_139 = out_chan_dep_vld_vec_131[8];
    assign dep_chan_data_131_139 = out_chan_dep_data_131;
    assign token_131_139 = token_out_vec_131[8];
    assign dep_chan_vld_131_140 = out_chan_dep_vld_vec_131[9];
    assign dep_chan_data_131_140 = out_chan_dep_data_131;
    assign token_131_140 = token_out_vec_131[9];
    assign dep_chan_vld_131_141 = out_chan_dep_vld_vec_131[10];
    assign dep_chan_data_131_141 = out_chan_dep_data_131;
    assign token_131_141 = token_out_vec_131[10];
    assign dep_chan_vld_131_142 = out_chan_dep_vld_vec_131[11];
    assign dep_chan_data_131_142 = out_chan_dep_data_131;
    assign token_131_142 = token_out_vec_131[11];
    assign dep_chan_vld_131_143 = out_chan_dep_vld_vec_131[12];
    assign dep_chan_data_131_143 = out_chan_dep_data_131;
    assign token_131_143 = token_out_vec_131[12];
    assign dep_chan_vld_131_144 = out_chan_dep_vld_vec_131[13];
    assign dep_chan_data_131_144 = out_chan_dep_data_131;
    assign token_131_144 = token_out_vec_131[13];
    assign dep_chan_vld_131_145 = out_chan_dep_vld_vec_131[14];
    assign dep_chan_data_131_145 = out_chan_dep_data_131;
    assign token_131_145 = token_out_vec_131[14];
    assign dep_chan_vld_131_174 = out_chan_dep_vld_vec_131[15];
    assign dep_chan_data_131_174 = out_chan_dep_data_131;
    assign token_131_174 = token_out_vec_131[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 132, 16, 16) top_hls_deadlock_detect_unit_132 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_132),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_132),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_132),
        .token_in_vec(token_in_vec_132),
        .dl_detect_in(dl_detect_out),
        .origin(origin[132]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_132),
        .out_chan_dep_data(out_chan_dep_data_132),
        .token_out_vec(token_out_vec_132),
        .dl_detect_out(dl_in_vec[132]));

    assign proc_132_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.fifo_A_PE_1_2_x121_blk_n);
    assign proc_132_data_PIPO_blk[0] = 1'b0;
    assign proc_132_start_FIFO_blk[0] = 1'b0;
    assign proc_132_TLF_FIFO_blk[0] = 1'b0;
    assign proc_132_input_sync_blk[0] = 1'b0;
    assign proc_132_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_132[0] = dl_detect_out ? proc_dep_vld_vec_132_reg[0] : (proc_132_data_FIFO_blk[0] | proc_132_data_PIPO_blk[0] | proc_132_start_FIFO_blk[0] | proc_132_TLF_FIFO_blk[0] | proc_132_input_sync_blk[0] | proc_132_output_sync_blk[0]);
    assign proc_132_data_FIFO_blk[1] = 1'b0;
    assign proc_132_data_PIPO_blk[1] = 1'b0;
    assign proc_132_start_FIFO_blk[1] = 1'b0;
    assign proc_132_TLF_FIFO_blk[1] = 1'b0;
    assign proc_132_input_sync_blk[1] = 1'b0;
    assign proc_132_output_sync_blk[1] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[1] = dl_detect_out ? proc_dep_vld_vec_132_reg[1] : (proc_132_data_FIFO_blk[1] | proc_132_data_PIPO_blk[1] | proc_132_start_FIFO_blk[1] | proc_132_TLF_FIFO_blk[1] | proc_132_input_sync_blk[1] | proc_132_output_sync_blk[1]);
    assign proc_132_data_FIFO_blk[2] = 1'b0;
    assign proc_132_data_PIPO_blk[2] = 1'b0;
    assign proc_132_start_FIFO_blk[2] = 1'b0;
    assign proc_132_TLF_FIFO_blk[2] = 1'b0;
    assign proc_132_input_sync_blk[2] = 1'b0;
    assign proc_132_output_sync_blk[2] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[2] = dl_detect_out ? proc_dep_vld_vec_132_reg[2] : (proc_132_data_FIFO_blk[2] | proc_132_data_PIPO_blk[2] | proc_132_start_FIFO_blk[2] | proc_132_TLF_FIFO_blk[2] | proc_132_input_sync_blk[2] | proc_132_output_sync_blk[2]);
    assign proc_132_data_FIFO_blk[3] = 1'b0;
    assign proc_132_data_PIPO_blk[3] = 1'b0;
    assign proc_132_start_FIFO_blk[3] = 1'b0;
    assign proc_132_TLF_FIFO_blk[3] = 1'b0;
    assign proc_132_input_sync_blk[3] = 1'b0;
    assign proc_132_output_sync_blk[3] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[3] = dl_detect_out ? proc_dep_vld_vec_132_reg[3] : (proc_132_data_FIFO_blk[3] | proc_132_data_PIPO_blk[3] | proc_132_start_FIFO_blk[3] | proc_132_TLF_FIFO_blk[3] | proc_132_input_sync_blk[3] | proc_132_output_sync_blk[3]);
    assign proc_132_data_FIFO_blk[4] = 1'b0;
    assign proc_132_data_PIPO_blk[4] = 1'b0;
    assign proc_132_start_FIFO_blk[4] = 1'b0;
    assign proc_132_TLF_FIFO_blk[4] = 1'b0;
    assign proc_132_input_sync_blk[4] = 1'b0;
    assign proc_132_output_sync_blk[4] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[4] = dl_detect_out ? proc_dep_vld_vec_132_reg[4] : (proc_132_data_FIFO_blk[4] | proc_132_data_PIPO_blk[4] | proc_132_start_FIFO_blk[4] | proc_132_TLF_FIFO_blk[4] | proc_132_input_sync_blk[4] | proc_132_output_sync_blk[4]);
    assign proc_132_data_FIFO_blk[5] = 1'b0;
    assign proc_132_data_PIPO_blk[5] = 1'b0;
    assign proc_132_start_FIFO_blk[5] = 1'b0;
    assign proc_132_TLF_FIFO_blk[5] = 1'b0;
    assign proc_132_input_sync_blk[5] = 1'b0;
    assign proc_132_output_sync_blk[5] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[5] = dl_detect_out ? proc_dep_vld_vec_132_reg[5] : (proc_132_data_FIFO_blk[5] | proc_132_data_PIPO_blk[5] | proc_132_start_FIFO_blk[5] | proc_132_TLF_FIFO_blk[5] | proc_132_input_sync_blk[5] | proc_132_output_sync_blk[5]);
    assign proc_132_data_FIFO_blk[6] = 1'b0;
    assign proc_132_data_PIPO_blk[6] = 1'b0;
    assign proc_132_start_FIFO_blk[6] = 1'b0;
    assign proc_132_TLF_FIFO_blk[6] = 1'b0;
    assign proc_132_input_sync_blk[6] = 1'b0;
    assign proc_132_output_sync_blk[6] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[6] = dl_detect_out ? proc_dep_vld_vec_132_reg[6] : (proc_132_data_FIFO_blk[6] | proc_132_data_PIPO_blk[6] | proc_132_start_FIFO_blk[6] | proc_132_TLF_FIFO_blk[6] | proc_132_input_sync_blk[6] | proc_132_output_sync_blk[6]);
    assign proc_132_data_FIFO_blk[7] = 1'b0;
    assign proc_132_data_PIPO_blk[7] = 1'b0;
    assign proc_132_start_FIFO_blk[7] = 1'b0;
    assign proc_132_TLF_FIFO_blk[7] = 1'b0;
    assign proc_132_input_sync_blk[7] = 1'b0;
    assign proc_132_output_sync_blk[7] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[7] = dl_detect_out ? proc_dep_vld_vec_132_reg[7] : (proc_132_data_FIFO_blk[7] | proc_132_data_PIPO_blk[7] | proc_132_start_FIFO_blk[7] | proc_132_TLF_FIFO_blk[7] | proc_132_input_sync_blk[7] | proc_132_output_sync_blk[7]);
    assign proc_132_data_FIFO_blk[8] = 1'b0;
    assign proc_132_data_PIPO_blk[8] = 1'b0;
    assign proc_132_start_FIFO_blk[8] = 1'b0;
    assign proc_132_TLF_FIFO_blk[8] = 1'b0;
    assign proc_132_input_sync_blk[8] = 1'b0;
    assign proc_132_output_sync_blk[8] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[8] = dl_detect_out ? proc_dep_vld_vec_132_reg[8] : (proc_132_data_FIFO_blk[8] | proc_132_data_PIPO_blk[8] | proc_132_start_FIFO_blk[8] | proc_132_TLF_FIFO_blk[8] | proc_132_input_sync_blk[8] | proc_132_output_sync_blk[8]);
    assign proc_132_data_FIFO_blk[9] = 1'b0;
    assign proc_132_data_PIPO_blk[9] = 1'b0;
    assign proc_132_start_FIFO_blk[9] = 1'b0;
    assign proc_132_TLF_FIFO_blk[9] = 1'b0;
    assign proc_132_input_sync_blk[9] = 1'b0;
    assign proc_132_output_sync_blk[9] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[9] = dl_detect_out ? proc_dep_vld_vec_132_reg[9] : (proc_132_data_FIFO_blk[9] | proc_132_data_PIPO_blk[9] | proc_132_start_FIFO_blk[9] | proc_132_TLF_FIFO_blk[9] | proc_132_input_sync_blk[9] | proc_132_output_sync_blk[9]);
    assign proc_132_data_FIFO_blk[10] = 1'b0;
    assign proc_132_data_PIPO_blk[10] = 1'b0;
    assign proc_132_start_FIFO_blk[10] = 1'b0;
    assign proc_132_TLF_FIFO_blk[10] = 1'b0;
    assign proc_132_input_sync_blk[10] = 1'b0;
    assign proc_132_output_sync_blk[10] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[10] = dl_detect_out ? proc_dep_vld_vec_132_reg[10] : (proc_132_data_FIFO_blk[10] | proc_132_data_PIPO_blk[10] | proc_132_start_FIFO_blk[10] | proc_132_TLF_FIFO_blk[10] | proc_132_input_sync_blk[10] | proc_132_output_sync_blk[10]);
    assign proc_132_data_FIFO_blk[11] = 1'b0;
    assign proc_132_data_PIPO_blk[11] = 1'b0;
    assign proc_132_start_FIFO_blk[11] = 1'b0;
    assign proc_132_TLF_FIFO_blk[11] = 1'b0;
    assign proc_132_input_sync_blk[11] = 1'b0;
    assign proc_132_output_sync_blk[11] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[11] = dl_detect_out ? proc_dep_vld_vec_132_reg[11] : (proc_132_data_FIFO_blk[11] | proc_132_data_PIPO_blk[11] | proc_132_start_FIFO_blk[11] | proc_132_TLF_FIFO_blk[11] | proc_132_input_sync_blk[11] | proc_132_output_sync_blk[11]);
    assign proc_132_data_FIFO_blk[12] = 1'b0;
    assign proc_132_data_PIPO_blk[12] = 1'b0;
    assign proc_132_start_FIFO_blk[12] = 1'b0;
    assign proc_132_TLF_FIFO_blk[12] = 1'b0;
    assign proc_132_input_sync_blk[12] = 1'b0;
    assign proc_132_output_sync_blk[12] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[12] = dl_detect_out ? proc_dep_vld_vec_132_reg[12] : (proc_132_data_FIFO_blk[12] | proc_132_data_PIPO_blk[12] | proc_132_start_FIFO_blk[12] | proc_132_TLF_FIFO_blk[12] | proc_132_input_sync_blk[12] | proc_132_output_sync_blk[12]);
    assign proc_132_data_FIFO_blk[13] = 1'b0;
    assign proc_132_data_PIPO_blk[13] = 1'b0;
    assign proc_132_start_FIFO_blk[13] = 1'b0;
    assign proc_132_TLF_FIFO_blk[13] = 1'b0;
    assign proc_132_input_sync_blk[13] = 1'b0;
    assign proc_132_output_sync_blk[13] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[13] = dl_detect_out ? proc_dep_vld_vec_132_reg[13] : (proc_132_data_FIFO_blk[13] | proc_132_data_PIPO_blk[13] | proc_132_start_FIFO_blk[13] | proc_132_TLF_FIFO_blk[13] | proc_132_input_sync_blk[13] | proc_132_output_sync_blk[13]);
    assign proc_132_data_FIFO_blk[14] = 1'b0;
    assign proc_132_data_PIPO_blk[14] = 1'b0;
    assign proc_132_start_FIFO_blk[14] = 1'b0;
    assign proc_132_TLF_FIFO_blk[14] = 1'b0;
    assign proc_132_input_sync_blk[14] = 1'b0;
    assign proc_132_output_sync_blk[14] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[14] = dl_detect_out ? proc_dep_vld_vec_132_reg[14] : (proc_132_data_FIFO_blk[14] | proc_132_data_PIPO_blk[14] | proc_132_start_FIFO_blk[14] | proc_132_TLF_FIFO_blk[14] | proc_132_input_sync_blk[14] | proc_132_output_sync_blk[14]);
    assign proc_132_data_FIFO_blk[15] = 1'b0;
    assign proc_132_data_PIPO_blk[15] = 1'b0;
    assign proc_132_start_FIFO_blk[15] = 1'b0;
    assign proc_132_TLF_FIFO_blk[15] = 1'b0;
    assign proc_132_input_sync_blk[15] = 1'b0;
    assign proc_132_output_sync_blk[15] = 1'b0 | (ap_done_reg_17 & grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_132[15] = dl_detect_out ? proc_dep_vld_vec_132_reg[15] : (proc_132_data_FIFO_blk[15] | proc_132_data_PIPO_blk[15] | proc_132_start_FIFO_blk[15] | proc_132_TLF_FIFO_blk[15] | proc_132_input_sync_blk[15] | proc_132_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_132_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_132_reg <= proc_dep_vld_vec_132;
        end
    end
    assign in_chan_dep_vld_vec_132[0] = dep_chan_vld_108_132;
    assign in_chan_dep_data_vec_132[263 : 0] = dep_chan_data_108_132;
    assign token_in_vec_132[0] = token_108_132;
    assign in_chan_dep_vld_vec_132[1] = dep_chan_vld_131_132;
    assign in_chan_dep_data_vec_132[527 : 264] = dep_chan_data_131_132;
    assign token_in_vec_132[1] = token_131_132;
    assign in_chan_dep_vld_vec_132[2] = dep_chan_vld_133_132;
    assign in_chan_dep_data_vec_132[791 : 528] = dep_chan_data_133_132;
    assign token_in_vec_132[2] = token_133_132;
    assign in_chan_dep_vld_vec_132[3] = dep_chan_vld_134_132;
    assign in_chan_dep_data_vec_132[1055 : 792] = dep_chan_data_134_132;
    assign token_in_vec_132[3] = token_134_132;
    assign in_chan_dep_vld_vec_132[4] = dep_chan_vld_135_132;
    assign in_chan_dep_data_vec_132[1319 : 1056] = dep_chan_data_135_132;
    assign token_in_vec_132[4] = token_135_132;
    assign in_chan_dep_vld_vec_132[5] = dep_chan_vld_136_132;
    assign in_chan_dep_data_vec_132[1583 : 1320] = dep_chan_data_136_132;
    assign token_in_vec_132[5] = token_136_132;
    assign in_chan_dep_vld_vec_132[6] = dep_chan_vld_137_132;
    assign in_chan_dep_data_vec_132[1847 : 1584] = dep_chan_data_137_132;
    assign token_in_vec_132[6] = token_137_132;
    assign in_chan_dep_vld_vec_132[7] = dep_chan_vld_138_132;
    assign in_chan_dep_data_vec_132[2111 : 1848] = dep_chan_data_138_132;
    assign token_in_vec_132[7] = token_138_132;
    assign in_chan_dep_vld_vec_132[8] = dep_chan_vld_139_132;
    assign in_chan_dep_data_vec_132[2375 : 2112] = dep_chan_data_139_132;
    assign token_in_vec_132[8] = token_139_132;
    assign in_chan_dep_vld_vec_132[9] = dep_chan_vld_140_132;
    assign in_chan_dep_data_vec_132[2639 : 2376] = dep_chan_data_140_132;
    assign token_in_vec_132[9] = token_140_132;
    assign in_chan_dep_vld_vec_132[10] = dep_chan_vld_141_132;
    assign in_chan_dep_data_vec_132[2903 : 2640] = dep_chan_data_141_132;
    assign token_in_vec_132[10] = token_141_132;
    assign in_chan_dep_vld_vec_132[11] = dep_chan_vld_142_132;
    assign in_chan_dep_data_vec_132[3167 : 2904] = dep_chan_data_142_132;
    assign token_in_vec_132[11] = token_142_132;
    assign in_chan_dep_vld_vec_132[12] = dep_chan_vld_143_132;
    assign in_chan_dep_data_vec_132[3431 : 3168] = dep_chan_data_143_132;
    assign token_in_vec_132[12] = token_143_132;
    assign in_chan_dep_vld_vec_132[13] = dep_chan_vld_144_132;
    assign in_chan_dep_data_vec_132[3695 : 3432] = dep_chan_data_144_132;
    assign token_in_vec_132[13] = token_144_132;
    assign in_chan_dep_vld_vec_132[14] = dep_chan_vld_145_132;
    assign in_chan_dep_data_vec_132[3959 : 3696] = dep_chan_data_145_132;
    assign token_in_vec_132[14] = token_145_132;
    assign in_chan_dep_vld_vec_132[15] = dep_chan_vld_174_132;
    assign in_chan_dep_data_vec_132[4223 : 3960] = dep_chan_data_174_132;
    assign token_in_vec_132[15] = token_174_132;
    assign dep_chan_vld_132_108 = out_chan_dep_vld_vec_132[0];
    assign dep_chan_data_132_108 = out_chan_dep_data_132;
    assign token_132_108 = token_out_vec_132[0];
    assign dep_chan_vld_132_131 = out_chan_dep_vld_vec_132[1];
    assign dep_chan_data_132_131 = out_chan_dep_data_132;
    assign token_132_131 = token_out_vec_132[1];
    assign dep_chan_vld_132_133 = out_chan_dep_vld_vec_132[2];
    assign dep_chan_data_132_133 = out_chan_dep_data_132;
    assign token_132_133 = token_out_vec_132[2];
    assign dep_chan_vld_132_134 = out_chan_dep_vld_vec_132[3];
    assign dep_chan_data_132_134 = out_chan_dep_data_132;
    assign token_132_134 = token_out_vec_132[3];
    assign dep_chan_vld_132_135 = out_chan_dep_vld_vec_132[4];
    assign dep_chan_data_132_135 = out_chan_dep_data_132;
    assign token_132_135 = token_out_vec_132[4];
    assign dep_chan_vld_132_136 = out_chan_dep_vld_vec_132[5];
    assign dep_chan_data_132_136 = out_chan_dep_data_132;
    assign token_132_136 = token_out_vec_132[5];
    assign dep_chan_vld_132_137 = out_chan_dep_vld_vec_132[6];
    assign dep_chan_data_132_137 = out_chan_dep_data_132;
    assign token_132_137 = token_out_vec_132[6];
    assign dep_chan_vld_132_138 = out_chan_dep_vld_vec_132[7];
    assign dep_chan_data_132_138 = out_chan_dep_data_132;
    assign token_132_138 = token_out_vec_132[7];
    assign dep_chan_vld_132_139 = out_chan_dep_vld_vec_132[8];
    assign dep_chan_data_132_139 = out_chan_dep_data_132;
    assign token_132_139 = token_out_vec_132[8];
    assign dep_chan_vld_132_140 = out_chan_dep_vld_vec_132[9];
    assign dep_chan_data_132_140 = out_chan_dep_data_132;
    assign token_132_140 = token_out_vec_132[9];
    assign dep_chan_vld_132_141 = out_chan_dep_vld_vec_132[10];
    assign dep_chan_data_132_141 = out_chan_dep_data_132;
    assign token_132_141 = token_out_vec_132[10];
    assign dep_chan_vld_132_142 = out_chan_dep_vld_vec_132[11];
    assign dep_chan_data_132_142 = out_chan_dep_data_132;
    assign token_132_142 = token_out_vec_132[11];
    assign dep_chan_vld_132_143 = out_chan_dep_vld_vec_132[12];
    assign dep_chan_data_132_143 = out_chan_dep_data_132;
    assign token_132_143 = token_out_vec_132[12];
    assign dep_chan_vld_132_144 = out_chan_dep_vld_vec_132[13];
    assign dep_chan_data_132_144 = out_chan_dep_data_132;
    assign token_132_144 = token_out_vec_132[13];
    assign dep_chan_vld_132_145 = out_chan_dep_vld_vec_132[14];
    assign dep_chan_data_132_145 = out_chan_dep_data_132;
    assign token_132_145 = token_out_vec_132[14];
    assign dep_chan_vld_132_174 = out_chan_dep_vld_vec_132[15];
    assign dep_chan_data_132_174 = out_chan_dep_data_132;
    assign token_132_174 = token_out_vec_132[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0
    top_hls_deadlock_detect_unit #(264, 133, 16, 16) top_hls_deadlock_detect_unit_133 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_133),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_133),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_133),
        .token_in_vec(token_in_vec_133),
        .dl_detect_in(dl_detect_out),
        .origin(origin[133]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_133),
        .out_chan_dep_data(out_chan_dep_data_133),
        .token_out_vec(token_out_vec_133),
        .dl_detect_out(dl_in_vec[133]));

    assign proc_133_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.fifo_A_PE_2_2_x124_blk_n);
    assign proc_133_data_PIPO_blk[0] = 1'b0;
    assign proc_133_start_FIFO_blk[0] = 1'b0;
    assign proc_133_TLF_FIFO_blk[0] = 1'b0;
    assign proc_133_input_sync_blk[0] = 1'b0;
    assign proc_133_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_133[0] = dl_detect_out ? proc_dep_vld_vec_133_reg[0] : (proc_133_data_FIFO_blk[0] | proc_133_data_PIPO_blk[0] | proc_133_start_FIFO_blk[0] | proc_133_TLF_FIFO_blk[0] | proc_133_input_sync_blk[0] | proc_133_output_sync_blk[0]);
    assign proc_133_data_FIFO_blk[1] = 1'b0;
    assign proc_133_data_PIPO_blk[1] = 1'b0;
    assign proc_133_start_FIFO_blk[1] = 1'b0;
    assign proc_133_TLF_FIFO_blk[1] = 1'b0;
    assign proc_133_input_sync_blk[1] = 1'b0;
    assign proc_133_output_sync_blk[1] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[1] = dl_detect_out ? proc_dep_vld_vec_133_reg[1] : (proc_133_data_FIFO_blk[1] | proc_133_data_PIPO_blk[1] | proc_133_start_FIFO_blk[1] | proc_133_TLF_FIFO_blk[1] | proc_133_input_sync_blk[1] | proc_133_output_sync_blk[1]);
    assign proc_133_data_FIFO_blk[2] = 1'b0;
    assign proc_133_data_PIPO_blk[2] = 1'b0;
    assign proc_133_start_FIFO_blk[2] = 1'b0;
    assign proc_133_TLF_FIFO_blk[2] = 1'b0;
    assign proc_133_input_sync_blk[2] = 1'b0;
    assign proc_133_output_sync_blk[2] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[2] = dl_detect_out ? proc_dep_vld_vec_133_reg[2] : (proc_133_data_FIFO_blk[2] | proc_133_data_PIPO_blk[2] | proc_133_start_FIFO_blk[2] | proc_133_TLF_FIFO_blk[2] | proc_133_input_sync_blk[2] | proc_133_output_sync_blk[2]);
    assign proc_133_data_FIFO_blk[3] = 1'b0;
    assign proc_133_data_PIPO_blk[3] = 1'b0;
    assign proc_133_start_FIFO_blk[3] = 1'b0;
    assign proc_133_TLF_FIFO_blk[3] = 1'b0;
    assign proc_133_input_sync_blk[3] = 1'b0;
    assign proc_133_output_sync_blk[3] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[3] = dl_detect_out ? proc_dep_vld_vec_133_reg[3] : (proc_133_data_FIFO_blk[3] | proc_133_data_PIPO_blk[3] | proc_133_start_FIFO_blk[3] | proc_133_TLF_FIFO_blk[3] | proc_133_input_sync_blk[3] | proc_133_output_sync_blk[3]);
    assign proc_133_data_FIFO_blk[4] = 1'b0;
    assign proc_133_data_PIPO_blk[4] = 1'b0;
    assign proc_133_start_FIFO_blk[4] = 1'b0;
    assign proc_133_TLF_FIFO_blk[4] = 1'b0;
    assign proc_133_input_sync_blk[4] = 1'b0;
    assign proc_133_output_sync_blk[4] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[4] = dl_detect_out ? proc_dep_vld_vec_133_reg[4] : (proc_133_data_FIFO_blk[4] | proc_133_data_PIPO_blk[4] | proc_133_start_FIFO_blk[4] | proc_133_TLF_FIFO_blk[4] | proc_133_input_sync_blk[4] | proc_133_output_sync_blk[4]);
    assign proc_133_data_FIFO_blk[5] = 1'b0;
    assign proc_133_data_PIPO_blk[5] = 1'b0;
    assign proc_133_start_FIFO_blk[5] = 1'b0;
    assign proc_133_TLF_FIFO_blk[5] = 1'b0;
    assign proc_133_input_sync_blk[5] = 1'b0;
    assign proc_133_output_sync_blk[5] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[5] = dl_detect_out ? proc_dep_vld_vec_133_reg[5] : (proc_133_data_FIFO_blk[5] | proc_133_data_PIPO_blk[5] | proc_133_start_FIFO_blk[5] | proc_133_TLF_FIFO_blk[5] | proc_133_input_sync_blk[5] | proc_133_output_sync_blk[5]);
    assign proc_133_data_FIFO_blk[6] = 1'b0;
    assign proc_133_data_PIPO_blk[6] = 1'b0;
    assign proc_133_start_FIFO_blk[6] = 1'b0;
    assign proc_133_TLF_FIFO_blk[6] = 1'b0;
    assign proc_133_input_sync_blk[6] = 1'b0;
    assign proc_133_output_sync_blk[6] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[6] = dl_detect_out ? proc_dep_vld_vec_133_reg[6] : (proc_133_data_FIFO_blk[6] | proc_133_data_PIPO_blk[6] | proc_133_start_FIFO_blk[6] | proc_133_TLF_FIFO_blk[6] | proc_133_input_sync_blk[6] | proc_133_output_sync_blk[6]);
    assign proc_133_data_FIFO_blk[7] = 1'b0;
    assign proc_133_data_PIPO_blk[7] = 1'b0;
    assign proc_133_start_FIFO_blk[7] = 1'b0;
    assign proc_133_TLF_FIFO_blk[7] = 1'b0;
    assign proc_133_input_sync_blk[7] = 1'b0;
    assign proc_133_output_sync_blk[7] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[7] = dl_detect_out ? proc_dep_vld_vec_133_reg[7] : (proc_133_data_FIFO_blk[7] | proc_133_data_PIPO_blk[7] | proc_133_start_FIFO_blk[7] | proc_133_TLF_FIFO_blk[7] | proc_133_input_sync_blk[7] | proc_133_output_sync_blk[7]);
    assign proc_133_data_FIFO_blk[8] = 1'b0;
    assign proc_133_data_PIPO_blk[8] = 1'b0;
    assign proc_133_start_FIFO_blk[8] = 1'b0;
    assign proc_133_TLF_FIFO_blk[8] = 1'b0;
    assign proc_133_input_sync_blk[8] = 1'b0;
    assign proc_133_output_sync_blk[8] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[8] = dl_detect_out ? proc_dep_vld_vec_133_reg[8] : (proc_133_data_FIFO_blk[8] | proc_133_data_PIPO_blk[8] | proc_133_start_FIFO_blk[8] | proc_133_TLF_FIFO_blk[8] | proc_133_input_sync_blk[8] | proc_133_output_sync_blk[8]);
    assign proc_133_data_FIFO_blk[9] = 1'b0;
    assign proc_133_data_PIPO_blk[9] = 1'b0;
    assign proc_133_start_FIFO_blk[9] = 1'b0;
    assign proc_133_TLF_FIFO_blk[9] = 1'b0;
    assign proc_133_input_sync_blk[9] = 1'b0;
    assign proc_133_output_sync_blk[9] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[9] = dl_detect_out ? proc_dep_vld_vec_133_reg[9] : (proc_133_data_FIFO_blk[9] | proc_133_data_PIPO_blk[9] | proc_133_start_FIFO_blk[9] | proc_133_TLF_FIFO_blk[9] | proc_133_input_sync_blk[9] | proc_133_output_sync_blk[9]);
    assign proc_133_data_FIFO_blk[10] = 1'b0;
    assign proc_133_data_PIPO_blk[10] = 1'b0;
    assign proc_133_start_FIFO_blk[10] = 1'b0;
    assign proc_133_TLF_FIFO_blk[10] = 1'b0;
    assign proc_133_input_sync_blk[10] = 1'b0;
    assign proc_133_output_sync_blk[10] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[10] = dl_detect_out ? proc_dep_vld_vec_133_reg[10] : (proc_133_data_FIFO_blk[10] | proc_133_data_PIPO_blk[10] | proc_133_start_FIFO_blk[10] | proc_133_TLF_FIFO_blk[10] | proc_133_input_sync_blk[10] | proc_133_output_sync_blk[10]);
    assign proc_133_data_FIFO_blk[11] = 1'b0;
    assign proc_133_data_PIPO_blk[11] = 1'b0;
    assign proc_133_start_FIFO_blk[11] = 1'b0;
    assign proc_133_TLF_FIFO_blk[11] = 1'b0;
    assign proc_133_input_sync_blk[11] = 1'b0;
    assign proc_133_output_sync_blk[11] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[11] = dl_detect_out ? proc_dep_vld_vec_133_reg[11] : (proc_133_data_FIFO_blk[11] | proc_133_data_PIPO_blk[11] | proc_133_start_FIFO_blk[11] | proc_133_TLF_FIFO_blk[11] | proc_133_input_sync_blk[11] | proc_133_output_sync_blk[11]);
    assign proc_133_data_FIFO_blk[12] = 1'b0;
    assign proc_133_data_PIPO_blk[12] = 1'b0;
    assign proc_133_start_FIFO_blk[12] = 1'b0;
    assign proc_133_TLF_FIFO_blk[12] = 1'b0;
    assign proc_133_input_sync_blk[12] = 1'b0;
    assign proc_133_output_sync_blk[12] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[12] = dl_detect_out ? proc_dep_vld_vec_133_reg[12] : (proc_133_data_FIFO_blk[12] | proc_133_data_PIPO_blk[12] | proc_133_start_FIFO_blk[12] | proc_133_TLF_FIFO_blk[12] | proc_133_input_sync_blk[12] | proc_133_output_sync_blk[12]);
    assign proc_133_data_FIFO_blk[13] = 1'b0;
    assign proc_133_data_PIPO_blk[13] = 1'b0;
    assign proc_133_start_FIFO_blk[13] = 1'b0;
    assign proc_133_TLF_FIFO_blk[13] = 1'b0;
    assign proc_133_input_sync_blk[13] = 1'b0;
    assign proc_133_output_sync_blk[13] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[13] = dl_detect_out ? proc_dep_vld_vec_133_reg[13] : (proc_133_data_FIFO_blk[13] | proc_133_data_PIPO_blk[13] | proc_133_start_FIFO_blk[13] | proc_133_TLF_FIFO_blk[13] | proc_133_input_sync_blk[13] | proc_133_output_sync_blk[13]);
    assign proc_133_data_FIFO_blk[14] = 1'b0;
    assign proc_133_data_PIPO_blk[14] = 1'b0;
    assign proc_133_start_FIFO_blk[14] = 1'b0;
    assign proc_133_TLF_FIFO_blk[14] = 1'b0;
    assign proc_133_input_sync_blk[14] = 1'b0;
    assign proc_133_output_sync_blk[14] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[14] = dl_detect_out ? proc_dep_vld_vec_133_reg[14] : (proc_133_data_FIFO_blk[14] | proc_133_data_PIPO_blk[14] | proc_133_start_FIFO_blk[14] | proc_133_TLF_FIFO_blk[14] | proc_133_input_sync_blk[14] | proc_133_output_sync_blk[14]);
    assign proc_133_data_FIFO_blk[15] = 1'b0;
    assign proc_133_data_PIPO_blk[15] = 1'b0;
    assign proc_133_start_FIFO_blk[15] = 1'b0;
    assign proc_133_TLF_FIFO_blk[15] = 1'b0;
    assign proc_133_input_sync_blk[15] = 1'b0;
    assign proc_133_output_sync_blk[15] = 1'b0 | (ap_done_reg_18 & grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_133[15] = dl_detect_out ? proc_dep_vld_vec_133_reg[15] : (proc_133_data_FIFO_blk[15] | proc_133_data_PIPO_blk[15] | proc_133_start_FIFO_blk[15] | proc_133_TLF_FIFO_blk[15] | proc_133_input_sync_blk[15] | proc_133_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_133_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_133_reg <= proc_dep_vld_vec_133;
        end
    end
    assign in_chan_dep_vld_vec_133[0] = dep_chan_vld_110_133;
    assign in_chan_dep_data_vec_133[263 : 0] = dep_chan_data_110_133;
    assign token_in_vec_133[0] = token_110_133;
    assign in_chan_dep_vld_vec_133[1] = dep_chan_vld_131_133;
    assign in_chan_dep_data_vec_133[527 : 264] = dep_chan_data_131_133;
    assign token_in_vec_133[1] = token_131_133;
    assign in_chan_dep_vld_vec_133[2] = dep_chan_vld_132_133;
    assign in_chan_dep_data_vec_133[791 : 528] = dep_chan_data_132_133;
    assign token_in_vec_133[2] = token_132_133;
    assign in_chan_dep_vld_vec_133[3] = dep_chan_vld_134_133;
    assign in_chan_dep_data_vec_133[1055 : 792] = dep_chan_data_134_133;
    assign token_in_vec_133[3] = token_134_133;
    assign in_chan_dep_vld_vec_133[4] = dep_chan_vld_135_133;
    assign in_chan_dep_data_vec_133[1319 : 1056] = dep_chan_data_135_133;
    assign token_in_vec_133[4] = token_135_133;
    assign in_chan_dep_vld_vec_133[5] = dep_chan_vld_136_133;
    assign in_chan_dep_data_vec_133[1583 : 1320] = dep_chan_data_136_133;
    assign token_in_vec_133[5] = token_136_133;
    assign in_chan_dep_vld_vec_133[6] = dep_chan_vld_137_133;
    assign in_chan_dep_data_vec_133[1847 : 1584] = dep_chan_data_137_133;
    assign token_in_vec_133[6] = token_137_133;
    assign in_chan_dep_vld_vec_133[7] = dep_chan_vld_138_133;
    assign in_chan_dep_data_vec_133[2111 : 1848] = dep_chan_data_138_133;
    assign token_in_vec_133[7] = token_138_133;
    assign in_chan_dep_vld_vec_133[8] = dep_chan_vld_139_133;
    assign in_chan_dep_data_vec_133[2375 : 2112] = dep_chan_data_139_133;
    assign token_in_vec_133[8] = token_139_133;
    assign in_chan_dep_vld_vec_133[9] = dep_chan_vld_140_133;
    assign in_chan_dep_data_vec_133[2639 : 2376] = dep_chan_data_140_133;
    assign token_in_vec_133[9] = token_140_133;
    assign in_chan_dep_vld_vec_133[10] = dep_chan_vld_141_133;
    assign in_chan_dep_data_vec_133[2903 : 2640] = dep_chan_data_141_133;
    assign token_in_vec_133[10] = token_141_133;
    assign in_chan_dep_vld_vec_133[11] = dep_chan_vld_142_133;
    assign in_chan_dep_data_vec_133[3167 : 2904] = dep_chan_data_142_133;
    assign token_in_vec_133[11] = token_142_133;
    assign in_chan_dep_vld_vec_133[12] = dep_chan_vld_143_133;
    assign in_chan_dep_data_vec_133[3431 : 3168] = dep_chan_data_143_133;
    assign token_in_vec_133[12] = token_143_133;
    assign in_chan_dep_vld_vec_133[13] = dep_chan_vld_144_133;
    assign in_chan_dep_data_vec_133[3695 : 3432] = dep_chan_data_144_133;
    assign token_in_vec_133[13] = token_144_133;
    assign in_chan_dep_vld_vec_133[14] = dep_chan_vld_145_133;
    assign in_chan_dep_data_vec_133[3959 : 3696] = dep_chan_data_145_133;
    assign token_in_vec_133[14] = token_145_133;
    assign in_chan_dep_vld_vec_133[15] = dep_chan_vld_174_133;
    assign in_chan_dep_data_vec_133[4223 : 3960] = dep_chan_data_174_133;
    assign token_in_vec_133[15] = token_174_133;
    assign dep_chan_vld_133_110 = out_chan_dep_vld_vec_133[0];
    assign dep_chan_data_133_110 = out_chan_dep_data_133;
    assign token_133_110 = token_out_vec_133[0];
    assign dep_chan_vld_133_131 = out_chan_dep_vld_vec_133[1];
    assign dep_chan_data_133_131 = out_chan_dep_data_133;
    assign token_133_131 = token_out_vec_133[1];
    assign dep_chan_vld_133_132 = out_chan_dep_vld_vec_133[2];
    assign dep_chan_data_133_132 = out_chan_dep_data_133;
    assign token_133_132 = token_out_vec_133[2];
    assign dep_chan_vld_133_134 = out_chan_dep_vld_vec_133[3];
    assign dep_chan_data_133_134 = out_chan_dep_data_133;
    assign token_133_134 = token_out_vec_133[3];
    assign dep_chan_vld_133_135 = out_chan_dep_vld_vec_133[4];
    assign dep_chan_data_133_135 = out_chan_dep_data_133;
    assign token_133_135 = token_out_vec_133[4];
    assign dep_chan_vld_133_136 = out_chan_dep_vld_vec_133[5];
    assign dep_chan_data_133_136 = out_chan_dep_data_133;
    assign token_133_136 = token_out_vec_133[5];
    assign dep_chan_vld_133_137 = out_chan_dep_vld_vec_133[6];
    assign dep_chan_data_133_137 = out_chan_dep_data_133;
    assign token_133_137 = token_out_vec_133[6];
    assign dep_chan_vld_133_138 = out_chan_dep_vld_vec_133[7];
    assign dep_chan_data_133_138 = out_chan_dep_data_133;
    assign token_133_138 = token_out_vec_133[7];
    assign dep_chan_vld_133_139 = out_chan_dep_vld_vec_133[8];
    assign dep_chan_data_133_139 = out_chan_dep_data_133;
    assign token_133_139 = token_out_vec_133[8];
    assign dep_chan_vld_133_140 = out_chan_dep_vld_vec_133[9];
    assign dep_chan_data_133_140 = out_chan_dep_data_133;
    assign token_133_140 = token_out_vec_133[9];
    assign dep_chan_vld_133_141 = out_chan_dep_vld_vec_133[10];
    assign dep_chan_data_133_141 = out_chan_dep_data_133;
    assign token_133_141 = token_out_vec_133[10];
    assign dep_chan_vld_133_142 = out_chan_dep_vld_vec_133[11];
    assign dep_chan_data_133_142 = out_chan_dep_data_133;
    assign token_133_142 = token_out_vec_133[11];
    assign dep_chan_vld_133_143 = out_chan_dep_vld_vec_133[12];
    assign dep_chan_data_133_143 = out_chan_dep_data_133;
    assign token_133_143 = token_out_vec_133[12];
    assign dep_chan_vld_133_144 = out_chan_dep_vld_vec_133[13];
    assign dep_chan_data_133_144 = out_chan_dep_data_133;
    assign token_133_144 = token_out_vec_133[13];
    assign dep_chan_vld_133_145 = out_chan_dep_vld_vec_133[14];
    assign dep_chan_data_133_145 = out_chan_dep_data_133;
    assign token_133_145 = token_out_vec_133[14];
    assign dep_chan_vld_133_174 = out_chan_dep_vld_vec_133[15];
    assign dep_chan_data_133_174 = out_chan_dep_data_133;
    assign token_133_174 = token_out_vec_133[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0
    top_hls_deadlock_detect_unit #(264, 134, 16, 16) top_hls_deadlock_detect_unit_134 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_134),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_134),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_134),
        .token_in_vec(token_in_vec_134),
        .dl_detect_in(dl_detect_out),
        .origin(origin[134]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_134),
        .out_chan_dep_data(out_chan_dep_data_134),
        .token_out_vec(token_out_vec_134),
        .dl_detect_out(dl_in_vec[134]));

    assign proc_134_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.fifo_A_PE_3_2_x127_blk_n);
    assign proc_134_data_PIPO_blk[0] = 1'b0;
    assign proc_134_start_FIFO_blk[0] = 1'b0;
    assign proc_134_TLF_FIFO_blk[0] = 1'b0;
    assign proc_134_input_sync_blk[0] = 1'b0;
    assign proc_134_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_134[0] = dl_detect_out ? proc_dep_vld_vec_134_reg[0] : (proc_134_data_FIFO_blk[0] | proc_134_data_PIPO_blk[0] | proc_134_start_FIFO_blk[0] | proc_134_TLF_FIFO_blk[0] | proc_134_input_sync_blk[0] | proc_134_output_sync_blk[0]);
    assign proc_134_data_FIFO_blk[1] = 1'b0;
    assign proc_134_data_PIPO_blk[1] = 1'b0;
    assign proc_134_start_FIFO_blk[1] = 1'b0;
    assign proc_134_TLF_FIFO_blk[1] = 1'b0;
    assign proc_134_input_sync_blk[1] = 1'b0;
    assign proc_134_output_sync_blk[1] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[1] = dl_detect_out ? proc_dep_vld_vec_134_reg[1] : (proc_134_data_FIFO_blk[1] | proc_134_data_PIPO_blk[1] | proc_134_start_FIFO_blk[1] | proc_134_TLF_FIFO_blk[1] | proc_134_input_sync_blk[1] | proc_134_output_sync_blk[1]);
    assign proc_134_data_FIFO_blk[2] = 1'b0;
    assign proc_134_data_PIPO_blk[2] = 1'b0;
    assign proc_134_start_FIFO_blk[2] = 1'b0;
    assign proc_134_TLF_FIFO_blk[2] = 1'b0;
    assign proc_134_input_sync_blk[2] = 1'b0;
    assign proc_134_output_sync_blk[2] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[2] = dl_detect_out ? proc_dep_vld_vec_134_reg[2] : (proc_134_data_FIFO_blk[2] | proc_134_data_PIPO_blk[2] | proc_134_start_FIFO_blk[2] | proc_134_TLF_FIFO_blk[2] | proc_134_input_sync_blk[2] | proc_134_output_sync_blk[2]);
    assign proc_134_data_FIFO_blk[3] = 1'b0;
    assign proc_134_data_PIPO_blk[3] = 1'b0;
    assign proc_134_start_FIFO_blk[3] = 1'b0;
    assign proc_134_TLF_FIFO_blk[3] = 1'b0;
    assign proc_134_input_sync_blk[3] = 1'b0;
    assign proc_134_output_sync_blk[3] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[3] = dl_detect_out ? proc_dep_vld_vec_134_reg[3] : (proc_134_data_FIFO_blk[3] | proc_134_data_PIPO_blk[3] | proc_134_start_FIFO_blk[3] | proc_134_TLF_FIFO_blk[3] | proc_134_input_sync_blk[3] | proc_134_output_sync_blk[3]);
    assign proc_134_data_FIFO_blk[4] = 1'b0;
    assign proc_134_data_PIPO_blk[4] = 1'b0;
    assign proc_134_start_FIFO_blk[4] = 1'b0;
    assign proc_134_TLF_FIFO_blk[4] = 1'b0;
    assign proc_134_input_sync_blk[4] = 1'b0;
    assign proc_134_output_sync_blk[4] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[4] = dl_detect_out ? proc_dep_vld_vec_134_reg[4] : (proc_134_data_FIFO_blk[4] | proc_134_data_PIPO_blk[4] | proc_134_start_FIFO_blk[4] | proc_134_TLF_FIFO_blk[4] | proc_134_input_sync_blk[4] | proc_134_output_sync_blk[4]);
    assign proc_134_data_FIFO_blk[5] = 1'b0;
    assign proc_134_data_PIPO_blk[5] = 1'b0;
    assign proc_134_start_FIFO_blk[5] = 1'b0;
    assign proc_134_TLF_FIFO_blk[5] = 1'b0;
    assign proc_134_input_sync_blk[5] = 1'b0;
    assign proc_134_output_sync_blk[5] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[5] = dl_detect_out ? proc_dep_vld_vec_134_reg[5] : (proc_134_data_FIFO_blk[5] | proc_134_data_PIPO_blk[5] | proc_134_start_FIFO_blk[5] | proc_134_TLF_FIFO_blk[5] | proc_134_input_sync_blk[5] | proc_134_output_sync_blk[5]);
    assign proc_134_data_FIFO_blk[6] = 1'b0;
    assign proc_134_data_PIPO_blk[6] = 1'b0;
    assign proc_134_start_FIFO_blk[6] = 1'b0;
    assign proc_134_TLF_FIFO_blk[6] = 1'b0;
    assign proc_134_input_sync_blk[6] = 1'b0;
    assign proc_134_output_sync_blk[6] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[6] = dl_detect_out ? proc_dep_vld_vec_134_reg[6] : (proc_134_data_FIFO_blk[6] | proc_134_data_PIPO_blk[6] | proc_134_start_FIFO_blk[6] | proc_134_TLF_FIFO_blk[6] | proc_134_input_sync_blk[6] | proc_134_output_sync_blk[6]);
    assign proc_134_data_FIFO_blk[7] = 1'b0;
    assign proc_134_data_PIPO_blk[7] = 1'b0;
    assign proc_134_start_FIFO_blk[7] = 1'b0;
    assign proc_134_TLF_FIFO_blk[7] = 1'b0;
    assign proc_134_input_sync_blk[7] = 1'b0;
    assign proc_134_output_sync_blk[7] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[7] = dl_detect_out ? proc_dep_vld_vec_134_reg[7] : (proc_134_data_FIFO_blk[7] | proc_134_data_PIPO_blk[7] | proc_134_start_FIFO_blk[7] | proc_134_TLF_FIFO_blk[7] | proc_134_input_sync_blk[7] | proc_134_output_sync_blk[7]);
    assign proc_134_data_FIFO_blk[8] = 1'b0;
    assign proc_134_data_PIPO_blk[8] = 1'b0;
    assign proc_134_start_FIFO_blk[8] = 1'b0;
    assign proc_134_TLF_FIFO_blk[8] = 1'b0;
    assign proc_134_input_sync_blk[8] = 1'b0;
    assign proc_134_output_sync_blk[8] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[8] = dl_detect_out ? proc_dep_vld_vec_134_reg[8] : (proc_134_data_FIFO_blk[8] | proc_134_data_PIPO_blk[8] | proc_134_start_FIFO_blk[8] | proc_134_TLF_FIFO_blk[8] | proc_134_input_sync_blk[8] | proc_134_output_sync_blk[8]);
    assign proc_134_data_FIFO_blk[9] = 1'b0;
    assign proc_134_data_PIPO_blk[9] = 1'b0;
    assign proc_134_start_FIFO_blk[9] = 1'b0;
    assign proc_134_TLF_FIFO_blk[9] = 1'b0;
    assign proc_134_input_sync_blk[9] = 1'b0;
    assign proc_134_output_sync_blk[9] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[9] = dl_detect_out ? proc_dep_vld_vec_134_reg[9] : (proc_134_data_FIFO_blk[9] | proc_134_data_PIPO_blk[9] | proc_134_start_FIFO_blk[9] | proc_134_TLF_FIFO_blk[9] | proc_134_input_sync_blk[9] | proc_134_output_sync_blk[9]);
    assign proc_134_data_FIFO_blk[10] = 1'b0;
    assign proc_134_data_PIPO_blk[10] = 1'b0;
    assign proc_134_start_FIFO_blk[10] = 1'b0;
    assign proc_134_TLF_FIFO_blk[10] = 1'b0;
    assign proc_134_input_sync_blk[10] = 1'b0;
    assign proc_134_output_sync_blk[10] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[10] = dl_detect_out ? proc_dep_vld_vec_134_reg[10] : (proc_134_data_FIFO_blk[10] | proc_134_data_PIPO_blk[10] | proc_134_start_FIFO_blk[10] | proc_134_TLF_FIFO_blk[10] | proc_134_input_sync_blk[10] | proc_134_output_sync_blk[10]);
    assign proc_134_data_FIFO_blk[11] = 1'b0;
    assign proc_134_data_PIPO_blk[11] = 1'b0;
    assign proc_134_start_FIFO_blk[11] = 1'b0;
    assign proc_134_TLF_FIFO_blk[11] = 1'b0;
    assign proc_134_input_sync_blk[11] = 1'b0;
    assign proc_134_output_sync_blk[11] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[11] = dl_detect_out ? proc_dep_vld_vec_134_reg[11] : (proc_134_data_FIFO_blk[11] | proc_134_data_PIPO_blk[11] | proc_134_start_FIFO_blk[11] | proc_134_TLF_FIFO_blk[11] | proc_134_input_sync_blk[11] | proc_134_output_sync_blk[11]);
    assign proc_134_data_FIFO_blk[12] = 1'b0;
    assign proc_134_data_PIPO_blk[12] = 1'b0;
    assign proc_134_start_FIFO_blk[12] = 1'b0;
    assign proc_134_TLF_FIFO_blk[12] = 1'b0;
    assign proc_134_input_sync_blk[12] = 1'b0;
    assign proc_134_output_sync_blk[12] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[12] = dl_detect_out ? proc_dep_vld_vec_134_reg[12] : (proc_134_data_FIFO_blk[12] | proc_134_data_PIPO_blk[12] | proc_134_start_FIFO_blk[12] | proc_134_TLF_FIFO_blk[12] | proc_134_input_sync_blk[12] | proc_134_output_sync_blk[12]);
    assign proc_134_data_FIFO_blk[13] = 1'b0;
    assign proc_134_data_PIPO_blk[13] = 1'b0;
    assign proc_134_start_FIFO_blk[13] = 1'b0;
    assign proc_134_TLF_FIFO_blk[13] = 1'b0;
    assign proc_134_input_sync_blk[13] = 1'b0;
    assign proc_134_output_sync_blk[13] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[13] = dl_detect_out ? proc_dep_vld_vec_134_reg[13] : (proc_134_data_FIFO_blk[13] | proc_134_data_PIPO_blk[13] | proc_134_start_FIFO_blk[13] | proc_134_TLF_FIFO_blk[13] | proc_134_input_sync_blk[13] | proc_134_output_sync_blk[13]);
    assign proc_134_data_FIFO_blk[14] = 1'b0;
    assign proc_134_data_PIPO_blk[14] = 1'b0;
    assign proc_134_start_FIFO_blk[14] = 1'b0;
    assign proc_134_TLF_FIFO_blk[14] = 1'b0;
    assign proc_134_input_sync_blk[14] = 1'b0;
    assign proc_134_output_sync_blk[14] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[14] = dl_detect_out ? proc_dep_vld_vec_134_reg[14] : (proc_134_data_FIFO_blk[14] | proc_134_data_PIPO_blk[14] | proc_134_start_FIFO_blk[14] | proc_134_TLF_FIFO_blk[14] | proc_134_input_sync_blk[14] | proc_134_output_sync_blk[14]);
    assign proc_134_data_FIFO_blk[15] = 1'b0;
    assign proc_134_data_PIPO_blk[15] = 1'b0;
    assign proc_134_start_FIFO_blk[15] = 1'b0;
    assign proc_134_TLF_FIFO_blk[15] = 1'b0;
    assign proc_134_input_sync_blk[15] = 1'b0;
    assign proc_134_output_sync_blk[15] = 1'b0 | (ap_done_reg_19 & grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_134[15] = dl_detect_out ? proc_dep_vld_vec_134_reg[15] : (proc_134_data_FIFO_blk[15] | proc_134_data_PIPO_blk[15] | proc_134_start_FIFO_blk[15] | proc_134_TLF_FIFO_blk[15] | proc_134_input_sync_blk[15] | proc_134_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_134_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_134_reg <= proc_dep_vld_vec_134;
        end
    end
    assign in_chan_dep_vld_vec_134[0] = dep_chan_vld_112_134;
    assign in_chan_dep_data_vec_134[263 : 0] = dep_chan_data_112_134;
    assign token_in_vec_134[0] = token_112_134;
    assign in_chan_dep_vld_vec_134[1] = dep_chan_vld_131_134;
    assign in_chan_dep_data_vec_134[527 : 264] = dep_chan_data_131_134;
    assign token_in_vec_134[1] = token_131_134;
    assign in_chan_dep_vld_vec_134[2] = dep_chan_vld_132_134;
    assign in_chan_dep_data_vec_134[791 : 528] = dep_chan_data_132_134;
    assign token_in_vec_134[2] = token_132_134;
    assign in_chan_dep_vld_vec_134[3] = dep_chan_vld_133_134;
    assign in_chan_dep_data_vec_134[1055 : 792] = dep_chan_data_133_134;
    assign token_in_vec_134[3] = token_133_134;
    assign in_chan_dep_vld_vec_134[4] = dep_chan_vld_135_134;
    assign in_chan_dep_data_vec_134[1319 : 1056] = dep_chan_data_135_134;
    assign token_in_vec_134[4] = token_135_134;
    assign in_chan_dep_vld_vec_134[5] = dep_chan_vld_136_134;
    assign in_chan_dep_data_vec_134[1583 : 1320] = dep_chan_data_136_134;
    assign token_in_vec_134[5] = token_136_134;
    assign in_chan_dep_vld_vec_134[6] = dep_chan_vld_137_134;
    assign in_chan_dep_data_vec_134[1847 : 1584] = dep_chan_data_137_134;
    assign token_in_vec_134[6] = token_137_134;
    assign in_chan_dep_vld_vec_134[7] = dep_chan_vld_138_134;
    assign in_chan_dep_data_vec_134[2111 : 1848] = dep_chan_data_138_134;
    assign token_in_vec_134[7] = token_138_134;
    assign in_chan_dep_vld_vec_134[8] = dep_chan_vld_139_134;
    assign in_chan_dep_data_vec_134[2375 : 2112] = dep_chan_data_139_134;
    assign token_in_vec_134[8] = token_139_134;
    assign in_chan_dep_vld_vec_134[9] = dep_chan_vld_140_134;
    assign in_chan_dep_data_vec_134[2639 : 2376] = dep_chan_data_140_134;
    assign token_in_vec_134[9] = token_140_134;
    assign in_chan_dep_vld_vec_134[10] = dep_chan_vld_141_134;
    assign in_chan_dep_data_vec_134[2903 : 2640] = dep_chan_data_141_134;
    assign token_in_vec_134[10] = token_141_134;
    assign in_chan_dep_vld_vec_134[11] = dep_chan_vld_142_134;
    assign in_chan_dep_data_vec_134[3167 : 2904] = dep_chan_data_142_134;
    assign token_in_vec_134[11] = token_142_134;
    assign in_chan_dep_vld_vec_134[12] = dep_chan_vld_143_134;
    assign in_chan_dep_data_vec_134[3431 : 3168] = dep_chan_data_143_134;
    assign token_in_vec_134[12] = token_143_134;
    assign in_chan_dep_vld_vec_134[13] = dep_chan_vld_144_134;
    assign in_chan_dep_data_vec_134[3695 : 3432] = dep_chan_data_144_134;
    assign token_in_vec_134[13] = token_144_134;
    assign in_chan_dep_vld_vec_134[14] = dep_chan_vld_145_134;
    assign in_chan_dep_data_vec_134[3959 : 3696] = dep_chan_data_145_134;
    assign token_in_vec_134[14] = token_145_134;
    assign in_chan_dep_vld_vec_134[15] = dep_chan_vld_174_134;
    assign in_chan_dep_data_vec_134[4223 : 3960] = dep_chan_data_174_134;
    assign token_in_vec_134[15] = token_174_134;
    assign dep_chan_vld_134_112 = out_chan_dep_vld_vec_134[0];
    assign dep_chan_data_134_112 = out_chan_dep_data_134;
    assign token_134_112 = token_out_vec_134[0];
    assign dep_chan_vld_134_131 = out_chan_dep_vld_vec_134[1];
    assign dep_chan_data_134_131 = out_chan_dep_data_134;
    assign token_134_131 = token_out_vec_134[1];
    assign dep_chan_vld_134_132 = out_chan_dep_vld_vec_134[2];
    assign dep_chan_data_134_132 = out_chan_dep_data_134;
    assign token_134_132 = token_out_vec_134[2];
    assign dep_chan_vld_134_133 = out_chan_dep_vld_vec_134[3];
    assign dep_chan_data_134_133 = out_chan_dep_data_134;
    assign token_134_133 = token_out_vec_134[3];
    assign dep_chan_vld_134_135 = out_chan_dep_vld_vec_134[4];
    assign dep_chan_data_134_135 = out_chan_dep_data_134;
    assign token_134_135 = token_out_vec_134[4];
    assign dep_chan_vld_134_136 = out_chan_dep_vld_vec_134[5];
    assign dep_chan_data_134_136 = out_chan_dep_data_134;
    assign token_134_136 = token_out_vec_134[5];
    assign dep_chan_vld_134_137 = out_chan_dep_vld_vec_134[6];
    assign dep_chan_data_134_137 = out_chan_dep_data_134;
    assign token_134_137 = token_out_vec_134[6];
    assign dep_chan_vld_134_138 = out_chan_dep_vld_vec_134[7];
    assign dep_chan_data_134_138 = out_chan_dep_data_134;
    assign token_134_138 = token_out_vec_134[7];
    assign dep_chan_vld_134_139 = out_chan_dep_vld_vec_134[8];
    assign dep_chan_data_134_139 = out_chan_dep_data_134;
    assign token_134_139 = token_out_vec_134[8];
    assign dep_chan_vld_134_140 = out_chan_dep_vld_vec_134[9];
    assign dep_chan_data_134_140 = out_chan_dep_data_134;
    assign token_134_140 = token_out_vec_134[9];
    assign dep_chan_vld_134_141 = out_chan_dep_vld_vec_134[10];
    assign dep_chan_data_134_141 = out_chan_dep_data_134;
    assign token_134_141 = token_out_vec_134[10];
    assign dep_chan_vld_134_142 = out_chan_dep_vld_vec_134[11];
    assign dep_chan_data_134_142 = out_chan_dep_data_134;
    assign token_134_142 = token_out_vec_134[11];
    assign dep_chan_vld_134_143 = out_chan_dep_vld_vec_134[12];
    assign dep_chan_data_134_143 = out_chan_dep_data_134;
    assign token_134_143 = token_out_vec_134[12];
    assign dep_chan_vld_134_144 = out_chan_dep_vld_vec_134[13];
    assign dep_chan_data_134_144 = out_chan_dep_data_134;
    assign token_134_144 = token_out_vec_134[13];
    assign dep_chan_vld_134_145 = out_chan_dep_vld_vec_134[14];
    assign dep_chan_data_134_145 = out_chan_dep_data_134;
    assign token_134_145 = token_out_vec_134[14];
    assign dep_chan_vld_134_174 = out_chan_dep_vld_vec_134[15];
    assign dep_chan_data_134_174 = out_chan_dep_data_134;
    assign token_134_174 = token_out_vec_134[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0
    top_hls_deadlock_detect_unit #(264, 135, 16, 16) top_hls_deadlock_detect_unit_135 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_135),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_135),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_135),
        .token_in_vec(token_in_vec_135),
        .dl_detect_in(dl_detect_out),
        .origin(origin[135]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_135),
        .out_chan_dep_data(out_chan_dep_data_135),
        .token_out_vec(token_out_vec_135),
        .dl_detect_out(dl_in_vec[135]));

    assign proc_135_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.fifo_A_PE_4_2_x130_blk_n);
    assign proc_135_data_PIPO_blk[0] = 1'b0;
    assign proc_135_start_FIFO_blk[0] = 1'b0;
    assign proc_135_TLF_FIFO_blk[0] = 1'b0;
    assign proc_135_input_sync_blk[0] = 1'b0;
    assign proc_135_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_135[0] = dl_detect_out ? proc_dep_vld_vec_135_reg[0] : (proc_135_data_FIFO_blk[0] | proc_135_data_PIPO_blk[0] | proc_135_start_FIFO_blk[0] | proc_135_TLF_FIFO_blk[0] | proc_135_input_sync_blk[0] | proc_135_output_sync_blk[0]);
    assign proc_135_data_FIFO_blk[1] = 1'b0;
    assign proc_135_data_PIPO_blk[1] = 1'b0;
    assign proc_135_start_FIFO_blk[1] = 1'b0;
    assign proc_135_TLF_FIFO_blk[1] = 1'b0;
    assign proc_135_input_sync_blk[1] = 1'b0;
    assign proc_135_output_sync_blk[1] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[1] = dl_detect_out ? proc_dep_vld_vec_135_reg[1] : (proc_135_data_FIFO_blk[1] | proc_135_data_PIPO_blk[1] | proc_135_start_FIFO_blk[1] | proc_135_TLF_FIFO_blk[1] | proc_135_input_sync_blk[1] | proc_135_output_sync_blk[1]);
    assign proc_135_data_FIFO_blk[2] = 1'b0;
    assign proc_135_data_PIPO_blk[2] = 1'b0;
    assign proc_135_start_FIFO_blk[2] = 1'b0;
    assign proc_135_TLF_FIFO_blk[2] = 1'b0;
    assign proc_135_input_sync_blk[2] = 1'b0;
    assign proc_135_output_sync_blk[2] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[2] = dl_detect_out ? proc_dep_vld_vec_135_reg[2] : (proc_135_data_FIFO_blk[2] | proc_135_data_PIPO_blk[2] | proc_135_start_FIFO_blk[2] | proc_135_TLF_FIFO_blk[2] | proc_135_input_sync_blk[2] | proc_135_output_sync_blk[2]);
    assign proc_135_data_FIFO_blk[3] = 1'b0;
    assign proc_135_data_PIPO_blk[3] = 1'b0;
    assign proc_135_start_FIFO_blk[3] = 1'b0;
    assign proc_135_TLF_FIFO_blk[3] = 1'b0;
    assign proc_135_input_sync_blk[3] = 1'b0;
    assign proc_135_output_sync_blk[3] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[3] = dl_detect_out ? proc_dep_vld_vec_135_reg[3] : (proc_135_data_FIFO_blk[3] | proc_135_data_PIPO_blk[3] | proc_135_start_FIFO_blk[3] | proc_135_TLF_FIFO_blk[3] | proc_135_input_sync_blk[3] | proc_135_output_sync_blk[3]);
    assign proc_135_data_FIFO_blk[4] = 1'b0;
    assign proc_135_data_PIPO_blk[4] = 1'b0;
    assign proc_135_start_FIFO_blk[4] = 1'b0;
    assign proc_135_TLF_FIFO_blk[4] = 1'b0;
    assign proc_135_input_sync_blk[4] = 1'b0;
    assign proc_135_output_sync_blk[4] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[4] = dl_detect_out ? proc_dep_vld_vec_135_reg[4] : (proc_135_data_FIFO_blk[4] | proc_135_data_PIPO_blk[4] | proc_135_start_FIFO_blk[4] | proc_135_TLF_FIFO_blk[4] | proc_135_input_sync_blk[4] | proc_135_output_sync_blk[4]);
    assign proc_135_data_FIFO_blk[5] = 1'b0;
    assign proc_135_data_PIPO_blk[5] = 1'b0;
    assign proc_135_start_FIFO_blk[5] = 1'b0;
    assign proc_135_TLF_FIFO_blk[5] = 1'b0;
    assign proc_135_input_sync_blk[5] = 1'b0;
    assign proc_135_output_sync_blk[5] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[5] = dl_detect_out ? proc_dep_vld_vec_135_reg[5] : (proc_135_data_FIFO_blk[5] | proc_135_data_PIPO_blk[5] | proc_135_start_FIFO_blk[5] | proc_135_TLF_FIFO_blk[5] | proc_135_input_sync_blk[5] | proc_135_output_sync_blk[5]);
    assign proc_135_data_FIFO_blk[6] = 1'b0;
    assign proc_135_data_PIPO_blk[6] = 1'b0;
    assign proc_135_start_FIFO_blk[6] = 1'b0;
    assign proc_135_TLF_FIFO_blk[6] = 1'b0;
    assign proc_135_input_sync_blk[6] = 1'b0;
    assign proc_135_output_sync_blk[6] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[6] = dl_detect_out ? proc_dep_vld_vec_135_reg[6] : (proc_135_data_FIFO_blk[6] | proc_135_data_PIPO_blk[6] | proc_135_start_FIFO_blk[6] | proc_135_TLF_FIFO_blk[6] | proc_135_input_sync_blk[6] | proc_135_output_sync_blk[6]);
    assign proc_135_data_FIFO_blk[7] = 1'b0;
    assign proc_135_data_PIPO_blk[7] = 1'b0;
    assign proc_135_start_FIFO_blk[7] = 1'b0;
    assign proc_135_TLF_FIFO_blk[7] = 1'b0;
    assign proc_135_input_sync_blk[7] = 1'b0;
    assign proc_135_output_sync_blk[7] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[7] = dl_detect_out ? proc_dep_vld_vec_135_reg[7] : (proc_135_data_FIFO_blk[7] | proc_135_data_PIPO_blk[7] | proc_135_start_FIFO_blk[7] | proc_135_TLF_FIFO_blk[7] | proc_135_input_sync_blk[7] | proc_135_output_sync_blk[7]);
    assign proc_135_data_FIFO_blk[8] = 1'b0;
    assign proc_135_data_PIPO_blk[8] = 1'b0;
    assign proc_135_start_FIFO_blk[8] = 1'b0;
    assign proc_135_TLF_FIFO_blk[8] = 1'b0;
    assign proc_135_input_sync_blk[8] = 1'b0;
    assign proc_135_output_sync_blk[8] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[8] = dl_detect_out ? proc_dep_vld_vec_135_reg[8] : (proc_135_data_FIFO_blk[8] | proc_135_data_PIPO_blk[8] | proc_135_start_FIFO_blk[8] | proc_135_TLF_FIFO_blk[8] | proc_135_input_sync_blk[8] | proc_135_output_sync_blk[8]);
    assign proc_135_data_FIFO_blk[9] = 1'b0;
    assign proc_135_data_PIPO_blk[9] = 1'b0;
    assign proc_135_start_FIFO_blk[9] = 1'b0;
    assign proc_135_TLF_FIFO_blk[9] = 1'b0;
    assign proc_135_input_sync_blk[9] = 1'b0;
    assign proc_135_output_sync_blk[9] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[9] = dl_detect_out ? proc_dep_vld_vec_135_reg[9] : (proc_135_data_FIFO_blk[9] | proc_135_data_PIPO_blk[9] | proc_135_start_FIFO_blk[9] | proc_135_TLF_FIFO_blk[9] | proc_135_input_sync_blk[9] | proc_135_output_sync_blk[9]);
    assign proc_135_data_FIFO_blk[10] = 1'b0;
    assign proc_135_data_PIPO_blk[10] = 1'b0;
    assign proc_135_start_FIFO_blk[10] = 1'b0;
    assign proc_135_TLF_FIFO_blk[10] = 1'b0;
    assign proc_135_input_sync_blk[10] = 1'b0;
    assign proc_135_output_sync_blk[10] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[10] = dl_detect_out ? proc_dep_vld_vec_135_reg[10] : (proc_135_data_FIFO_blk[10] | proc_135_data_PIPO_blk[10] | proc_135_start_FIFO_blk[10] | proc_135_TLF_FIFO_blk[10] | proc_135_input_sync_blk[10] | proc_135_output_sync_blk[10]);
    assign proc_135_data_FIFO_blk[11] = 1'b0;
    assign proc_135_data_PIPO_blk[11] = 1'b0;
    assign proc_135_start_FIFO_blk[11] = 1'b0;
    assign proc_135_TLF_FIFO_blk[11] = 1'b0;
    assign proc_135_input_sync_blk[11] = 1'b0;
    assign proc_135_output_sync_blk[11] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[11] = dl_detect_out ? proc_dep_vld_vec_135_reg[11] : (proc_135_data_FIFO_blk[11] | proc_135_data_PIPO_blk[11] | proc_135_start_FIFO_blk[11] | proc_135_TLF_FIFO_blk[11] | proc_135_input_sync_blk[11] | proc_135_output_sync_blk[11]);
    assign proc_135_data_FIFO_blk[12] = 1'b0;
    assign proc_135_data_PIPO_blk[12] = 1'b0;
    assign proc_135_start_FIFO_blk[12] = 1'b0;
    assign proc_135_TLF_FIFO_blk[12] = 1'b0;
    assign proc_135_input_sync_blk[12] = 1'b0;
    assign proc_135_output_sync_blk[12] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[12] = dl_detect_out ? proc_dep_vld_vec_135_reg[12] : (proc_135_data_FIFO_blk[12] | proc_135_data_PIPO_blk[12] | proc_135_start_FIFO_blk[12] | proc_135_TLF_FIFO_blk[12] | proc_135_input_sync_blk[12] | proc_135_output_sync_blk[12]);
    assign proc_135_data_FIFO_blk[13] = 1'b0;
    assign proc_135_data_PIPO_blk[13] = 1'b0;
    assign proc_135_start_FIFO_blk[13] = 1'b0;
    assign proc_135_TLF_FIFO_blk[13] = 1'b0;
    assign proc_135_input_sync_blk[13] = 1'b0;
    assign proc_135_output_sync_blk[13] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[13] = dl_detect_out ? proc_dep_vld_vec_135_reg[13] : (proc_135_data_FIFO_blk[13] | proc_135_data_PIPO_blk[13] | proc_135_start_FIFO_blk[13] | proc_135_TLF_FIFO_blk[13] | proc_135_input_sync_blk[13] | proc_135_output_sync_blk[13]);
    assign proc_135_data_FIFO_blk[14] = 1'b0;
    assign proc_135_data_PIPO_blk[14] = 1'b0;
    assign proc_135_start_FIFO_blk[14] = 1'b0;
    assign proc_135_TLF_FIFO_blk[14] = 1'b0;
    assign proc_135_input_sync_blk[14] = 1'b0;
    assign proc_135_output_sync_blk[14] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[14] = dl_detect_out ? proc_dep_vld_vec_135_reg[14] : (proc_135_data_FIFO_blk[14] | proc_135_data_PIPO_blk[14] | proc_135_start_FIFO_blk[14] | proc_135_TLF_FIFO_blk[14] | proc_135_input_sync_blk[14] | proc_135_output_sync_blk[14]);
    assign proc_135_data_FIFO_blk[15] = 1'b0;
    assign proc_135_data_PIPO_blk[15] = 1'b0;
    assign proc_135_start_FIFO_blk[15] = 1'b0;
    assign proc_135_TLF_FIFO_blk[15] = 1'b0;
    assign proc_135_input_sync_blk[15] = 1'b0;
    assign proc_135_output_sync_blk[15] = 1'b0 | (ap_done_reg_20 & grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_135[15] = dl_detect_out ? proc_dep_vld_vec_135_reg[15] : (proc_135_data_FIFO_blk[15] | proc_135_data_PIPO_blk[15] | proc_135_start_FIFO_blk[15] | proc_135_TLF_FIFO_blk[15] | proc_135_input_sync_blk[15] | proc_135_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_135_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_135_reg <= proc_dep_vld_vec_135;
        end
    end
    assign in_chan_dep_vld_vec_135[0] = dep_chan_vld_114_135;
    assign in_chan_dep_data_vec_135[263 : 0] = dep_chan_data_114_135;
    assign token_in_vec_135[0] = token_114_135;
    assign in_chan_dep_vld_vec_135[1] = dep_chan_vld_131_135;
    assign in_chan_dep_data_vec_135[527 : 264] = dep_chan_data_131_135;
    assign token_in_vec_135[1] = token_131_135;
    assign in_chan_dep_vld_vec_135[2] = dep_chan_vld_132_135;
    assign in_chan_dep_data_vec_135[791 : 528] = dep_chan_data_132_135;
    assign token_in_vec_135[2] = token_132_135;
    assign in_chan_dep_vld_vec_135[3] = dep_chan_vld_133_135;
    assign in_chan_dep_data_vec_135[1055 : 792] = dep_chan_data_133_135;
    assign token_in_vec_135[3] = token_133_135;
    assign in_chan_dep_vld_vec_135[4] = dep_chan_vld_134_135;
    assign in_chan_dep_data_vec_135[1319 : 1056] = dep_chan_data_134_135;
    assign token_in_vec_135[4] = token_134_135;
    assign in_chan_dep_vld_vec_135[5] = dep_chan_vld_136_135;
    assign in_chan_dep_data_vec_135[1583 : 1320] = dep_chan_data_136_135;
    assign token_in_vec_135[5] = token_136_135;
    assign in_chan_dep_vld_vec_135[6] = dep_chan_vld_137_135;
    assign in_chan_dep_data_vec_135[1847 : 1584] = dep_chan_data_137_135;
    assign token_in_vec_135[6] = token_137_135;
    assign in_chan_dep_vld_vec_135[7] = dep_chan_vld_138_135;
    assign in_chan_dep_data_vec_135[2111 : 1848] = dep_chan_data_138_135;
    assign token_in_vec_135[7] = token_138_135;
    assign in_chan_dep_vld_vec_135[8] = dep_chan_vld_139_135;
    assign in_chan_dep_data_vec_135[2375 : 2112] = dep_chan_data_139_135;
    assign token_in_vec_135[8] = token_139_135;
    assign in_chan_dep_vld_vec_135[9] = dep_chan_vld_140_135;
    assign in_chan_dep_data_vec_135[2639 : 2376] = dep_chan_data_140_135;
    assign token_in_vec_135[9] = token_140_135;
    assign in_chan_dep_vld_vec_135[10] = dep_chan_vld_141_135;
    assign in_chan_dep_data_vec_135[2903 : 2640] = dep_chan_data_141_135;
    assign token_in_vec_135[10] = token_141_135;
    assign in_chan_dep_vld_vec_135[11] = dep_chan_vld_142_135;
    assign in_chan_dep_data_vec_135[3167 : 2904] = dep_chan_data_142_135;
    assign token_in_vec_135[11] = token_142_135;
    assign in_chan_dep_vld_vec_135[12] = dep_chan_vld_143_135;
    assign in_chan_dep_data_vec_135[3431 : 3168] = dep_chan_data_143_135;
    assign token_in_vec_135[12] = token_143_135;
    assign in_chan_dep_vld_vec_135[13] = dep_chan_vld_144_135;
    assign in_chan_dep_data_vec_135[3695 : 3432] = dep_chan_data_144_135;
    assign token_in_vec_135[13] = token_144_135;
    assign in_chan_dep_vld_vec_135[14] = dep_chan_vld_145_135;
    assign in_chan_dep_data_vec_135[3959 : 3696] = dep_chan_data_145_135;
    assign token_in_vec_135[14] = token_145_135;
    assign in_chan_dep_vld_vec_135[15] = dep_chan_vld_174_135;
    assign in_chan_dep_data_vec_135[4223 : 3960] = dep_chan_data_174_135;
    assign token_in_vec_135[15] = token_174_135;
    assign dep_chan_vld_135_114 = out_chan_dep_vld_vec_135[0];
    assign dep_chan_data_135_114 = out_chan_dep_data_135;
    assign token_135_114 = token_out_vec_135[0];
    assign dep_chan_vld_135_131 = out_chan_dep_vld_vec_135[1];
    assign dep_chan_data_135_131 = out_chan_dep_data_135;
    assign token_135_131 = token_out_vec_135[1];
    assign dep_chan_vld_135_132 = out_chan_dep_vld_vec_135[2];
    assign dep_chan_data_135_132 = out_chan_dep_data_135;
    assign token_135_132 = token_out_vec_135[2];
    assign dep_chan_vld_135_133 = out_chan_dep_vld_vec_135[3];
    assign dep_chan_data_135_133 = out_chan_dep_data_135;
    assign token_135_133 = token_out_vec_135[3];
    assign dep_chan_vld_135_134 = out_chan_dep_vld_vec_135[4];
    assign dep_chan_data_135_134 = out_chan_dep_data_135;
    assign token_135_134 = token_out_vec_135[4];
    assign dep_chan_vld_135_136 = out_chan_dep_vld_vec_135[5];
    assign dep_chan_data_135_136 = out_chan_dep_data_135;
    assign token_135_136 = token_out_vec_135[5];
    assign dep_chan_vld_135_137 = out_chan_dep_vld_vec_135[6];
    assign dep_chan_data_135_137 = out_chan_dep_data_135;
    assign token_135_137 = token_out_vec_135[6];
    assign dep_chan_vld_135_138 = out_chan_dep_vld_vec_135[7];
    assign dep_chan_data_135_138 = out_chan_dep_data_135;
    assign token_135_138 = token_out_vec_135[7];
    assign dep_chan_vld_135_139 = out_chan_dep_vld_vec_135[8];
    assign dep_chan_data_135_139 = out_chan_dep_data_135;
    assign token_135_139 = token_out_vec_135[8];
    assign dep_chan_vld_135_140 = out_chan_dep_vld_vec_135[9];
    assign dep_chan_data_135_140 = out_chan_dep_data_135;
    assign token_135_140 = token_out_vec_135[9];
    assign dep_chan_vld_135_141 = out_chan_dep_vld_vec_135[10];
    assign dep_chan_data_135_141 = out_chan_dep_data_135;
    assign token_135_141 = token_out_vec_135[10];
    assign dep_chan_vld_135_142 = out_chan_dep_vld_vec_135[11];
    assign dep_chan_data_135_142 = out_chan_dep_data_135;
    assign token_135_142 = token_out_vec_135[11];
    assign dep_chan_vld_135_143 = out_chan_dep_vld_vec_135[12];
    assign dep_chan_data_135_143 = out_chan_dep_data_135;
    assign token_135_143 = token_out_vec_135[12];
    assign dep_chan_vld_135_144 = out_chan_dep_vld_vec_135[13];
    assign dep_chan_data_135_144 = out_chan_dep_data_135;
    assign token_135_144 = token_out_vec_135[13];
    assign dep_chan_vld_135_145 = out_chan_dep_vld_vec_135[14];
    assign dep_chan_data_135_145 = out_chan_dep_data_135;
    assign token_135_145 = token_out_vec_135[14];
    assign dep_chan_vld_135_174 = out_chan_dep_vld_vec_135[15];
    assign dep_chan_data_135_174 = out_chan_dep_data_135;
    assign token_135_174 = token_out_vec_135[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0
    top_hls_deadlock_detect_unit #(264, 136, 16, 16) top_hls_deadlock_detect_unit_136 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_136),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_136),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_136),
        .token_in_vec(token_in_vec_136),
        .dl_detect_in(dl_detect_out),
        .origin(origin[136]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_136),
        .out_chan_dep_data(out_chan_dep_data_136),
        .token_out_vec(token_out_vec_136),
        .dl_detect_out(dl_in_vec[136]));

    assign proc_136_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.fifo_A_PE_5_2_x133_blk_n);
    assign proc_136_data_PIPO_blk[0] = 1'b0;
    assign proc_136_start_FIFO_blk[0] = 1'b0;
    assign proc_136_TLF_FIFO_blk[0] = 1'b0;
    assign proc_136_input_sync_blk[0] = 1'b0;
    assign proc_136_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_136[0] = dl_detect_out ? proc_dep_vld_vec_136_reg[0] : (proc_136_data_FIFO_blk[0] | proc_136_data_PIPO_blk[0] | proc_136_start_FIFO_blk[0] | proc_136_TLF_FIFO_blk[0] | proc_136_input_sync_blk[0] | proc_136_output_sync_blk[0]);
    assign proc_136_data_FIFO_blk[1] = 1'b0;
    assign proc_136_data_PIPO_blk[1] = 1'b0;
    assign proc_136_start_FIFO_blk[1] = 1'b0;
    assign proc_136_TLF_FIFO_blk[1] = 1'b0;
    assign proc_136_input_sync_blk[1] = 1'b0;
    assign proc_136_output_sync_blk[1] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[1] = dl_detect_out ? proc_dep_vld_vec_136_reg[1] : (proc_136_data_FIFO_blk[1] | proc_136_data_PIPO_blk[1] | proc_136_start_FIFO_blk[1] | proc_136_TLF_FIFO_blk[1] | proc_136_input_sync_blk[1] | proc_136_output_sync_blk[1]);
    assign proc_136_data_FIFO_blk[2] = 1'b0;
    assign proc_136_data_PIPO_blk[2] = 1'b0;
    assign proc_136_start_FIFO_blk[2] = 1'b0;
    assign proc_136_TLF_FIFO_blk[2] = 1'b0;
    assign proc_136_input_sync_blk[2] = 1'b0;
    assign proc_136_output_sync_blk[2] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[2] = dl_detect_out ? proc_dep_vld_vec_136_reg[2] : (proc_136_data_FIFO_blk[2] | proc_136_data_PIPO_blk[2] | proc_136_start_FIFO_blk[2] | proc_136_TLF_FIFO_blk[2] | proc_136_input_sync_blk[2] | proc_136_output_sync_blk[2]);
    assign proc_136_data_FIFO_blk[3] = 1'b0;
    assign proc_136_data_PIPO_blk[3] = 1'b0;
    assign proc_136_start_FIFO_blk[3] = 1'b0;
    assign proc_136_TLF_FIFO_blk[3] = 1'b0;
    assign proc_136_input_sync_blk[3] = 1'b0;
    assign proc_136_output_sync_blk[3] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[3] = dl_detect_out ? proc_dep_vld_vec_136_reg[3] : (proc_136_data_FIFO_blk[3] | proc_136_data_PIPO_blk[3] | proc_136_start_FIFO_blk[3] | proc_136_TLF_FIFO_blk[3] | proc_136_input_sync_blk[3] | proc_136_output_sync_blk[3]);
    assign proc_136_data_FIFO_blk[4] = 1'b0;
    assign proc_136_data_PIPO_blk[4] = 1'b0;
    assign proc_136_start_FIFO_blk[4] = 1'b0;
    assign proc_136_TLF_FIFO_blk[4] = 1'b0;
    assign proc_136_input_sync_blk[4] = 1'b0;
    assign proc_136_output_sync_blk[4] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[4] = dl_detect_out ? proc_dep_vld_vec_136_reg[4] : (proc_136_data_FIFO_blk[4] | proc_136_data_PIPO_blk[4] | proc_136_start_FIFO_blk[4] | proc_136_TLF_FIFO_blk[4] | proc_136_input_sync_blk[4] | proc_136_output_sync_blk[4]);
    assign proc_136_data_FIFO_blk[5] = 1'b0;
    assign proc_136_data_PIPO_blk[5] = 1'b0;
    assign proc_136_start_FIFO_blk[5] = 1'b0;
    assign proc_136_TLF_FIFO_blk[5] = 1'b0;
    assign proc_136_input_sync_blk[5] = 1'b0;
    assign proc_136_output_sync_blk[5] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[5] = dl_detect_out ? proc_dep_vld_vec_136_reg[5] : (proc_136_data_FIFO_blk[5] | proc_136_data_PIPO_blk[5] | proc_136_start_FIFO_blk[5] | proc_136_TLF_FIFO_blk[5] | proc_136_input_sync_blk[5] | proc_136_output_sync_blk[5]);
    assign proc_136_data_FIFO_blk[6] = 1'b0;
    assign proc_136_data_PIPO_blk[6] = 1'b0;
    assign proc_136_start_FIFO_blk[6] = 1'b0;
    assign proc_136_TLF_FIFO_blk[6] = 1'b0;
    assign proc_136_input_sync_blk[6] = 1'b0;
    assign proc_136_output_sync_blk[6] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[6] = dl_detect_out ? proc_dep_vld_vec_136_reg[6] : (proc_136_data_FIFO_blk[6] | proc_136_data_PIPO_blk[6] | proc_136_start_FIFO_blk[6] | proc_136_TLF_FIFO_blk[6] | proc_136_input_sync_blk[6] | proc_136_output_sync_blk[6]);
    assign proc_136_data_FIFO_blk[7] = 1'b0;
    assign proc_136_data_PIPO_blk[7] = 1'b0;
    assign proc_136_start_FIFO_blk[7] = 1'b0;
    assign proc_136_TLF_FIFO_blk[7] = 1'b0;
    assign proc_136_input_sync_blk[7] = 1'b0;
    assign proc_136_output_sync_blk[7] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[7] = dl_detect_out ? proc_dep_vld_vec_136_reg[7] : (proc_136_data_FIFO_blk[7] | proc_136_data_PIPO_blk[7] | proc_136_start_FIFO_blk[7] | proc_136_TLF_FIFO_blk[7] | proc_136_input_sync_blk[7] | proc_136_output_sync_blk[7]);
    assign proc_136_data_FIFO_blk[8] = 1'b0;
    assign proc_136_data_PIPO_blk[8] = 1'b0;
    assign proc_136_start_FIFO_blk[8] = 1'b0;
    assign proc_136_TLF_FIFO_blk[8] = 1'b0;
    assign proc_136_input_sync_blk[8] = 1'b0;
    assign proc_136_output_sync_blk[8] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[8] = dl_detect_out ? proc_dep_vld_vec_136_reg[8] : (proc_136_data_FIFO_blk[8] | proc_136_data_PIPO_blk[8] | proc_136_start_FIFO_blk[8] | proc_136_TLF_FIFO_blk[8] | proc_136_input_sync_blk[8] | proc_136_output_sync_blk[8]);
    assign proc_136_data_FIFO_blk[9] = 1'b0;
    assign proc_136_data_PIPO_blk[9] = 1'b0;
    assign proc_136_start_FIFO_blk[9] = 1'b0;
    assign proc_136_TLF_FIFO_blk[9] = 1'b0;
    assign proc_136_input_sync_blk[9] = 1'b0;
    assign proc_136_output_sync_blk[9] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[9] = dl_detect_out ? proc_dep_vld_vec_136_reg[9] : (proc_136_data_FIFO_blk[9] | proc_136_data_PIPO_blk[9] | proc_136_start_FIFO_blk[9] | proc_136_TLF_FIFO_blk[9] | proc_136_input_sync_blk[9] | proc_136_output_sync_blk[9]);
    assign proc_136_data_FIFO_blk[10] = 1'b0;
    assign proc_136_data_PIPO_blk[10] = 1'b0;
    assign proc_136_start_FIFO_blk[10] = 1'b0;
    assign proc_136_TLF_FIFO_blk[10] = 1'b0;
    assign proc_136_input_sync_blk[10] = 1'b0;
    assign proc_136_output_sync_blk[10] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[10] = dl_detect_out ? proc_dep_vld_vec_136_reg[10] : (proc_136_data_FIFO_blk[10] | proc_136_data_PIPO_blk[10] | proc_136_start_FIFO_blk[10] | proc_136_TLF_FIFO_blk[10] | proc_136_input_sync_blk[10] | proc_136_output_sync_blk[10]);
    assign proc_136_data_FIFO_blk[11] = 1'b0;
    assign proc_136_data_PIPO_blk[11] = 1'b0;
    assign proc_136_start_FIFO_blk[11] = 1'b0;
    assign proc_136_TLF_FIFO_blk[11] = 1'b0;
    assign proc_136_input_sync_blk[11] = 1'b0;
    assign proc_136_output_sync_blk[11] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[11] = dl_detect_out ? proc_dep_vld_vec_136_reg[11] : (proc_136_data_FIFO_blk[11] | proc_136_data_PIPO_blk[11] | proc_136_start_FIFO_blk[11] | proc_136_TLF_FIFO_blk[11] | proc_136_input_sync_blk[11] | proc_136_output_sync_blk[11]);
    assign proc_136_data_FIFO_blk[12] = 1'b0;
    assign proc_136_data_PIPO_blk[12] = 1'b0;
    assign proc_136_start_FIFO_blk[12] = 1'b0;
    assign proc_136_TLF_FIFO_blk[12] = 1'b0;
    assign proc_136_input_sync_blk[12] = 1'b0;
    assign proc_136_output_sync_blk[12] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[12] = dl_detect_out ? proc_dep_vld_vec_136_reg[12] : (proc_136_data_FIFO_blk[12] | proc_136_data_PIPO_blk[12] | proc_136_start_FIFO_blk[12] | proc_136_TLF_FIFO_blk[12] | proc_136_input_sync_blk[12] | proc_136_output_sync_blk[12]);
    assign proc_136_data_FIFO_blk[13] = 1'b0;
    assign proc_136_data_PIPO_blk[13] = 1'b0;
    assign proc_136_start_FIFO_blk[13] = 1'b0;
    assign proc_136_TLF_FIFO_blk[13] = 1'b0;
    assign proc_136_input_sync_blk[13] = 1'b0;
    assign proc_136_output_sync_blk[13] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[13] = dl_detect_out ? proc_dep_vld_vec_136_reg[13] : (proc_136_data_FIFO_blk[13] | proc_136_data_PIPO_blk[13] | proc_136_start_FIFO_blk[13] | proc_136_TLF_FIFO_blk[13] | proc_136_input_sync_blk[13] | proc_136_output_sync_blk[13]);
    assign proc_136_data_FIFO_blk[14] = 1'b0;
    assign proc_136_data_PIPO_blk[14] = 1'b0;
    assign proc_136_start_FIFO_blk[14] = 1'b0;
    assign proc_136_TLF_FIFO_blk[14] = 1'b0;
    assign proc_136_input_sync_blk[14] = 1'b0;
    assign proc_136_output_sync_blk[14] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[14] = dl_detect_out ? proc_dep_vld_vec_136_reg[14] : (proc_136_data_FIFO_blk[14] | proc_136_data_PIPO_blk[14] | proc_136_start_FIFO_blk[14] | proc_136_TLF_FIFO_blk[14] | proc_136_input_sync_blk[14] | proc_136_output_sync_blk[14]);
    assign proc_136_data_FIFO_blk[15] = 1'b0;
    assign proc_136_data_PIPO_blk[15] = 1'b0;
    assign proc_136_start_FIFO_blk[15] = 1'b0;
    assign proc_136_TLF_FIFO_blk[15] = 1'b0;
    assign proc_136_input_sync_blk[15] = 1'b0;
    assign proc_136_output_sync_blk[15] = 1'b0 | (ap_done_reg_21 & grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_136[15] = dl_detect_out ? proc_dep_vld_vec_136_reg[15] : (proc_136_data_FIFO_blk[15] | proc_136_data_PIPO_blk[15] | proc_136_start_FIFO_blk[15] | proc_136_TLF_FIFO_blk[15] | proc_136_input_sync_blk[15] | proc_136_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_136_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_136_reg <= proc_dep_vld_vec_136;
        end
    end
    assign in_chan_dep_vld_vec_136[0] = dep_chan_vld_116_136;
    assign in_chan_dep_data_vec_136[263 : 0] = dep_chan_data_116_136;
    assign token_in_vec_136[0] = token_116_136;
    assign in_chan_dep_vld_vec_136[1] = dep_chan_vld_131_136;
    assign in_chan_dep_data_vec_136[527 : 264] = dep_chan_data_131_136;
    assign token_in_vec_136[1] = token_131_136;
    assign in_chan_dep_vld_vec_136[2] = dep_chan_vld_132_136;
    assign in_chan_dep_data_vec_136[791 : 528] = dep_chan_data_132_136;
    assign token_in_vec_136[2] = token_132_136;
    assign in_chan_dep_vld_vec_136[3] = dep_chan_vld_133_136;
    assign in_chan_dep_data_vec_136[1055 : 792] = dep_chan_data_133_136;
    assign token_in_vec_136[3] = token_133_136;
    assign in_chan_dep_vld_vec_136[4] = dep_chan_vld_134_136;
    assign in_chan_dep_data_vec_136[1319 : 1056] = dep_chan_data_134_136;
    assign token_in_vec_136[4] = token_134_136;
    assign in_chan_dep_vld_vec_136[5] = dep_chan_vld_135_136;
    assign in_chan_dep_data_vec_136[1583 : 1320] = dep_chan_data_135_136;
    assign token_in_vec_136[5] = token_135_136;
    assign in_chan_dep_vld_vec_136[6] = dep_chan_vld_137_136;
    assign in_chan_dep_data_vec_136[1847 : 1584] = dep_chan_data_137_136;
    assign token_in_vec_136[6] = token_137_136;
    assign in_chan_dep_vld_vec_136[7] = dep_chan_vld_138_136;
    assign in_chan_dep_data_vec_136[2111 : 1848] = dep_chan_data_138_136;
    assign token_in_vec_136[7] = token_138_136;
    assign in_chan_dep_vld_vec_136[8] = dep_chan_vld_139_136;
    assign in_chan_dep_data_vec_136[2375 : 2112] = dep_chan_data_139_136;
    assign token_in_vec_136[8] = token_139_136;
    assign in_chan_dep_vld_vec_136[9] = dep_chan_vld_140_136;
    assign in_chan_dep_data_vec_136[2639 : 2376] = dep_chan_data_140_136;
    assign token_in_vec_136[9] = token_140_136;
    assign in_chan_dep_vld_vec_136[10] = dep_chan_vld_141_136;
    assign in_chan_dep_data_vec_136[2903 : 2640] = dep_chan_data_141_136;
    assign token_in_vec_136[10] = token_141_136;
    assign in_chan_dep_vld_vec_136[11] = dep_chan_vld_142_136;
    assign in_chan_dep_data_vec_136[3167 : 2904] = dep_chan_data_142_136;
    assign token_in_vec_136[11] = token_142_136;
    assign in_chan_dep_vld_vec_136[12] = dep_chan_vld_143_136;
    assign in_chan_dep_data_vec_136[3431 : 3168] = dep_chan_data_143_136;
    assign token_in_vec_136[12] = token_143_136;
    assign in_chan_dep_vld_vec_136[13] = dep_chan_vld_144_136;
    assign in_chan_dep_data_vec_136[3695 : 3432] = dep_chan_data_144_136;
    assign token_in_vec_136[13] = token_144_136;
    assign in_chan_dep_vld_vec_136[14] = dep_chan_vld_145_136;
    assign in_chan_dep_data_vec_136[3959 : 3696] = dep_chan_data_145_136;
    assign token_in_vec_136[14] = token_145_136;
    assign in_chan_dep_vld_vec_136[15] = dep_chan_vld_174_136;
    assign in_chan_dep_data_vec_136[4223 : 3960] = dep_chan_data_174_136;
    assign token_in_vec_136[15] = token_174_136;
    assign dep_chan_vld_136_116 = out_chan_dep_vld_vec_136[0];
    assign dep_chan_data_136_116 = out_chan_dep_data_136;
    assign token_136_116 = token_out_vec_136[0];
    assign dep_chan_vld_136_131 = out_chan_dep_vld_vec_136[1];
    assign dep_chan_data_136_131 = out_chan_dep_data_136;
    assign token_136_131 = token_out_vec_136[1];
    assign dep_chan_vld_136_132 = out_chan_dep_vld_vec_136[2];
    assign dep_chan_data_136_132 = out_chan_dep_data_136;
    assign token_136_132 = token_out_vec_136[2];
    assign dep_chan_vld_136_133 = out_chan_dep_vld_vec_136[3];
    assign dep_chan_data_136_133 = out_chan_dep_data_136;
    assign token_136_133 = token_out_vec_136[3];
    assign dep_chan_vld_136_134 = out_chan_dep_vld_vec_136[4];
    assign dep_chan_data_136_134 = out_chan_dep_data_136;
    assign token_136_134 = token_out_vec_136[4];
    assign dep_chan_vld_136_135 = out_chan_dep_vld_vec_136[5];
    assign dep_chan_data_136_135 = out_chan_dep_data_136;
    assign token_136_135 = token_out_vec_136[5];
    assign dep_chan_vld_136_137 = out_chan_dep_vld_vec_136[6];
    assign dep_chan_data_136_137 = out_chan_dep_data_136;
    assign token_136_137 = token_out_vec_136[6];
    assign dep_chan_vld_136_138 = out_chan_dep_vld_vec_136[7];
    assign dep_chan_data_136_138 = out_chan_dep_data_136;
    assign token_136_138 = token_out_vec_136[7];
    assign dep_chan_vld_136_139 = out_chan_dep_vld_vec_136[8];
    assign dep_chan_data_136_139 = out_chan_dep_data_136;
    assign token_136_139 = token_out_vec_136[8];
    assign dep_chan_vld_136_140 = out_chan_dep_vld_vec_136[9];
    assign dep_chan_data_136_140 = out_chan_dep_data_136;
    assign token_136_140 = token_out_vec_136[9];
    assign dep_chan_vld_136_141 = out_chan_dep_vld_vec_136[10];
    assign dep_chan_data_136_141 = out_chan_dep_data_136;
    assign token_136_141 = token_out_vec_136[10];
    assign dep_chan_vld_136_142 = out_chan_dep_vld_vec_136[11];
    assign dep_chan_data_136_142 = out_chan_dep_data_136;
    assign token_136_142 = token_out_vec_136[11];
    assign dep_chan_vld_136_143 = out_chan_dep_vld_vec_136[12];
    assign dep_chan_data_136_143 = out_chan_dep_data_136;
    assign token_136_143 = token_out_vec_136[12];
    assign dep_chan_vld_136_144 = out_chan_dep_vld_vec_136[13];
    assign dep_chan_data_136_144 = out_chan_dep_data_136;
    assign token_136_144 = token_out_vec_136[13];
    assign dep_chan_vld_136_145 = out_chan_dep_vld_vec_136[14];
    assign dep_chan_data_136_145 = out_chan_dep_data_136;
    assign token_136_145 = token_out_vec_136[14];
    assign dep_chan_vld_136_174 = out_chan_dep_vld_vec_136[15];
    assign dep_chan_data_136_174 = out_chan_dep_data_136;
    assign token_136_174 = token_out_vec_136[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0
    top_hls_deadlock_detect_unit #(264, 137, 16, 16) top_hls_deadlock_detect_unit_137 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_137),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_137),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_137),
        .token_in_vec(token_in_vec_137),
        .dl_detect_in(dl_detect_out),
        .origin(origin[137]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_137),
        .out_chan_dep_data(out_chan_dep_data_137),
        .token_out_vec(token_out_vec_137),
        .dl_detect_out(dl_in_vec[137]));

    assign proc_137_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.fifo_A_PE_6_2_x136_blk_n);
    assign proc_137_data_PIPO_blk[0] = 1'b0;
    assign proc_137_start_FIFO_blk[0] = 1'b0;
    assign proc_137_TLF_FIFO_blk[0] = 1'b0;
    assign proc_137_input_sync_blk[0] = 1'b0;
    assign proc_137_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_137[0] = dl_detect_out ? proc_dep_vld_vec_137_reg[0] : (proc_137_data_FIFO_blk[0] | proc_137_data_PIPO_blk[0] | proc_137_start_FIFO_blk[0] | proc_137_TLF_FIFO_blk[0] | proc_137_input_sync_blk[0] | proc_137_output_sync_blk[0]);
    assign proc_137_data_FIFO_blk[1] = 1'b0;
    assign proc_137_data_PIPO_blk[1] = 1'b0;
    assign proc_137_start_FIFO_blk[1] = 1'b0;
    assign proc_137_TLF_FIFO_blk[1] = 1'b0;
    assign proc_137_input_sync_blk[1] = 1'b0;
    assign proc_137_output_sync_blk[1] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[1] = dl_detect_out ? proc_dep_vld_vec_137_reg[1] : (proc_137_data_FIFO_blk[1] | proc_137_data_PIPO_blk[1] | proc_137_start_FIFO_blk[1] | proc_137_TLF_FIFO_blk[1] | proc_137_input_sync_blk[1] | proc_137_output_sync_blk[1]);
    assign proc_137_data_FIFO_blk[2] = 1'b0;
    assign proc_137_data_PIPO_blk[2] = 1'b0;
    assign proc_137_start_FIFO_blk[2] = 1'b0;
    assign proc_137_TLF_FIFO_blk[2] = 1'b0;
    assign proc_137_input_sync_blk[2] = 1'b0;
    assign proc_137_output_sync_blk[2] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[2] = dl_detect_out ? proc_dep_vld_vec_137_reg[2] : (proc_137_data_FIFO_blk[2] | proc_137_data_PIPO_blk[2] | proc_137_start_FIFO_blk[2] | proc_137_TLF_FIFO_blk[2] | proc_137_input_sync_blk[2] | proc_137_output_sync_blk[2]);
    assign proc_137_data_FIFO_blk[3] = 1'b0;
    assign proc_137_data_PIPO_blk[3] = 1'b0;
    assign proc_137_start_FIFO_blk[3] = 1'b0;
    assign proc_137_TLF_FIFO_blk[3] = 1'b0;
    assign proc_137_input_sync_blk[3] = 1'b0;
    assign proc_137_output_sync_blk[3] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[3] = dl_detect_out ? proc_dep_vld_vec_137_reg[3] : (proc_137_data_FIFO_blk[3] | proc_137_data_PIPO_blk[3] | proc_137_start_FIFO_blk[3] | proc_137_TLF_FIFO_blk[3] | proc_137_input_sync_blk[3] | proc_137_output_sync_blk[3]);
    assign proc_137_data_FIFO_blk[4] = 1'b0;
    assign proc_137_data_PIPO_blk[4] = 1'b0;
    assign proc_137_start_FIFO_blk[4] = 1'b0;
    assign proc_137_TLF_FIFO_blk[4] = 1'b0;
    assign proc_137_input_sync_blk[4] = 1'b0;
    assign proc_137_output_sync_blk[4] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[4] = dl_detect_out ? proc_dep_vld_vec_137_reg[4] : (proc_137_data_FIFO_blk[4] | proc_137_data_PIPO_blk[4] | proc_137_start_FIFO_blk[4] | proc_137_TLF_FIFO_blk[4] | proc_137_input_sync_blk[4] | proc_137_output_sync_blk[4]);
    assign proc_137_data_FIFO_blk[5] = 1'b0;
    assign proc_137_data_PIPO_blk[5] = 1'b0;
    assign proc_137_start_FIFO_blk[5] = 1'b0;
    assign proc_137_TLF_FIFO_blk[5] = 1'b0;
    assign proc_137_input_sync_blk[5] = 1'b0;
    assign proc_137_output_sync_blk[5] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[5] = dl_detect_out ? proc_dep_vld_vec_137_reg[5] : (proc_137_data_FIFO_blk[5] | proc_137_data_PIPO_blk[5] | proc_137_start_FIFO_blk[5] | proc_137_TLF_FIFO_blk[5] | proc_137_input_sync_blk[5] | proc_137_output_sync_blk[5]);
    assign proc_137_data_FIFO_blk[6] = 1'b0;
    assign proc_137_data_PIPO_blk[6] = 1'b0;
    assign proc_137_start_FIFO_blk[6] = 1'b0;
    assign proc_137_TLF_FIFO_blk[6] = 1'b0;
    assign proc_137_input_sync_blk[6] = 1'b0;
    assign proc_137_output_sync_blk[6] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[6] = dl_detect_out ? proc_dep_vld_vec_137_reg[6] : (proc_137_data_FIFO_blk[6] | proc_137_data_PIPO_blk[6] | proc_137_start_FIFO_blk[6] | proc_137_TLF_FIFO_blk[6] | proc_137_input_sync_blk[6] | proc_137_output_sync_blk[6]);
    assign proc_137_data_FIFO_blk[7] = 1'b0;
    assign proc_137_data_PIPO_blk[7] = 1'b0;
    assign proc_137_start_FIFO_blk[7] = 1'b0;
    assign proc_137_TLF_FIFO_blk[7] = 1'b0;
    assign proc_137_input_sync_blk[7] = 1'b0;
    assign proc_137_output_sync_blk[7] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[7] = dl_detect_out ? proc_dep_vld_vec_137_reg[7] : (proc_137_data_FIFO_blk[7] | proc_137_data_PIPO_blk[7] | proc_137_start_FIFO_blk[7] | proc_137_TLF_FIFO_blk[7] | proc_137_input_sync_blk[7] | proc_137_output_sync_blk[7]);
    assign proc_137_data_FIFO_blk[8] = 1'b0;
    assign proc_137_data_PIPO_blk[8] = 1'b0;
    assign proc_137_start_FIFO_blk[8] = 1'b0;
    assign proc_137_TLF_FIFO_blk[8] = 1'b0;
    assign proc_137_input_sync_blk[8] = 1'b0;
    assign proc_137_output_sync_blk[8] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[8] = dl_detect_out ? proc_dep_vld_vec_137_reg[8] : (proc_137_data_FIFO_blk[8] | proc_137_data_PIPO_blk[8] | proc_137_start_FIFO_blk[8] | proc_137_TLF_FIFO_blk[8] | proc_137_input_sync_blk[8] | proc_137_output_sync_blk[8]);
    assign proc_137_data_FIFO_blk[9] = 1'b0;
    assign proc_137_data_PIPO_blk[9] = 1'b0;
    assign proc_137_start_FIFO_blk[9] = 1'b0;
    assign proc_137_TLF_FIFO_blk[9] = 1'b0;
    assign proc_137_input_sync_blk[9] = 1'b0;
    assign proc_137_output_sync_blk[9] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[9] = dl_detect_out ? proc_dep_vld_vec_137_reg[9] : (proc_137_data_FIFO_blk[9] | proc_137_data_PIPO_blk[9] | proc_137_start_FIFO_blk[9] | proc_137_TLF_FIFO_blk[9] | proc_137_input_sync_blk[9] | proc_137_output_sync_blk[9]);
    assign proc_137_data_FIFO_blk[10] = 1'b0;
    assign proc_137_data_PIPO_blk[10] = 1'b0;
    assign proc_137_start_FIFO_blk[10] = 1'b0;
    assign proc_137_TLF_FIFO_blk[10] = 1'b0;
    assign proc_137_input_sync_blk[10] = 1'b0;
    assign proc_137_output_sync_blk[10] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[10] = dl_detect_out ? proc_dep_vld_vec_137_reg[10] : (proc_137_data_FIFO_blk[10] | proc_137_data_PIPO_blk[10] | proc_137_start_FIFO_blk[10] | proc_137_TLF_FIFO_blk[10] | proc_137_input_sync_blk[10] | proc_137_output_sync_blk[10]);
    assign proc_137_data_FIFO_blk[11] = 1'b0;
    assign proc_137_data_PIPO_blk[11] = 1'b0;
    assign proc_137_start_FIFO_blk[11] = 1'b0;
    assign proc_137_TLF_FIFO_blk[11] = 1'b0;
    assign proc_137_input_sync_blk[11] = 1'b0;
    assign proc_137_output_sync_blk[11] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[11] = dl_detect_out ? proc_dep_vld_vec_137_reg[11] : (proc_137_data_FIFO_blk[11] | proc_137_data_PIPO_blk[11] | proc_137_start_FIFO_blk[11] | proc_137_TLF_FIFO_blk[11] | proc_137_input_sync_blk[11] | proc_137_output_sync_blk[11]);
    assign proc_137_data_FIFO_blk[12] = 1'b0;
    assign proc_137_data_PIPO_blk[12] = 1'b0;
    assign proc_137_start_FIFO_blk[12] = 1'b0;
    assign proc_137_TLF_FIFO_blk[12] = 1'b0;
    assign proc_137_input_sync_blk[12] = 1'b0;
    assign proc_137_output_sync_blk[12] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[12] = dl_detect_out ? proc_dep_vld_vec_137_reg[12] : (proc_137_data_FIFO_blk[12] | proc_137_data_PIPO_blk[12] | proc_137_start_FIFO_blk[12] | proc_137_TLF_FIFO_blk[12] | proc_137_input_sync_blk[12] | proc_137_output_sync_blk[12]);
    assign proc_137_data_FIFO_blk[13] = 1'b0;
    assign proc_137_data_PIPO_blk[13] = 1'b0;
    assign proc_137_start_FIFO_blk[13] = 1'b0;
    assign proc_137_TLF_FIFO_blk[13] = 1'b0;
    assign proc_137_input_sync_blk[13] = 1'b0;
    assign proc_137_output_sync_blk[13] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[13] = dl_detect_out ? proc_dep_vld_vec_137_reg[13] : (proc_137_data_FIFO_blk[13] | proc_137_data_PIPO_blk[13] | proc_137_start_FIFO_blk[13] | proc_137_TLF_FIFO_blk[13] | proc_137_input_sync_blk[13] | proc_137_output_sync_blk[13]);
    assign proc_137_data_FIFO_blk[14] = 1'b0;
    assign proc_137_data_PIPO_blk[14] = 1'b0;
    assign proc_137_start_FIFO_blk[14] = 1'b0;
    assign proc_137_TLF_FIFO_blk[14] = 1'b0;
    assign proc_137_input_sync_blk[14] = 1'b0;
    assign proc_137_output_sync_blk[14] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[14] = dl_detect_out ? proc_dep_vld_vec_137_reg[14] : (proc_137_data_FIFO_blk[14] | proc_137_data_PIPO_blk[14] | proc_137_start_FIFO_blk[14] | proc_137_TLF_FIFO_blk[14] | proc_137_input_sync_blk[14] | proc_137_output_sync_blk[14]);
    assign proc_137_data_FIFO_blk[15] = 1'b0;
    assign proc_137_data_PIPO_blk[15] = 1'b0;
    assign proc_137_start_FIFO_blk[15] = 1'b0;
    assign proc_137_TLF_FIFO_blk[15] = 1'b0;
    assign proc_137_input_sync_blk[15] = 1'b0;
    assign proc_137_output_sync_blk[15] = 1'b0 | (ap_done_reg_22 & grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_137[15] = dl_detect_out ? proc_dep_vld_vec_137_reg[15] : (proc_137_data_FIFO_blk[15] | proc_137_data_PIPO_blk[15] | proc_137_start_FIFO_blk[15] | proc_137_TLF_FIFO_blk[15] | proc_137_input_sync_blk[15] | proc_137_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_137_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_137_reg <= proc_dep_vld_vec_137;
        end
    end
    assign in_chan_dep_vld_vec_137[0] = dep_chan_vld_118_137;
    assign in_chan_dep_data_vec_137[263 : 0] = dep_chan_data_118_137;
    assign token_in_vec_137[0] = token_118_137;
    assign in_chan_dep_vld_vec_137[1] = dep_chan_vld_131_137;
    assign in_chan_dep_data_vec_137[527 : 264] = dep_chan_data_131_137;
    assign token_in_vec_137[1] = token_131_137;
    assign in_chan_dep_vld_vec_137[2] = dep_chan_vld_132_137;
    assign in_chan_dep_data_vec_137[791 : 528] = dep_chan_data_132_137;
    assign token_in_vec_137[2] = token_132_137;
    assign in_chan_dep_vld_vec_137[3] = dep_chan_vld_133_137;
    assign in_chan_dep_data_vec_137[1055 : 792] = dep_chan_data_133_137;
    assign token_in_vec_137[3] = token_133_137;
    assign in_chan_dep_vld_vec_137[4] = dep_chan_vld_134_137;
    assign in_chan_dep_data_vec_137[1319 : 1056] = dep_chan_data_134_137;
    assign token_in_vec_137[4] = token_134_137;
    assign in_chan_dep_vld_vec_137[5] = dep_chan_vld_135_137;
    assign in_chan_dep_data_vec_137[1583 : 1320] = dep_chan_data_135_137;
    assign token_in_vec_137[5] = token_135_137;
    assign in_chan_dep_vld_vec_137[6] = dep_chan_vld_136_137;
    assign in_chan_dep_data_vec_137[1847 : 1584] = dep_chan_data_136_137;
    assign token_in_vec_137[6] = token_136_137;
    assign in_chan_dep_vld_vec_137[7] = dep_chan_vld_138_137;
    assign in_chan_dep_data_vec_137[2111 : 1848] = dep_chan_data_138_137;
    assign token_in_vec_137[7] = token_138_137;
    assign in_chan_dep_vld_vec_137[8] = dep_chan_vld_139_137;
    assign in_chan_dep_data_vec_137[2375 : 2112] = dep_chan_data_139_137;
    assign token_in_vec_137[8] = token_139_137;
    assign in_chan_dep_vld_vec_137[9] = dep_chan_vld_140_137;
    assign in_chan_dep_data_vec_137[2639 : 2376] = dep_chan_data_140_137;
    assign token_in_vec_137[9] = token_140_137;
    assign in_chan_dep_vld_vec_137[10] = dep_chan_vld_141_137;
    assign in_chan_dep_data_vec_137[2903 : 2640] = dep_chan_data_141_137;
    assign token_in_vec_137[10] = token_141_137;
    assign in_chan_dep_vld_vec_137[11] = dep_chan_vld_142_137;
    assign in_chan_dep_data_vec_137[3167 : 2904] = dep_chan_data_142_137;
    assign token_in_vec_137[11] = token_142_137;
    assign in_chan_dep_vld_vec_137[12] = dep_chan_vld_143_137;
    assign in_chan_dep_data_vec_137[3431 : 3168] = dep_chan_data_143_137;
    assign token_in_vec_137[12] = token_143_137;
    assign in_chan_dep_vld_vec_137[13] = dep_chan_vld_144_137;
    assign in_chan_dep_data_vec_137[3695 : 3432] = dep_chan_data_144_137;
    assign token_in_vec_137[13] = token_144_137;
    assign in_chan_dep_vld_vec_137[14] = dep_chan_vld_145_137;
    assign in_chan_dep_data_vec_137[3959 : 3696] = dep_chan_data_145_137;
    assign token_in_vec_137[14] = token_145_137;
    assign in_chan_dep_vld_vec_137[15] = dep_chan_vld_174_137;
    assign in_chan_dep_data_vec_137[4223 : 3960] = dep_chan_data_174_137;
    assign token_in_vec_137[15] = token_174_137;
    assign dep_chan_vld_137_118 = out_chan_dep_vld_vec_137[0];
    assign dep_chan_data_137_118 = out_chan_dep_data_137;
    assign token_137_118 = token_out_vec_137[0];
    assign dep_chan_vld_137_131 = out_chan_dep_vld_vec_137[1];
    assign dep_chan_data_137_131 = out_chan_dep_data_137;
    assign token_137_131 = token_out_vec_137[1];
    assign dep_chan_vld_137_132 = out_chan_dep_vld_vec_137[2];
    assign dep_chan_data_137_132 = out_chan_dep_data_137;
    assign token_137_132 = token_out_vec_137[2];
    assign dep_chan_vld_137_133 = out_chan_dep_vld_vec_137[3];
    assign dep_chan_data_137_133 = out_chan_dep_data_137;
    assign token_137_133 = token_out_vec_137[3];
    assign dep_chan_vld_137_134 = out_chan_dep_vld_vec_137[4];
    assign dep_chan_data_137_134 = out_chan_dep_data_137;
    assign token_137_134 = token_out_vec_137[4];
    assign dep_chan_vld_137_135 = out_chan_dep_vld_vec_137[5];
    assign dep_chan_data_137_135 = out_chan_dep_data_137;
    assign token_137_135 = token_out_vec_137[5];
    assign dep_chan_vld_137_136 = out_chan_dep_vld_vec_137[6];
    assign dep_chan_data_137_136 = out_chan_dep_data_137;
    assign token_137_136 = token_out_vec_137[6];
    assign dep_chan_vld_137_138 = out_chan_dep_vld_vec_137[7];
    assign dep_chan_data_137_138 = out_chan_dep_data_137;
    assign token_137_138 = token_out_vec_137[7];
    assign dep_chan_vld_137_139 = out_chan_dep_vld_vec_137[8];
    assign dep_chan_data_137_139 = out_chan_dep_data_137;
    assign token_137_139 = token_out_vec_137[8];
    assign dep_chan_vld_137_140 = out_chan_dep_vld_vec_137[9];
    assign dep_chan_data_137_140 = out_chan_dep_data_137;
    assign token_137_140 = token_out_vec_137[9];
    assign dep_chan_vld_137_141 = out_chan_dep_vld_vec_137[10];
    assign dep_chan_data_137_141 = out_chan_dep_data_137;
    assign token_137_141 = token_out_vec_137[10];
    assign dep_chan_vld_137_142 = out_chan_dep_vld_vec_137[11];
    assign dep_chan_data_137_142 = out_chan_dep_data_137;
    assign token_137_142 = token_out_vec_137[11];
    assign dep_chan_vld_137_143 = out_chan_dep_vld_vec_137[12];
    assign dep_chan_data_137_143 = out_chan_dep_data_137;
    assign token_137_143 = token_out_vec_137[12];
    assign dep_chan_vld_137_144 = out_chan_dep_vld_vec_137[13];
    assign dep_chan_data_137_144 = out_chan_dep_data_137;
    assign token_137_144 = token_out_vec_137[13];
    assign dep_chan_vld_137_145 = out_chan_dep_vld_vec_137[14];
    assign dep_chan_data_137_145 = out_chan_dep_data_137;
    assign token_137_145 = token_out_vec_137[14];
    assign dep_chan_vld_137_174 = out_chan_dep_vld_vec_137[15];
    assign dep_chan_data_137_174 = out_chan_dep_data_137;
    assign token_137_174 = token_out_vec_137[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0
    top_hls_deadlock_detect_unit #(264, 138, 16, 16) top_hls_deadlock_detect_unit_138 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_138),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_138),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_138),
        .token_in_vec(token_in_vec_138),
        .dl_detect_in(dl_detect_out),
        .origin(origin[138]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_138),
        .out_chan_dep_data(out_chan_dep_data_138),
        .token_out_vec(token_out_vec_138),
        .dl_detect_out(dl_in_vec[138]));

    assign proc_138_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.fifo_A_PE_7_2_x139_blk_n);
    assign proc_138_data_PIPO_blk[0] = 1'b0;
    assign proc_138_start_FIFO_blk[0] = 1'b0;
    assign proc_138_TLF_FIFO_blk[0] = 1'b0;
    assign proc_138_input_sync_blk[0] = 1'b0;
    assign proc_138_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_138[0] = dl_detect_out ? proc_dep_vld_vec_138_reg[0] : (proc_138_data_FIFO_blk[0] | proc_138_data_PIPO_blk[0] | proc_138_start_FIFO_blk[0] | proc_138_TLF_FIFO_blk[0] | proc_138_input_sync_blk[0] | proc_138_output_sync_blk[0]);
    assign proc_138_data_FIFO_blk[1] = 1'b0;
    assign proc_138_data_PIPO_blk[1] = 1'b0;
    assign proc_138_start_FIFO_blk[1] = 1'b0;
    assign proc_138_TLF_FIFO_blk[1] = 1'b0;
    assign proc_138_input_sync_blk[1] = 1'b0;
    assign proc_138_output_sync_blk[1] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[1] = dl_detect_out ? proc_dep_vld_vec_138_reg[1] : (proc_138_data_FIFO_blk[1] | proc_138_data_PIPO_blk[1] | proc_138_start_FIFO_blk[1] | proc_138_TLF_FIFO_blk[1] | proc_138_input_sync_blk[1] | proc_138_output_sync_blk[1]);
    assign proc_138_data_FIFO_blk[2] = 1'b0;
    assign proc_138_data_PIPO_blk[2] = 1'b0;
    assign proc_138_start_FIFO_blk[2] = 1'b0;
    assign proc_138_TLF_FIFO_blk[2] = 1'b0;
    assign proc_138_input_sync_blk[2] = 1'b0;
    assign proc_138_output_sync_blk[2] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[2] = dl_detect_out ? proc_dep_vld_vec_138_reg[2] : (proc_138_data_FIFO_blk[2] | proc_138_data_PIPO_blk[2] | proc_138_start_FIFO_blk[2] | proc_138_TLF_FIFO_blk[2] | proc_138_input_sync_blk[2] | proc_138_output_sync_blk[2]);
    assign proc_138_data_FIFO_blk[3] = 1'b0;
    assign proc_138_data_PIPO_blk[3] = 1'b0;
    assign proc_138_start_FIFO_blk[3] = 1'b0;
    assign proc_138_TLF_FIFO_blk[3] = 1'b0;
    assign proc_138_input_sync_blk[3] = 1'b0;
    assign proc_138_output_sync_blk[3] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[3] = dl_detect_out ? proc_dep_vld_vec_138_reg[3] : (proc_138_data_FIFO_blk[3] | proc_138_data_PIPO_blk[3] | proc_138_start_FIFO_blk[3] | proc_138_TLF_FIFO_blk[3] | proc_138_input_sync_blk[3] | proc_138_output_sync_blk[3]);
    assign proc_138_data_FIFO_blk[4] = 1'b0;
    assign proc_138_data_PIPO_blk[4] = 1'b0;
    assign proc_138_start_FIFO_blk[4] = 1'b0;
    assign proc_138_TLF_FIFO_blk[4] = 1'b0;
    assign proc_138_input_sync_blk[4] = 1'b0;
    assign proc_138_output_sync_blk[4] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[4] = dl_detect_out ? proc_dep_vld_vec_138_reg[4] : (proc_138_data_FIFO_blk[4] | proc_138_data_PIPO_blk[4] | proc_138_start_FIFO_blk[4] | proc_138_TLF_FIFO_blk[4] | proc_138_input_sync_blk[4] | proc_138_output_sync_blk[4]);
    assign proc_138_data_FIFO_blk[5] = 1'b0;
    assign proc_138_data_PIPO_blk[5] = 1'b0;
    assign proc_138_start_FIFO_blk[5] = 1'b0;
    assign proc_138_TLF_FIFO_blk[5] = 1'b0;
    assign proc_138_input_sync_blk[5] = 1'b0;
    assign proc_138_output_sync_blk[5] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[5] = dl_detect_out ? proc_dep_vld_vec_138_reg[5] : (proc_138_data_FIFO_blk[5] | proc_138_data_PIPO_blk[5] | proc_138_start_FIFO_blk[5] | proc_138_TLF_FIFO_blk[5] | proc_138_input_sync_blk[5] | proc_138_output_sync_blk[5]);
    assign proc_138_data_FIFO_blk[6] = 1'b0;
    assign proc_138_data_PIPO_blk[6] = 1'b0;
    assign proc_138_start_FIFO_blk[6] = 1'b0;
    assign proc_138_TLF_FIFO_blk[6] = 1'b0;
    assign proc_138_input_sync_blk[6] = 1'b0;
    assign proc_138_output_sync_blk[6] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[6] = dl_detect_out ? proc_dep_vld_vec_138_reg[6] : (proc_138_data_FIFO_blk[6] | proc_138_data_PIPO_blk[6] | proc_138_start_FIFO_blk[6] | proc_138_TLF_FIFO_blk[6] | proc_138_input_sync_blk[6] | proc_138_output_sync_blk[6]);
    assign proc_138_data_FIFO_blk[7] = 1'b0;
    assign proc_138_data_PIPO_blk[7] = 1'b0;
    assign proc_138_start_FIFO_blk[7] = 1'b0;
    assign proc_138_TLF_FIFO_blk[7] = 1'b0;
    assign proc_138_input_sync_blk[7] = 1'b0;
    assign proc_138_output_sync_blk[7] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[7] = dl_detect_out ? proc_dep_vld_vec_138_reg[7] : (proc_138_data_FIFO_blk[7] | proc_138_data_PIPO_blk[7] | proc_138_start_FIFO_blk[7] | proc_138_TLF_FIFO_blk[7] | proc_138_input_sync_blk[7] | proc_138_output_sync_blk[7]);
    assign proc_138_data_FIFO_blk[8] = 1'b0;
    assign proc_138_data_PIPO_blk[8] = 1'b0;
    assign proc_138_start_FIFO_blk[8] = 1'b0;
    assign proc_138_TLF_FIFO_blk[8] = 1'b0;
    assign proc_138_input_sync_blk[8] = 1'b0;
    assign proc_138_output_sync_blk[8] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[8] = dl_detect_out ? proc_dep_vld_vec_138_reg[8] : (proc_138_data_FIFO_blk[8] | proc_138_data_PIPO_blk[8] | proc_138_start_FIFO_blk[8] | proc_138_TLF_FIFO_blk[8] | proc_138_input_sync_blk[8] | proc_138_output_sync_blk[8]);
    assign proc_138_data_FIFO_blk[9] = 1'b0;
    assign proc_138_data_PIPO_blk[9] = 1'b0;
    assign proc_138_start_FIFO_blk[9] = 1'b0;
    assign proc_138_TLF_FIFO_blk[9] = 1'b0;
    assign proc_138_input_sync_blk[9] = 1'b0;
    assign proc_138_output_sync_blk[9] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[9] = dl_detect_out ? proc_dep_vld_vec_138_reg[9] : (proc_138_data_FIFO_blk[9] | proc_138_data_PIPO_blk[9] | proc_138_start_FIFO_blk[9] | proc_138_TLF_FIFO_blk[9] | proc_138_input_sync_blk[9] | proc_138_output_sync_blk[9]);
    assign proc_138_data_FIFO_blk[10] = 1'b0;
    assign proc_138_data_PIPO_blk[10] = 1'b0;
    assign proc_138_start_FIFO_blk[10] = 1'b0;
    assign proc_138_TLF_FIFO_blk[10] = 1'b0;
    assign proc_138_input_sync_blk[10] = 1'b0;
    assign proc_138_output_sync_blk[10] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[10] = dl_detect_out ? proc_dep_vld_vec_138_reg[10] : (proc_138_data_FIFO_blk[10] | proc_138_data_PIPO_blk[10] | proc_138_start_FIFO_blk[10] | proc_138_TLF_FIFO_blk[10] | proc_138_input_sync_blk[10] | proc_138_output_sync_blk[10]);
    assign proc_138_data_FIFO_blk[11] = 1'b0;
    assign proc_138_data_PIPO_blk[11] = 1'b0;
    assign proc_138_start_FIFO_blk[11] = 1'b0;
    assign proc_138_TLF_FIFO_blk[11] = 1'b0;
    assign proc_138_input_sync_blk[11] = 1'b0;
    assign proc_138_output_sync_blk[11] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[11] = dl_detect_out ? proc_dep_vld_vec_138_reg[11] : (proc_138_data_FIFO_blk[11] | proc_138_data_PIPO_blk[11] | proc_138_start_FIFO_blk[11] | proc_138_TLF_FIFO_blk[11] | proc_138_input_sync_blk[11] | proc_138_output_sync_blk[11]);
    assign proc_138_data_FIFO_blk[12] = 1'b0;
    assign proc_138_data_PIPO_blk[12] = 1'b0;
    assign proc_138_start_FIFO_blk[12] = 1'b0;
    assign proc_138_TLF_FIFO_blk[12] = 1'b0;
    assign proc_138_input_sync_blk[12] = 1'b0;
    assign proc_138_output_sync_blk[12] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[12] = dl_detect_out ? proc_dep_vld_vec_138_reg[12] : (proc_138_data_FIFO_blk[12] | proc_138_data_PIPO_blk[12] | proc_138_start_FIFO_blk[12] | proc_138_TLF_FIFO_blk[12] | proc_138_input_sync_blk[12] | proc_138_output_sync_blk[12]);
    assign proc_138_data_FIFO_blk[13] = 1'b0;
    assign proc_138_data_PIPO_blk[13] = 1'b0;
    assign proc_138_start_FIFO_blk[13] = 1'b0;
    assign proc_138_TLF_FIFO_blk[13] = 1'b0;
    assign proc_138_input_sync_blk[13] = 1'b0;
    assign proc_138_output_sync_blk[13] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[13] = dl_detect_out ? proc_dep_vld_vec_138_reg[13] : (proc_138_data_FIFO_blk[13] | proc_138_data_PIPO_blk[13] | proc_138_start_FIFO_blk[13] | proc_138_TLF_FIFO_blk[13] | proc_138_input_sync_blk[13] | proc_138_output_sync_blk[13]);
    assign proc_138_data_FIFO_blk[14] = 1'b0;
    assign proc_138_data_PIPO_blk[14] = 1'b0;
    assign proc_138_start_FIFO_blk[14] = 1'b0;
    assign proc_138_TLF_FIFO_blk[14] = 1'b0;
    assign proc_138_input_sync_blk[14] = 1'b0;
    assign proc_138_output_sync_blk[14] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[14] = dl_detect_out ? proc_dep_vld_vec_138_reg[14] : (proc_138_data_FIFO_blk[14] | proc_138_data_PIPO_blk[14] | proc_138_start_FIFO_blk[14] | proc_138_TLF_FIFO_blk[14] | proc_138_input_sync_blk[14] | proc_138_output_sync_blk[14]);
    assign proc_138_data_FIFO_blk[15] = 1'b0;
    assign proc_138_data_PIPO_blk[15] = 1'b0;
    assign proc_138_start_FIFO_blk[15] = 1'b0;
    assign proc_138_TLF_FIFO_blk[15] = 1'b0;
    assign proc_138_input_sync_blk[15] = 1'b0;
    assign proc_138_output_sync_blk[15] = 1'b0 | (ap_done_reg_23 & grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_138[15] = dl_detect_out ? proc_dep_vld_vec_138_reg[15] : (proc_138_data_FIFO_blk[15] | proc_138_data_PIPO_blk[15] | proc_138_start_FIFO_blk[15] | proc_138_TLF_FIFO_blk[15] | proc_138_input_sync_blk[15] | proc_138_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_138_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_138_reg <= proc_dep_vld_vec_138;
        end
    end
    assign in_chan_dep_vld_vec_138[0] = dep_chan_vld_120_138;
    assign in_chan_dep_data_vec_138[263 : 0] = dep_chan_data_120_138;
    assign token_in_vec_138[0] = token_120_138;
    assign in_chan_dep_vld_vec_138[1] = dep_chan_vld_131_138;
    assign in_chan_dep_data_vec_138[527 : 264] = dep_chan_data_131_138;
    assign token_in_vec_138[1] = token_131_138;
    assign in_chan_dep_vld_vec_138[2] = dep_chan_vld_132_138;
    assign in_chan_dep_data_vec_138[791 : 528] = dep_chan_data_132_138;
    assign token_in_vec_138[2] = token_132_138;
    assign in_chan_dep_vld_vec_138[3] = dep_chan_vld_133_138;
    assign in_chan_dep_data_vec_138[1055 : 792] = dep_chan_data_133_138;
    assign token_in_vec_138[3] = token_133_138;
    assign in_chan_dep_vld_vec_138[4] = dep_chan_vld_134_138;
    assign in_chan_dep_data_vec_138[1319 : 1056] = dep_chan_data_134_138;
    assign token_in_vec_138[4] = token_134_138;
    assign in_chan_dep_vld_vec_138[5] = dep_chan_vld_135_138;
    assign in_chan_dep_data_vec_138[1583 : 1320] = dep_chan_data_135_138;
    assign token_in_vec_138[5] = token_135_138;
    assign in_chan_dep_vld_vec_138[6] = dep_chan_vld_136_138;
    assign in_chan_dep_data_vec_138[1847 : 1584] = dep_chan_data_136_138;
    assign token_in_vec_138[6] = token_136_138;
    assign in_chan_dep_vld_vec_138[7] = dep_chan_vld_137_138;
    assign in_chan_dep_data_vec_138[2111 : 1848] = dep_chan_data_137_138;
    assign token_in_vec_138[7] = token_137_138;
    assign in_chan_dep_vld_vec_138[8] = dep_chan_vld_139_138;
    assign in_chan_dep_data_vec_138[2375 : 2112] = dep_chan_data_139_138;
    assign token_in_vec_138[8] = token_139_138;
    assign in_chan_dep_vld_vec_138[9] = dep_chan_vld_140_138;
    assign in_chan_dep_data_vec_138[2639 : 2376] = dep_chan_data_140_138;
    assign token_in_vec_138[9] = token_140_138;
    assign in_chan_dep_vld_vec_138[10] = dep_chan_vld_141_138;
    assign in_chan_dep_data_vec_138[2903 : 2640] = dep_chan_data_141_138;
    assign token_in_vec_138[10] = token_141_138;
    assign in_chan_dep_vld_vec_138[11] = dep_chan_vld_142_138;
    assign in_chan_dep_data_vec_138[3167 : 2904] = dep_chan_data_142_138;
    assign token_in_vec_138[11] = token_142_138;
    assign in_chan_dep_vld_vec_138[12] = dep_chan_vld_143_138;
    assign in_chan_dep_data_vec_138[3431 : 3168] = dep_chan_data_143_138;
    assign token_in_vec_138[12] = token_143_138;
    assign in_chan_dep_vld_vec_138[13] = dep_chan_vld_144_138;
    assign in_chan_dep_data_vec_138[3695 : 3432] = dep_chan_data_144_138;
    assign token_in_vec_138[13] = token_144_138;
    assign in_chan_dep_vld_vec_138[14] = dep_chan_vld_145_138;
    assign in_chan_dep_data_vec_138[3959 : 3696] = dep_chan_data_145_138;
    assign token_in_vec_138[14] = token_145_138;
    assign in_chan_dep_vld_vec_138[15] = dep_chan_vld_174_138;
    assign in_chan_dep_data_vec_138[4223 : 3960] = dep_chan_data_174_138;
    assign token_in_vec_138[15] = token_174_138;
    assign dep_chan_vld_138_120 = out_chan_dep_vld_vec_138[0];
    assign dep_chan_data_138_120 = out_chan_dep_data_138;
    assign token_138_120 = token_out_vec_138[0];
    assign dep_chan_vld_138_131 = out_chan_dep_vld_vec_138[1];
    assign dep_chan_data_138_131 = out_chan_dep_data_138;
    assign token_138_131 = token_out_vec_138[1];
    assign dep_chan_vld_138_132 = out_chan_dep_vld_vec_138[2];
    assign dep_chan_data_138_132 = out_chan_dep_data_138;
    assign token_138_132 = token_out_vec_138[2];
    assign dep_chan_vld_138_133 = out_chan_dep_vld_vec_138[3];
    assign dep_chan_data_138_133 = out_chan_dep_data_138;
    assign token_138_133 = token_out_vec_138[3];
    assign dep_chan_vld_138_134 = out_chan_dep_vld_vec_138[4];
    assign dep_chan_data_138_134 = out_chan_dep_data_138;
    assign token_138_134 = token_out_vec_138[4];
    assign dep_chan_vld_138_135 = out_chan_dep_vld_vec_138[5];
    assign dep_chan_data_138_135 = out_chan_dep_data_138;
    assign token_138_135 = token_out_vec_138[5];
    assign dep_chan_vld_138_136 = out_chan_dep_vld_vec_138[6];
    assign dep_chan_data_138_136 = out_chan_dep_data_138;
    assign token_138_136 = token_out_vec_138[6];
    assign dep_chan_vld_138_137 = out_chan_dep_vld_vec_138[7];
    assign dep_chan_data_138_137 = out_chan_dep_data_138;
    assign token_138_137 = token_out_vec_138[7];
    assign dep_chan_vld_138_139 = out_chan_dep_vld_vec_138[8];
    assign dep_chan_data_138_139 = out_chan_dep_data_138;
    assign token_138_139 = token_out_vec_138[8];
    assign dep_chan_vld_138_140 = out_chan_dep_vld_vec_138[9];
    assign dep_chan_data_138_140 = out_chan_dep_data_138;
    assign token_138_140 = token_out_vec_138[9];
    assign dep_chan_vld_138_141 = out_chan_dep_vld_vec_138[10];
    assign dep_chan_data_138_141 = out_chan_dep_data_138;
    assign token_138_141 = token_out_vec_138[10];
    assign dep_chan_vld_138_142 = out_chan_dep_vld_vec_138[11];
    assign dep_chan_data_138_142 = out_chan_dep_data_138;
    assign token_138_142 = token_out_vec_138[11];
    assign dep_chan_vld_138_143 = out_chan_dep_vld_vec_138[12];
    assign dep_chan_data_138_143 = out_chan_dep_data_138;
    assign token_138_143 = token_out_vec_138[12];
    assign dep_chan_vld_138_144 = out_chan_dep_vld_vec_138[13];
    assign dep_chan_data_138_144 = out_chan_dep_data_138;
    assign token_138_144 = token_out_vec_138[13];
    assign dep_chan_vld_138_145 = out_chan_dep_vld_vec_138[14];
    assign dep_chan_data_138_145 = out_chan_dep_data_138;
    assign token_138_145 = token_out_vec_138[14];
    assign dep_chan_vld_138_174 = out_chan_dep_vld_vec_138[15];
    assign dep_chan_data_138_174 = out_chan_dep_data_138;
    assign token_138_174 = token_out_vec_138[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0
    top_hls_deadlock_detect_unit #(264, 139, 16, 16) top_hls_deadlock_detect_unit_139 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_139),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_139),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_139),
        .token_in_vec(token_in_vec_139),
        .dl_detect_in(dl_detect_out),
        .origin(origin[139]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_139),
        .out_chan_dep_data(out_chan_dep_data_139),
        .token_out_vec(token_out_vec_139),
        .dl_detect_out(dl_in_vec[139]));

    assign proc_139_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.fifo_A_PE_8_2_x142_blk_n);
    assign proc_139_data_PIPO_blk[0] = 1'b0;
    assign proc_139_start_FIFO_blk[0] = 1'b0;
    assign proc_139_TLF_FIFO_blk[0] = 1'b0;
    assign proc_139_input_sync_blk[0] = 1'b0;
    assign proc_139_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_139[0] = dl_detect_out ? proc_dep_vld_vec_139_reg[0] : (proc_139_data_FIFO_blk[0] | proc_139_data_PIPO_blk[0] | proc_139_start_FIFO_blk[0] | proc_139_TLF_FIFO_blk[0] | proc_139_input_sync_blk[0] | proc_139_output_sync_blk[0]);
    assign proc_139_data_FIFO_blk[1] = 1'b0;
    assign proc_139_data_PIPO_blk[1] = 1'b0;
    assign proc_139_start_FIFO_blk[1] = 1'b0;
    assign proc_139_TLF_FIFO_blk[1] = 1'b0;
    assign proc_139_input_sync_blk[1] = 1'b0;
    assign proc_139_output_sync_blk[1] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[1] = dl_detect_out ? proc_dep_vld_vec_139_reg[1] : (proc_139_data_FIFO_blk[1] | proc_139_data_PIPO_blk[1] | proc_139_start_FIFO_blk[1] | proc_139_TLF_FIFO_blk[1] | proc_139_input_sync_blk[1] | proc_139_output_sync_blk[1]);
    assign proc_139_data_FIFO_blk[2] = 1'b0;
    assign proc_139_data_PIPO_blk[2] = 1'b0;
    assign proc_139_start_FIFO_blk[2] = 1'b0;
    assign proc_139_TLF_FIFO_blk[2] = 1'b0;
    assign proc_139_input_sync_blk[2] = 1'b0;
    assign proc_139_output_sync_blk[2] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[2] = dl_detect_out ? proc_dep_vld_vec_139_reg[2] : (proc_139_data_FIFO_blk[2] | proc_139_data_PIPO_blk[2] | proc_139_start_FIFO_blk[2] | proc_139_TLF_FIFO_blk[2] | proc_139_input_sync_blk[2] | proc_139_output_sync_blk[2]);
    assign proc_139_data_FIFO_blk[3] = 1'b0;
    assign proc_139_data_PIPO_blk[3] = 1'b0;
    assign proc_139_start_FIFO_blk[3] = 1'b0;
    assign proc_139_TLF_FIFO_blk[3] = 1'b0;
    assign proc_139_input_sync_blk[3] = 1'b0;
    assign proc_139_output_sync_blk[3] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[3] = dl_detect_out ? proc_dep_vld_vec_139_reg[3] : (proc_139_data_FIFO_blk[3] | proc_139_data_PIPO_blk[3] | proc_139_start_FIFO_blk[3] | proc_139_TLF_FIFO_blk[3] | proc_139_input_sync_blk[3] | proc_139_output_sync_blk[3]);
    assign proc_139_data_FIFO_blk[4] = 1'b0;
    assign proc_139_data_PIPO_blk[4] = 1'b0;
    assign proc_139_start_FIFO_blk[4] = 1'b0;
    assign proc_139_TLF_FIFO_blk[4] = 1'b0;
    assign proc_139_input_sync_blk[4] = 1'b0;
    assign proc_139_output_sync_blk[4] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[4] = dl_detect_out ? proc_dep_vld_vec_139_reg[4] : (proc_139_data_FIFO_blk[4] | proc_139_data_PIPO_blk[4] | proc_139_start_FIFO_blk[4] | proc_139_TLF_FIFO_blk[4] | proc_139_input_sync_blk[4] | proc_139_output_sync_blk[4]);
    assign proc_139_data_FIFO_blk[5] = 1'b0;
    assign proc_139_data_PIPO_blk[5] = 1'b0;
    assign proc_139_start_FIFO_blk[5] = 1'b0;
    assign proc_139_TLF_FIFO_blk[5] = 1'b0;
    assign proc_139_input_sync_blk[5] = 1'b0;
    assign proc_139_output_sync_blk[5] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[5] = dl_detect_out ? proc_dep_vld_vec_139_reg[5] : (proc_139_data_FIFO_blk[5] | proc_139_data_PIPO_blk[5] | proc_139_start_FIFO_blk[5] | proc_139_TLF_FIFO_blk[5] | proc_139_input_sync_blk[5] | proc_139_output_sync_blk[5]);
    assign proc_139_data_FIFO_blk[6] = 1'b0;
    assign proc_139_data_PIPO_blk[6] = 1'b0;
    assign proc_139_start_FIFO_blk[6] = 1'b0;
    assign proc_139_TLF_FIFO_blk[6] = 1'b0;
    assign proc_139_input_sync_blk[6] = 1'b0;
    assign proc_139_output_sync_blk[6] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[6] = dl_detect_out ? proc_dep_vld_vec_139_reg[6] : (proc_139_data_FIFO_blk[6] | proc_139_data_PIPO_blk[6] | proc_139_start_FIFO_blk[6] | proc_139_TLF_FIFO_blk[6] | proc_139_input_sync_blk[6] | proc_139_output_sync_blk[6]);
    assign proc_139_data_FIFO_blk[7] = 1'b0;
    assign proc_139_data_PIPO_blk[7] = 1'b0;
    assign proc_139_start_FIFO_blk[7] = 1'b0;
    assign proc_139_TLF_FIFO_blk[7] = 1'b0;
    assign proc_139_input_sync_blk[7] = 1'b0;
    assign proc_139_output_sync_blk[7] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[7] = dl_detect_out ? proc_dep_vld_vec_139_reg[7] : (proc_139_data_FIFO_blk[7] | proc_139_data_PIPO_blk[7] | proc_139_start_FIFO_blk[7] | proc_139_TLF_FIFO_blk[7] | proc_139_input_sync_blk[7] | proc_139_output_sync_blk[7]);
    assign proc_139_data_FIFO_blk[8] = 1'b0;
    assign proc_139_data_PIPO_blk[8] = 1'b0;
    assign proc_139_start_FIFO_blk[8] = 1'b0;
    assign proc_139_TLF_FIFO_blk[8] = 1'b0;
    assign proc_139_input_sync_blk[8] = 1'b0;
    assign proc_139_output_sync_blk[8] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[8] = dl_detect_out ? proc_dep_vld_vec_139_reg[8] : (proc_139_data_FIFO_blk[8] | proc_139_data_PIPO_blk[8] | proc_139_start_FIFO_blk[8] | proc_139_TLF_FIFO_blk[8] | proc_139_input_sync_blk[8] | proc_139_output_sync_blk[8]);
    assign proc_139_data_FIFO_blk[9] = 1'b0;
    assign proc_139_data_PIPO_blk[9] = 1'b0;
    assign proc_139_start_FIFO_blk[9] = 1'b0;
    assign proc_139_TLF_FIFO_blk[9] = 1'b0;
    assign proc_139_input_sync_blk[9] = 1'b0;
    assign proc_139_output_sync_blk[9] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[9] = dl_detect_out ? proc_dep_vld_vec_139_reg[9] : (proc_139_data_FIFO_blk[9] | proc_139_data_PIPO_blk[9] | proc_139_start_FIFO_blk[9] | proc_139_TLF_FIFO_blk[9] | proc_139_input_sync_blk[9] | proc_139_output_sync_blk[9]);
    assign proc_139_data_FIFO_blk[10] = 1'b0;
    assign proc_139_data_PIPO_blk[10] = 1'b0;
    assign proc_139_start_FIFO_blk[10] = 1'b0;
    assign proc_139_TLF_FIFO_blk[10] = 1'b0;
    assign proc_139_input_sync_blk[10] = 1'b0;
    assign proc_139_output_sync_blk[10] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[10] = dl_detect_out ? proc_dep_vld_vec_139_reg[10] : (proc_139_data_FIFO_blk[10] | proc_139_data_PIPO_blk[10] | proc_139_start_FIFO_blk[10] | proc_139_TLF_FIFO_blk[10] | proc_139_input_sync_blk[10] | proc_139_output_sync_blk[10]);
    assign proc_139_data_FIFO_blk[11] = 1'b0;
    assign proc_139_data_PIPO_blk[11] = 1'b0;
    assign proc_139_start_FIFO_blk[11] = 1'b0;
    assign proc_139_TLF_FIFO_blk[11] = 1'b0;
    assign proc_139_input_sync_blk[11] = 1'b0;
    assign proc_139_output_sync_blk[11] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[11] = dl_detect_out ? proc_dep_vld_vec_139_reg[11] : (proc_139_data_FIFO_blk[11] | proc_139_data_PIPO_blk[11] | proc_139_start_FIFO_blk[11] | proc_139_TLF_FIFO_blk[11] | proc_139_input_sync_blk[11] | proc_139_output_sync_blk[11]);
    assign proc_139_data_FIFO_blk[12] = 1'b0;
    assign proc_139_data_PIPO_blk[12] = 1'b0;
    assign proc_139_start_FIFO_blk[12] = 1'b0;
    assign proc_139_TLF_FIFO_blk[12] = 1'b0;
    assign proc_139_input_sync_blk[12] = 1'b0;
    assign proc_139_output_sync_blk[12] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[12] = dl_detect_out ? proc_dep_vld_vec_139_reg[12] : (proc_139_data_FIFO_blk[12] | proc_139_data_PIPO_blk[12] | proc_139_start_FIFO_blk[12] | proc_139_TLF_FIFO_blk[12] | proc_139_input_sync_blk[12] | proc_139_output_sync_blk[12]);
    assign proc_139_data_FIFO_blk[13] = 1'b0;
    assign proc_139_data_PIPO_blk[13] = 1'b0;
    assign proc_139_start_FIFO_blk[13] = 1'b0;
    assign proc_139_TLF_FIFO_blk[13] = 1'b0;
    assign proc_139_input_sync_blk[13] = 1'b0;
    assign proc_139_output_sync_blk[13] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[13] = dl_detect_out ? proc_dep_vld_vec_139_reg[13] : (proc_139_data_FIFO_blk[13] | proc_139_data_PIPO_blk[13] | proc_139_start_FIFO_blk[13] | proc_139_TLF_FIFO_blk[13] | proc_139_input_sync_blk[13] | proc_139_output_sync_blk[13]);
    assign proc_139_data_FIFO_blk[14] = 1'b0;
    assign proc_139_data_PIPO_blk[14] = 1'b0;
    assign proc_139_start_FIFO_blk[14] = 1'b0;
    assign proc_139_TLF_FIFO_blk[14] = 1'b0;
    assign proc_139_input_sync_blk[14] = 1'b0;
    assign proc_139_output_sync_blk[14] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[14] = dl_detect_out ? proc_dep_vld_vec_139_reg[14] : (proc_139_data_FIFO_blk[14] | proc_139_data_PIPO_blk[14] | proc_139_start_FIFO_blk[14] | proc_139_TLF_FIFO_blk[14] | proc_139_input_sync_blk[14] | proc_139_output_sync_blk[14]);
    assign proc_139_data_FIFO_blk[15] = 1'b0;
    assign proc_139_data_PIPO_blk[15] = 1'b0;
    assign proc_139_start_FIFO_blk[15] = 1'b0;
    assign proc_139_TLF_FIFO_blk[15] = 1'b0;
    assign proc_139_input_sync_blk[15] = 1'b0;
    assign proc_139_output_sync_blk[15] = 1'b0 | (ap_done_reg_24 & grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_139[15] = dl_detect_out ? proc_dep_vld_vec_139_reg[15] : (proc_139_data_FIFO_blk[15] | proc_139_data_PIPO_blk[15] | proc_139_start_FIFO_blk[15] | proc_139_TLF_FIFO_blk[15] | proc_139_input_sync_blk[15] | proc_139_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_139_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_139_reg <= proc_dep_vld_vec_139;
        end
    end
    assign in_chan_dep_vld_vec_139[0] = dep_chan_vld_122_139;
    assign in_chan_dep_data_vec_139[263 : 0] = dep_chan_data_122_139;
    assign token_in_vec_139[0] = token_122_139;
    assign in_chan_dep_vld_vec_139[1] = dep_chan_vld_131_139;
    assign in_chan_dep_data_vec_139[527 : 264] = dep_chan_data_131_139;
    assign token_in_vec_139[1] = token_131_139;
    assign in_chan_dep_vld_vec_139[2] = dep_chan_vld_132_139;
    assign in_chan_dep_data_vec_139[791 : 528] = dep_chan_data_132_139;
    assign token_in_vec_139[2] = token_132_139;
    assign in_chan_dep_vld_vec_139[3] = dep_chan_vld_133_139;
    assign in_chan_dep_data_vec_139[1055 : 792] = dep_chan_data_133_139;
    assign token_in_vec_139[3] = token_133_139;
    assign in_chan_dep_vld_vec_139[4] = dep_chan_vld_134_139;
    assign in_chan_dep_data_vec_139[1319 : 1056] = dep_chan_data_134_139;
    assign token_in_vec_139[4] = token_134_139;
    assign in_chan_dep_vld_vec_139[5] = dep_chan_vld_135_139;
    assign in_chan_dep_data_vec_139[1583 : 1320] = dep_chan_data_135_139;
    assign token_in_vec_139[5] = token_135_139;
    assign in_chan_dep_vld_vec_139[6] = dep_chan_vld_136_139;
    assign in_chan_dep_data_vec_139[1847 : 1584] = dep_chan_data_136_139;
    assign token_in_vec_139[6] = token_136_139;
    assign in_chan_dep_vld_vec_139[7] = dep_chan_vld_137_139;
    assign in_chan_dep_data_vec_139[2111 : 1848] = dep_chan_data_137_139;
    assign token_in_vec_139[7] = token_137_139;
    assign in_chan_dep_vld_vec_139[8] = dep_chan_vld_138_139;
    assign in_chan_dep_data_vec_139[2375 : 2112] = dep_chan_data_138_139;
    assign token_in_vec_139[8] = token_138_139;
    assign in_chan_dep_vld_vec_139[9] = dep_chan_vld_140_139;
    assign in_chan_dep_data_vec_139[2639 : 2376] = dep_chan_data_140_139;
    assign token_in_vec_139[9] = token_140_139;
    assign in_chan_dep_vld_vec_139[10] = dep_chan_vld_141_139;
    assign in_chan_dep_data_vec_139[2903 : 2640] = dep_chan_data_141_139;
    assign token_in_vec_139[10] = token_141_139;
    assign in_chan_dep_vld_vec_139[11] = dep_chan_vld_142_139;
    assign in_chan_dep_data_vec_139[3167 : 2904] = dep_chan_data_142_139;
    assign token_in_vec_139[11] = token_142_139;
    assign in_chan_dep_vld_vec_139[12] = dep_chan_vld_143_139;
    assign in_chan_dep_data_vec_139[3431 : 3168] = dep_chan_data_143_139;
    assign token_in_vec_139[12] = token_143_139;
    assign in_chan_dep_vld_vec_139[13] = dep_chan_vld_144_139;
    assign in_chan_dep_data_vec_139[3695 : 3432] = dep_chan_data_144_139;
    assign token_in_vec_139[13] = token_144_139;
    assign in_chan_dep_vld_vec_139[14] = dep_chan_vld_145_139;
    assign in_chan_dep_data_vec_139[3959 : 3696] = dep_chan_data_145_139;
    assign token_in_vec_139[14] = token_145_139;
    assign in_chan_dep_vld_vec_139[15] = dep_chan_vld_174_139;
    assign in_chan_dep_data_vec_139[4223 : 3960] = dep_chan_data_174_139;
    assign token_in_vec_139[15] = token_174_139;
    assign dep_chan_vld_139_122 = out_chan_dep_vld_vec_139[0];
    assign dep_chan_data_139_122 = out_chan_dep_data_139;
    assign token_139_122 = token_out_vec_139[0];
    assign dep_chan_vld_139_131 = out_chan_dep_vld_vec_139[1];
    assign dep_chan_data_139_131 = out_chan_dep_data_139;
    assign token_139_131 = token_out_vec_139[1];
    assign dep_chan_vld_139_132 = out_chan_dep_vld_vec_139[2];
    assign dep_chan_data_139_132 = out_chan_dep_data_139;
    assign token_139_132 = token_out_vec_139[2];
    assign dep_chan_vld_139_133 = out_chan_dep_vld_vec_139[3];
    assign dep_chan_data_139_133 = out_chan_dep_data_139;
    assign token_139_133 = token_out_vec_139[3];
    assign dep_chan_vld_139_134 = out_chan_dep_vld_vec_139[4];
    assign dep_chan_data_139_134 = out_chan_dep_data_139;
    assign token_139_134 = token_out_vec_139[4];
    assign dep_chan_vld_139_135 = out_chan_dep_vld_vec_139[5];
    assign dep_chan_data_139_135 = out_chan_dep_data_139;
    assign token_139_135 = token_out_vec_139[5];
    assign dep_chan_vld_139_136 = out_chan_dep_vld_vec_139[6];
    assign dep_chan_data_139_136 = out_chan_dep_data_139;
    assign token_139_136 = token_out_vec_139[6];
    assign dep_chan_vld_139_137 = out_chan_dep_vld_vec_139[7];
    assign dep_chan_data_139_137 = out_chan_dep_data_139;
    assign token_139_137 = token_out_vec_139[7];
    assign dep_chan_vld_139_138 = out_chan_dep_vld_vec_139[8];
    assign dep_chan_data_139_138 = out_chan_dep_data_139;
    assign token_139_138 = token_out_vec_139[8];
    assign dep_chan_vld_139_140 = out_chan_dep_vld_vec_139[9];
    assign dep_chan_data_139_140 = out_chan_dep_data_139;
    assign token_139_140 = token_out_vec_139[9];
    assign dep_chan_vld_139_141 = out_chan_dep_vld_vec_139[10];
    assign dep_chan_data_139_141 = out_chan_dep_data_139;
    assign token_139_141 = token_out_vec_139[10];
    assign dep_chan_vld_139_142 = out_chan_dep_vld_vec_139[11];
    assign dep_chan_data_139_142 = out_chan_dep_data_139;
    assign token_139_142 = token_out_vec_139[11];
    assign dep_chan_vld_139_143 = out_chan_dep_vld_vec_139[12];
    assign dep_chan_data_139_143 = out_chan_dep_data_139;
    assign token_139_143 = token_out_vec_139[12];
    assign dep_chan_vld_139_144 = out_chan_dep_vld_vec_139[13];
    assign dep_chan_data_139_144 = out_chan_dep_data_139;
    assign token_139_144 = token_out_vec_139[13];
    assign dep_chan_vld_139_145 = out_chan_dep_vld_vec_139[14];
    assign dep_chan_data_139_145 = out_chan_dep_data_139;
    assign token_139_145 = token_out_vec_139[14];
    assign dep_chan_vld_139_174 = out_chan_dep_vld_vec_139[15];
    assign dep_chan_data_139_174 = out_chan_dep_data_139;
    assign token_139_174 = token_out_vec_139[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0
    top_hls_deadlock_detect_unit #(264, 140, 16, 16) top_hls_deadlock_detect_unit_140 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_140),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_140),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_140),
        .token_in_vec(token_in_vec_140),
        .dl_detect_in(dl_detect_out),
        .origin(origin[140]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_140),
        .out_chan_dep_data(out_chan_dep_data_140),
        .token_out_vec(token_out_vec_140),
        .dl_detect_out(dl_in_vec[140]));

    assign proc_140_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.fifo_A_PE_9_2_x145_blk_n);
    assign proc_140_data_PIPO_blk[0] = 1'b0;
    assign proc_140_start_FIFO_blk[0] = 1'b0;
    assign proc_140_TLF_FIFO_blk[0] = 1'b0;
    assign proc_140_input_sync_blk[0] = 1'b0;
    assign proc_140_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_140[0] = dl_detect_out ? proc_dep_vld_vec_140_reg[0] : (proc_140_data_FIFO_blk[0] | proc_140_data_PIPO_blk[0] | proc_140_start_FIFO_blk[0] | proc_140_TLF_FIFO_blk[0] | proc_140_input_sync_blk[0] | proc_140_output_sync_blk[0]);
    assign proc_140_data_FIFO_blk[1] = 1'b0;
    assign proc_140_data_PIPO_blk[1] = 1'b0;
    assign proc_140_start_FIFO_blk[1] = 1'b0;
    assign proc_140_TLF_FIFO_blk[1] = 1'b0;
    assign proc_140_input_sync_blk[1] = 1'b0;
    assign proc_140_output_sync_blk[1] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[1] = dl_detect_out ? proc_dep_vld_vec_140_reg[1] : (proc_140_data_FIFO_blk[1] | proc_140_data_PIPO_blk[1] | proc_140_start_FIFO_blk[1] | proc_140_TLF_FIFO_blk[1] | proc_140_input_sync_blk[1] | proc_140_output_sync_blk[1]);
    assign proc_140_data_FIFO_blk[2] = 1'b0;
    assign proc_140_data_PIPO_blk[2] = 1'b0;
    assign proc_140_start_FIFO_blk[2] = 1'b0;
    assign proc_140_TLF_FIFO_blk[2] = 1'b0;
    assign proc_140_input_sync_blk[2] = 1'b0;
    assign proc_140_output_sync_blk[2] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[2] = dl_detect_out ? proc_dep_vld_vec_140_reg[2] : (proc_140_data_FIFO_blk[2] | proc_140_data_PIPO_blk[2] | proc_140_start_FIFO_blk[2] | proc_140_TLF_FIFO_blk[2] | proc_140_input_sync_blk[2] | proc_140_output_sync_blk[2]);
    assign proc_140_data_FIFO_blk[3] = 1'b0;
    assign proc_140_data_PIPO_blk[3] = 1'b0;
    assign proc_140_start_FIFO_blk[3] = 1'b0;
    assign proc_140_TLF_FIFO_blk[3] = 1'b0;
    assign proc_140_input_sync_blk[3] = 1'b0;
    assign proc_140_output_sync_blk[3] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[3] = dl_detect_out ? proc_dep_vld_vec_140_reg[3] : (proc_140_data_FIFO_blk[3] | proc_140_data_PIPO_blk[3] | proc_140_start_FIFO_blk[3] | proc_140_TLF_FIFO_blk[3] | proc_140_input_sync_blk[3] | proc_140_output_sync_blk[3]);
    assign proc_140_data_FIFO_blk[4] = 1'b0;
    assign proc_140_data_PIPO_blk[4] = 1'b0;
    assign proc_140_start_FIFO_blk[4] = 1'b0;
    assign proc_140_TLF_FIFO_blk[4] = 1'b0;
    assign proc_140_input_sync_blk[4] = 1'b0;
    assign proc_140_output_sync_blk[4] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[4] = dl_detect_out ? proc_dep_vld_vec_140_reg[4] : (proc_140_data_FIFO_blk[4] | proc_140_data_PIPO_blk[4] | proc_140_start_FIFO_blk[4] | proc_140_TLF_FIFO_blk[4] | proc_140_input_sync_blk[4] | proc_140_output_sync_blk[4]);
    assign proc_140_data_FIFO_blk[5] = 1'b0;
    assign proc_140_data_PIPO_blk[5] = 1'b0;
    assign proc_140_start_FIFO_blk[5] = 1'b0;
    assign proc_140_TLF_FIFO_blk[5] = 1'b0;
    assign proc_140_input_sync_blk[5] = 1'b0;
    assign proc_140_output_sync_blk[5] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[5] = dl_detect_out ? proc_dep_vld_vec_140_reg[5] : (proc_140_data_FIFO_blk[5] | proc_140_data_PIPO_blk[5] | proc_140_start_FIFO_blk[5] | proc_140_TLF_FIFO_blk[5] | proc_140_input_sync_blk[5] | proc_140_output_sync_blk[5]);
    assign proc_140_data_FIFO_blk[6] = 1'b0;
    assign proc_140_data_PIPO_blk[6] = 1'b0;
    assign proc_140_start_FIFO_blk[6] = 1'b0;
    assign proc_140_TLF_FIFO_blk[6] = 1'b0;
    assign proc_140_input_sync_blk[6] = 1'b0;
    assign proc_140_output_sync_blk[6] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[6] = dl_detect_out ? proc_dep_vld_vec_140_reg[6] : (proc_140_data_FIFO_blk[6] | proc_140_data_PIPO_blk[6] | proc_140_start_FIFO_blk[6] | proc_140_TLF_FIFO_blk[6] | proc_140_input_sync_blk[6] | proc_140_output_sync_blk[6]);
    assign proc_140_data_FIFO_blk[7] = 1'b0;
    assign proc_140_data_PIPO_blk[7] = 1'b0;
    assign proc_140_start_FIFO_blk[7] = 1'b0;
    assign proc_140_TLF_FIFO_blk[7] = 1'b0;
    assign proc_140_input_sync_blk[7] = 1'b0;
    assign proc_140_output_sync_blk[7] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[7] = dl_detect_out ? proc_dep_vld_vec_140_reg[7] : (proc_140_data_FIFO_blk[7] | proc_140_data_PIPO_blk[7] | proc_140_start_FIFO_blk[7] | proc_140_TLF_FIFO_blk[7] | proc_140_input_sync_blk[7] | proc_140_output_sync_blk[7]);
    assign proc_140_data_FIFO_blk[8] = 1'b0;
    assign proc_140_data_PIPO_blk[8] = 1'b0;
    assign proc_140_start_FIFO_blk[8] = 1'b0;
    assign proc_140_TLF_FIFO_blk[8] = 1'b0;
    assign proc_140_input_sync_blk[8] = 1'b0;
    assign proc_140_output_sync_blk[8] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[8] = dl_detect_out ? proc_dep_vld_vec_140_reg[8] : (proc_140_data_FIFO_blk[8] | proc_140_data_PIPO_blk[8] | proc_140_start_FIFO_blk[8] | proc_140_TLF_FIFO_blk[8] | proc_140_input_sync_blk[8] | proc_140_output_sync_blk[8]);
    assign proc_140_data_FIFO_blk[9] = 1'b0;
    assign proc_140_data_PIPO_blk[9] = 1'b0;
    assign proc_140_start_FIFO_blk[9] = 1'b0;
    assign proc_140_TLF_FIFO_blk[9] = 1'b0;
    assign proc_140_input_sync_blk[9] = 1'b0;
    assign proc_140_output_sync_blk[9] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[9] = dl_detect_out ? proc_dep_vld_vec_140_reg[9] : (proc_140_data_FIFO_blk[9] | proc_140_data_PIPO_blk[9] | proc_140_start_FIFO_blk[9] | proc_140_TLF_FIFO_blk[9] | proc_140_input_sync_blk[9] | proc_140_output_sync_blk[9]);
    assign proc_140_data_FIFO_blk[10] = 1'b0;
    assign proc_140_data_PIPO_blk[10] = 1'b0;
    assign proc_140_start_FIFO_blk[10] = 1'b0;
    assign proc_140_TLF_FIFO_blk[10] = 1'b0;
    assign proc_140_input_sync_blk[10] = 1'b0;
    assign proc_140_output_sync_blk[10] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[10] = dl_detect_out ? proc_dep_vld_vec_140_reg[10] : (proc_140_data_FIFO_blk[10] | proc_140_data_PIPO_blk[10] | proc_140_start_FIFO_blk[10] | proc_140_TLF_FIFO_blk[10] | proc_140_input_sync_blk[10] | proc_140_output_sync_blk[10]);
    assign proc_140_data_FIFO_blk[11] = 1'b0;
    assign proc_140_data_PIPO_blk[11] = 1'b0;
    assign proc_140_start_FIFO_blk[11] = 1'b0;
    assign proc_140_TLF_FIFO_blk[11] = 1'b0;
    assign proc_140_input_sync_blk[11] = 1'b0;
    assign proc_140_output_sync_blk[11] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[11] = dl_detect_out ? proc_dep_vld_vec_140_reg[11] : (proc_140_data_FIFO_blk[11] | proc_140_data_PIPO_blk[11] | proc_140_start_FIFO_blk[11] | proc_140_TLF_FIFO_blk[11] | proc_140_input_sync_blk[11] | proc_140_output_sync_blk[11]);
    assign proc_140_data_FIFO_blk[12] = 1'b0;
    assign proc_140_data_PIPO_blk[12] = 1'b0;
    assign proc_140_start_FIFO_blk[12] = 1'b0;
    assign proc_140_TLF_FIFO_blk[12] = 1'b0;
    assign proc_140_input_sync_blk[12] = 1'b0;
    assign proc_140_output_sync_blk[12] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[12] = dl_detect_out ? proc_dep_vld_vec_140_reg[12] : (proc_140_data_FIFO_blk[12] | proc_140_data_PIPO_blk[12] | proc_140_start_FIFO_blk[12] | proc_140_TLF_FIFO_blk[12] | proc_140_input_sync_blk[12] | proc_140_output_sync_blk[12]);
    assign proc_140_data_FIFO_blk[13] = 1'b0;
    assign proc_140_data_PIPO_blk[13] = 1'b0;
    assign proc_140_start_FIFO_blk[13] = 1'b0;
    assign proc_140_TLF_FIFO_blk[13] = 1'b0;
    assign proc_140_input_sync_blk[13] = 1'b0;
    assign proc_140_output_sync_blk[13] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[13] = dl_detect_out ? proc_dep_vld_vec_140_reg[13] : (proc_140_data_FIFO_blk[13] | proc_140_data_PIPO_blk[13] | proc_140_start_FIFO_blk[13] | proc_140_TLF_FIFO_blk[13] | proc_140_input_sync_blk[13] | proc_140_output_sync_blk[13]);
    assign proc_140_data_FIFO_blk[14] = 1'b0;
    assign proc_140_data_PIPO_blk[14] = 1'b0;
    assign proc_140_start_FIFO_blk[14] = 1'b0;
    assign proc_140_TLF_FIFO_blk[14] = 1'b0;
    assign proc_140_input_sync_blk[14] = 1'b0;
    assign proc_140_output_sync_blk[14] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[14] = dl_detect_out ? proc_dep_vld_vec_140_reg[14] : (proc_140_data_FIFO_blk[14] | proc_140_data_PIPO_blk[14] | proc_140_start_FIFO_blk[14] | proc_140_TLF_FIFO_blk[14] | proc_140_input_sync_blk[14] | proc_140_output_sync_blk[14]);
    assign proc_140_data_FIFO_blk[15] = 1'b0;
    assign proc_140_data_PIPO_blk[15] = 1'b0;
    assign proc_140_start_FIFO_blk[15] = 1'b0;
    assign proc_140_TLF_FIFO_blk[15] = 1'b0;
    assign proc_140_input_sync_blk[15] = 1'b0;
    assign proc_140_output_sync_blk[15] = 1'b0 | (ap_done_reg_25 & grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_140[15] = dl_detect_out ? proc_dep_vld_vec_140_reg[15] : (proc_140_data_FIFO_blk[15] | proc_140_data_PIPO_blk[15] | proc_140_start_FIFO_blk[15] | proc_140_TLF_FIFO_blk[15] | proc_140_input_sync_blk[15] | proc_140_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_140_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_140_reg <= proc_dep_vld_vec_140;
        end
    end
    assign in_chan_dep_vld_vec_140[0] = dep_chan_vld_124_140;
    assign in_chan_dep_data_vec_140[263 : 0] = dep_chan_data_124_140;
    assign token_in_vec_140[0] = token_124_140;
    assign in_chan_dep_vld_vec_140[1] = dep_chan_vld_131_140;
    assign in_chan_dep_data_vec_140[527 : 264] = dep_chan_data_131_140;
    assign token_in_vec_140[1] = token_131_140;
    assign in_chan_dep_vld_vec_140[2] = dep_chan_vld_132_140;
    assign in_chan_dep_data_vec_140[791 : 528] = dep_chan_data_132_140;
    assign token_in_vec_140[2] = token_132_140;
    assign in_chan_dep_vld_vec_140[3] = dep_chan_vld_133_140;
    assign in_chan_dep_data_vec_140[1055 : 792] = dep_chan_data_133_140;
    assign token_in_vec_140[3] = token_133_140;
    assign in_chan_dep_vld_vec_140[4] = dep_chan_vld_134_140;
    assign in_chan_dep_data_vec_140[1319 : 1056] = dep_chan_data_134_140;
    assign token_in_vec_140[4] = token_134_140;
    assign in_chan_dep_vld_vec_140[5] = dep_chan_vld_135_140;
    assign in_chan_dep_data_vec_140[1583 : 1320] = dep_chan_data_135_140;
    assign token_in_vec_140[5] = token_135_140;
    assign in_chan_dep_vld_vec_140[6] = dep_chan_vld_136_140;
    assign in_chan_dep_data_vec_140[1847 : 1584] = dep_chan_data_136_140;
    assign token_in_vec_140[6] = token_136_140;
    assign in_chan_dep_vld_vec_140[7] = dep_chan_vld_137_140;
    assign in_chan_dep_data_vec_140[2111 : 1848] = dep_chan_data_137_140;
    assign token_in_vec_140[7] = token_137_140;
    assign in_chan_dep_vld_vec_140[8] = dep_chan_vld_138_140;
    assign in_chan_dep_data_vec_140[2375 : 2112] = dep_chan_data_138_140;
    assign token_in_vec_140[8] = token_138_140;
    assign in_chan_dep_vld_vec_140[9] = dep_chan_vld_139_140;
    assign in_chan_dep_data_vec_140[2639 : 2376] = dep_chan_data_139_140;
    assign token_in_vec_140[9] = token_139_140;
    assign in_chan_dep_vld_vec_140[10] = dep_chan_vld_141_140;
    assign in_chan_dep_data_vec_140[2903 : 2640] = dep_chan_data_141_140;
    assign token_in_vec_140[10] = token_141_140;
    assign in_chan_dep_vld_vec_140[11] = dep_chan_vld_142_140;
    assign in_chan_dep_data_vec_140[3167 : 2904] = dep_chan_data_142_140;
    assign token_in_vec_140[11] = token_142_140;
    assign in_chan_dep_vld_vec_140[12] = dep_chan_vld_143_140;
    assign in_chan_dep_data_vec_140[3431 : 3168] = dep_chan_data_143_140;
    assign token_in_vec_140[12] = token_143_140;
    assign in_chan_dep_vld_vec_140[13] = dep_chan_vld_144_140;
    assign in_chan_dep_data_vec_140[3695 : 3432] = dep_chan_data_144_140;
    assign token_in_vec_140[13] = token_144_140;
    assign in_chan_dep_vld_vec_140[14] = dep_chan_vld_145_140;
    assign in_chan_dep_data_vec_140[3959 : 3696] = dep_chan_data_145_140;
    assign token_in_vec_140[14] = token_145_140;
    assign in_chan_dep_vld_vec_140[15] = dep_chan_vld_174_140;
    assign in_chan_dep_data_vec_140[4223 : 3960] = dep_chan_data_174_140;
    assign token_in_vec_140[15] = token_174_140;
    assign dep_chan_vld_140_124 = out_chan_dep_vld_vec_140[0];
    assign dep_chan_data_140_124 = out_chan_dep_data_140;
    assign token_140_124 = token_out_vec_140[0];
    assign dep_chan_vld_140_131 = out_chan_dep_vld_vec_140[1];
    assign dep_chan_data_140_131 = out_chan_dep_data_140;
    assign token_140_131 = token_out_vec_140[1];
    assign dep_chan_vld_140_132 = out_chan_dep_vld_vec_140[2];
    assign dep_chan_data_140_132 = out_chan_dep_data_140;
    assign token_140_132 = token_out_vec_140[2];
    assign dep_chan_vld_140_133 = out_chan_dep_vld_vec_140[3];
    assign dep_chan_data_140_133 = out_chan_dep_data_140;
    assign token_140_133 = token_out_vec_140[3];
    assign dep_chan_vld_140_134 = out_chan_dep_vld_vec_140[4];
    assign dep_chan_data_140_134 = out_chan_dep_data_140;
    assign token_140_134 = token_out_vec_140[4];
    assign dep_chan_vld_140_135 = out_chan_dep_vld_vec_140[5];
    assign dep_chan_data_140_135 = out_chan_dep_data_140;
    assign token_140_135 = token_out_vec_140[5];
    assign dep_chan_vld_140_136 = out_chan_dep_vld_vec_140[6];
    assign dep_chan_data_140_136 = out_chan_dep_data_140;
    assign token_140_136 = token_out_vec_140[6];
    assign dep_chan_vld_140_137 = out_chan_dep_vld_vec_140[7];
    assign dep_chan_data_140_137 = out_chan_dep_data_140;
    assign token_140_137 = token_out_vec_140[7];
    assign dep_chan_vld_140_138 = out_chan_dep_vld_vec_140[8];
    assign dep_chan_data_140_138 = out_chan_dep_data_140;
    assign token_140_138 = token_out_vec_140[8];
    assign dep_chan_vld_140_139 = out_chan_dep_vld_vec_140[9];
    assign dep_chan_data_140_139 = out_chan_dep_data_140;
    assign token_140_139 = token_out_vec_140[9];
    assign dep_chan_vld_140_141 = out_chan_dep_vld_vec_140[10];
    assign dep_chan_data_140_141 = out_chan_dep_data_140;
    assign token_140_141 = token_out_vec_140[10];
    assign dep_chan_vld_140_142 = out_chan_dep_vld_vec_140[11];
    assign dep_chan_data_140_142 = out_chan_dep_data_140;
    assign token_140_142 = token_out_vec_140[11];
    assign dep_chan_vld_140_143 = out_chan_dep_vld_vec_140[12];
    assign dep_chan_data_140_143 = out_chan_dep_data_140;
    assign token_140_143 = token_out_vec_140[12];
    assign dep_chan_vld_140_144 = out_chan_dep_vld_vec_140[13];
    assign dep_chan_data_140_144 = out_chan_dep_data_140;
    assign token_140_144 = token_out_vec_140[13];
    assign dep_chan_vld_140_145 = out_chan_dep_vld_vec_140[14];
    assign dep_chan_data_140_145 = out_chan_dep_data_140;
    assign token_140_145 = token_out_vec_140[14];
    assign dep_chan_vld_140_174 = out_chan_dep_vld_vec_140[15];
    assign dep_chan_data_140_174 = out_chan_dep_data_140;
    assign token_140_174 = token_out_vec_140[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0
    top_hls_deadlock_detect_unit #(264, 141, 16, 16) top_hls_deadlock_detect_unit_141 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_141),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_141),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_141),
        .token_in_vec(token_in_vec_141),
        .dl_detect_in(dl_detect_out),
        .origin(origin[141]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_141),
        .out_chan_dep_data(out_chan_dep_data_141),
        .token_out_vec(token_out_vec_141),
        .dl_detect_out(dl_in_vec[141]));

    assign proc_141_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.fifo_A_PE_10_2_x148_blk_n);
    assign proc_141_data_PIPO_blk[0] = 1'b0;
    assign proc_141_start_FIFO_blk[0] = 1'b0;
    assign proc_141_TLF_FIFO_blk[0] = 1'b0;
    assign proc_141_input_sync_blk[0] = 1'b0;
    assign proc_141_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_141[0] = dl_detect_out ? proc_dep_vld_vec_141_reg[0] : (proc_141_data_FIFO_blk[0] | proc_141_data_PIPO_blk[0] | proc_141_start_FIFO_blk[0] | proc_141_TLF_FIFO_blk[0] | proc_141_input_sync_blk[0] | proc_141_output_sync_blk[0]);
    assign proc_141_data_FIFO_blk[1] = 1'b0;
    assign proc_141_data_PIPO_blk[1] = 1'b0;
    assign proc_141_start_FIFO_blk[1] = 1'b0;
    assign proc_141_TLF_FIFO_blk[1] = 1'b0;
    assign proc_141_input_sync_blk[1] = 1'b0;
    assign proc_141_output_sync_blk[1] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[1] = dl_detect_out ? proc_dep_vld_vec_141_reg[1] : (proc_141_data_FIFO_blk[1] | proc_141_data_PIPO_blk[1] | proc_141_start_FIFO_blk[1] | proc_141_TLF_FIFO_blk[1] | proc_141_input_sync_blk[1] | proc_141_output_sync_blk[1]);
    assign proc_141_data_FIFO_blk[2] = 1'b0;
    assign proc_141_data_PIPO_blk[2] = 1'b0;
    assign proc_141_start_FIFO_blk[2] = 1'b0;
    assign proc_141_TLF_FIFO_blk[2] = 1'b0;
    assign proc_141_input_sync_blk[2] = 1'b0;
    assign proc_141_output_sync_blk[2] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[2] = dl_detect_out ? proc_dep_vld_vec_141_reg[2] : (proc_141_data_FIFO_blk[2] | proc_141_data_PIPO_blk[2] | proc_141_start_FIFO_blk[2] | proc_141_TLF_FIFO_blk[2] | proc_141_input_sync_blk[2] | proc_141_output_sync_blk[2]);
    assign proc_141_data_FIFO_blk[3] = 1'b0;
    assign proc_141_data_PIPO_blk[3] = 1'b0;
    assign proc_141_start_FIFO_blk[3] = 1'b0;
    assign proc_141_TLF_FIFO_blk[3] = 1'b0;
    assign proc_141_input_sync_blk[3] = 1'b0;
    assign proc_141_output_sync_blk[3] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[3] = dl_detect_out ? proc_dep_vld_vec_141_reg[3] : (proc_141_data_FIFO_blk[3] | proc_141_data_PIPO_blk[3] | proc_141_start_FIFO_blk[3] | proc_141_TLF_FIFO_blk[3] | proc_141_input_sync_blk[3] | proc_141_output_sync_blk[3]);
    assign proc_141_data_FIFO_blk[4] = 1'b0;
    assign proc_141_data_PIPO_blk[4] = 1'b0;
    assign proc_141_start_FIFO_blk[4] = 1'b0;
    assign proc_141_TLF_FIFO_blk[4] = 1'b0;
    assign proc_141_input_sync_blk[4] = 1'b0;
    assign proc_141_output_sync_blk[4] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[4] = dl_detect_out ? proc_dep_vld_vec_141_reg[4] : (proc_141_data_FIFO_blk[4] | proc_141_data_PIPO_blk[4] | proc_141_start_FIFO_blk[4] | proc_141_TLF_FIFO_blk[4] | proc_141_input_sync_blk[4] | proc_141_output_sync_blk[4]);
    assign proc_141_data_FIFO_blk[5] = 1'b0;
    assign proc_141_data_PIPO_blk[5] = 1'b0;
    assign proc_141_start_FIFO_blk[5] = 1'b0;
    assign proc_141_TLF_FIFO_blk[5] = 1'b0;
    assign proc_141_input_sync_blk[5] = 1'b0;
    assign proc_141_output_sync_blk[5] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[5] = dl_detect_out ? proc_dep_vld_vec_141_reg[5] : (proc_141_data_FIFO_blk[5] | proc_141_data_PIPO_blk[5] | proc_141_start_FIFO_blk[5] | proc_141_TLF_FIFO_blk[5] | proc_141_input_sync_blk[5] | proc_141_output_sync_blk[5]);
    assign proc_141_data_FIFO_blk[6] = 1'b0;
    assign proc_141_data_PIPO_blk[6] = 1'b0;
    assign proc_141_start_FIFO_blk[6] = 1'b0;
    assign proc_141_TLF_FIFO_blk[6] = 1'b0;
    assign proc_141_input_sync_blk[6] = 1'b0;
    assign proc_141_output_sync_blk[6] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[6] = dl_detect_out ? proc_dep_vld_vec_141_reg[6] : (proc_141_data_FIFO_blk[6] | proc_141_data_PIPO_blk[6] | proc_141_start_FIFO_blk[6] | proc_141_TLF_FIFO_blk[6] | proc_141_input_sync_blk[6] | proc_141_output_sync_blk[6]);
    assign proc_141_data_FIFO_blk[7] = 1'b0;
    assign proc_141_data_PIPO_blk[7] = 1'b0;
    assign proc_141_start_FIFO_blk[7] = 1'b0;
    assign proc_141_TLF_FIFO_blk[7] = 1'b0;
    assign proc_141_input_sync_blk[7] = 1'b0;
    assign proc_141_output_sync_blk[7] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[7] = dl_detect_out ? proc_dep_vld_vec_141_reg[7] : (proc_141_data_FIFO_blk[7] | proc_141_data_PIPO_blk[7] | proc_141_start_FIFO_blk[7] | proc_141_TLF_FIFO_blk[7] | proc_141_input_sync_blk[7] | proc_141_output_sync_blk[7]);
    assign proc_141_data_FIFO_blk[8] = 1'b0;
    assign proc_141_data_PIPO_blk[8] = 1'b0;
    assign proc_141_start_FIFO_blk[8] = 1'b0;
    assign proc_141_TLF_FIFO_blk[8] = 1'b0;
    assign proc_141_input_sync_blk[8] = 1'b0;
    assign proc_141_output_sync_blk[8] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[8] = dl_detect_out ? proc_dep_vld_vec_141_reg[8] : (proc_141_data_FIFO_blk[8] | proc_141_data_PIPO_blk[8] | proc_141_start_FIFO_blk[8] | proc_141_TLF_FIFO_blk[8] | proc_141_input_sync_blk[8] | proc_141_output_sync_blk[8]);
    assign proc_141_data_FIFO_blk[9] = 1'b0;
    assign proc_141_data_PIPO_blk[9] = 1'b0;
    assign proc_141_start_FIFO_blk[9] = 1'b0;
    assign proc_141_TLF_FIFO_blk[9] = 1'b0;
    assign proc_141_input_sync_blk[9] = 1'b0;
    assign proc_141_output_sync_blk[9] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[9] = dl_detect_out ? proc_dep_vld_vec_141_reg[9] : (proc_141_data_FIFO_blk[9] | proc_141_data_PIPO_blk[9] | proc_141_start_FIFO_blk[9] | proc_141_TLF_FIFO_blk[9] | proc_141_input_sync_blk[9] | proc_141_output_sync_blk[9]);
    assign proc_141_data_FIFO_blk[10] = 1'b0;
    assign proc_141_data_PIPO_blk[10] = 1'b0;
    assign proc_141_start_FIFO_blk[10] = 1'b0;
    assign proc_141_TLF_FIFO_blk[10] = 1'b0;
    assign proc_141_input_sync_blk[10] = 1'b0;
    assign proc_141_output_sync_blk[10] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[10] = dl_detect_out ? proc_dep_vld_vec_141_reg[10] : (proc_141_data_FIFO_blk[10] | proc_141_data_PIPO_blk[10] | proc_141_start_FIFO_blk[10] | proc_141_TLF_FIFO_blk[10] | proc_141_input_sync_blk[10] | proc_141_output_sync_blk[10]);
    assign proc_141_data_FIFO_blk[11] = 1'b0;
    assign proc_141_data_PIPO_blk[11] = 1'b0;
    assign proc_141_start_FIFO_blk[11] = 1'b0;
    assign proc_141_TLF_FIFO_blk[11] = 1'b0;
    assign proc_141_input_sync_blk[11] = 1'b0;
    assign proc_141_output_sync_blk[11] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[11] = dl_detect_out ? proc_dep_vld_vec_141_reg[11] : (proc_141_data_FIFO_blk[11] | proc_141_data_PIPO_blk[11] | proc_141_start_FIFO_blk[11] | proc_141_TLF_FIFO_blk[11] | proc_141_input_sync_blk[11] | proc_141_output_sync_blk[11]);
    assign proc_141_data_FIFO_blk[12] = 1'b0;
    assign proc_141_data_PIPO_blk[12] = 1'b0;
    assign proc_141_start_FIFO_blk[12] = 1'b0;
    assign proc_141_TLF_FIFO_blk[12] = 1'b0;
    assign proc_141_input_sync_blk[12] = 1'b0;
    assign proc_141_output_sync_blk[12] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[12] = dl_detect_out ? proc_dep_vld_vec_141_reg[12] : (proc_141_data_FIFO_blk[12] | proc_141_data_PIPO_blk[12] | proc_141_start_FIFO_blk[12] | proc_141_TLF_FIFO_blk[12] | proc_141_input_sync_blk[12] | proc_141_output_sync_blk[12]);
    assign proc_141_data_FIFO_blk[13] = 1'b0;
    assign proc_141_data_PIPO_blk[13] = 1'b0;
    assign proc_141_start_FIFO_blk[13] = 1'b0;
    assign proc_141_TLF_FIFO_blk[13] = 1'b0;
    assign proc_141_input_sync_blk[13] = 1'b0;
    assign proc_141_output_sync_blk[13] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[13] = dl_detect_out ? proc_dep_vld_vec_141_reg[13] : (proc_141_data_FIFO_blk[13] | proc_141_data_PIPO_blk[13] | proc_141_start_FIFO_blk[13] | proc_141_TLF_FIFO_blk[13] | proc_141_input_sync_blk[13] | proc_141_output_sync_blk[13]);
    assign proc_141_data_FIFO_blk[14] = 1'b0;
    assign proc_141_data_PIPO_blk[14] = 1'b0;
    assign proc_141_start_FIFO_blk[14] = 1'b0;
    assign proc_141_TLF_FIFO_blk[14] = 1'b0;
    assign proc_141_input_sync_blk[14] = 1'b0;
    assign proc_141_output_sync_blk[14] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[14] = dl_detect_out ? proc_dep_vld_vec_141_reg[14] : (proc_141_data_FIFO_blk[14] | proc_141_data_PIPO_blk[14] | proc_141_start_FIFO_blk[14] | proc_141_TLF_FIFO_blk[14] | proc_141_input_sync_blk[14] | proc_141_output_sync_blk[14]);
    assign proc_141_data_FIFO_blk[15] = 1'b0;
    assign proc_141_data_PIPO_blk[15] = 1'b0;
    assign proc_141_start_FIFO_blk[15] = 1'b0;
    assign proc_141_TLF_FIFO_blk[15] = 1'b0;
    assign proc_141_input_sync_blk[15] = 1'b0;
    assign proc_141_output_sync_blk[15] = 1'b0 | (ap_done_reg_26 & grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_141[15] = dl_detect_out ? proc_dep_vld_vec_141_reg[15] : (proc_141_data_FIFO_blk[15] | proc_141_data_PIPO_blk[15] | proc_141_start_FIFO_blk[15] | proc_141_TLF_FIFO_blk[15] | proc_141_input_sync_blk[15] | proc_141_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_141_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_141_reg <= proc_dep_vld_vec_141;
        end
    end
    assign in_chan_dep_vld_vec_141[0] = dep_chan_vld_126_141;
    assign in_chan_dep_data_vec_141[263 : 0] = dep_chan_data_126_141;
    assign token_in_vec_141[0] = token_126_141;
    assign in_chan_dep_vld_vec_141[1] = dep_chan_vld_131_141;
    assign in_chan_dep_data_vec_141[527 : 264] = dep_chan_data_131_141;
    assign token_in_vec_141[1] = token_131_141;
    assign in_chan_dep_vld_vec_141[2] = dep_chan_vld_132_141;
    assign in_chan_dep_data_vec_141[791 : 528] = dep_chan_data_132_141;
    assign token_in_vec_141[2] = token_132_141;
    assign in_chan_dep_vld_vec_141[3] = dep_chan_vld_133_141;
    assign in_chan_dep_data_vec_141[1055 : 792] = dep_chan_data_133_141;
    assign token_in_vec_141[3] = token_133_141;
    assign in_chan_dep_vld_vec_141[4] = dep_chan_vld_134_141;
    assign in_chan_dep_data_vec_141[1319 : 1056] = dep_chan_data_134_141;
    assign token_in_vec_141[4] = token_134_141;
    assign in_chan_dep_vld_vec_141[5] = dep_chan_vld_135_141;
    assign in_chan_dep_data_vec_141[1583 : 1320] = dep_chan_data_135_141;
    assign token_in_vec_141[5] = token_135_141;
    assign in_chan_dep_vld_vec_141[6] = dep_chan_vld_136_141;
    assign in_chan_dep_data_vec_141[1847 : 1584] = dep_chan_data_136_141;
    assign token_in_vec_141[6] = token_136_141;
    assign in_chan_dep_vld_vec_141[7] = dep_chan_vld_137_141;
    assign in_chan_dep_data_vec_141[2111 : 1848] = dep_chan_data_137_141;
    assign token_in_vec_141[7] = token_137_141;
    assign in_chan_dep_vld_vec_141[8] = dep_chan_vld_138_141;
    assign in_chan_dep_data_vec_141[2375 : 2112] = dep_chan_data_138_141;
    assign token_in_vec_141[8] = token_138_141;
    assign in_chan_dep_vld_vec_141[9] = dep_chan_vld_139_141;
    assign in_chan_dep_data_vec_141[2639 : 2376] = dep_chan_data_139_141;
    assign token_in_vec_141[9] = token_139_141;
    assign in_chan_dep_vld_vec_141[10] = dep_chan_vld_140_141;
    assign in_chan_dep_data_vec_141[2903 : 2640] = dep_chan_data_140_141;
    assign token_in_vec_141[10] = token_140_141;
    assign in_chan_dep_vld_vec_141[11] = dep_chan_vld_142_141;
    assign in_chan_dep_data_vec_141[3167 : 2904] = dep_chan_data_142_141;
    assign token_in_vec_141[11] = token_142_141;
    assign in_chan_dep_vld_vec_141[12] = dep_chan_vld_143_141;
    assign in_chan_dep_data_vec_141[3431 : 3168] = dep_chan_data_143_141;
    assign token_in_vec_141[12] = token_143_141;
    assign in_chan_dep_vld_vec_141[13] = dep_chan_vld_144_141;
    assign in_chan_dep_data_vec_141[3695 : 3432] = dep_chan_data_144_141;
    assign token_in_vec_141[13] = token_144_141;
    assign in_chan_dep_vld_vec_141[14] = dep_chan_vld_145_141;
    assign in_chan_dep_data_vec_141[3959 : 3696] = dep_chan_data_145_141;
    assign token_in_vec_141[14] = token_145_141;
    assign in_chan_dep_vld_vec_141[15] = dep_chan_vld_174_141;
    assign in_chan_dep_data_vec_141[4223 : 3960] = dep_chan_data_174_141;
    assign token_in_vec_141[15] = token_174_141;
    assign dep_chan_vld_141_126 = out_chan_dep_vld_vec_141[0];
    assign dep_chan_data_141_126 = out_chan_dep_data_141;
    assign token_141_126 = token_out_vec_141[0];
    assign dep_chan_vld_141_131 = out_chan_dep_vld_vec_141[1];
    assign dep_chan_data_141_131 = out_chan_dep_data_141;
    assign token_141_131 = token_out_vec_141[1];
    assign dep_chan_vld_141_132 = out_chan_dep_vld_vec_141[2];
    assign dep_chan_data_141_132 = out_chan_dep_data_141;
    assign token_141_132 = token_out_vec_141[2];
    assign dep_chan_vld_141_133 = out_chan_dep_vld_vec_141[3];
    assign dep_chan_data_141_133 = out_chan_dep_data_141;
    assign token_141_133 = token_out_vec_141[3];
    assign dep_chan_vld_141_134 = out_chan_dep_vld_vec_141[4];
    assign dep_chan_data_141_134 = out_chan_dep_data_141;
    assign token_141_134 = token_out_vec_141[4];
    assign dep_chan_vld_141_135 = out_chan_dep_vld_vec_141[5];
    assign dep_chan_data_141_135 = out_chan_dep_data_141;
    assign token_141_135 = token_out_vec_141[5];
    assign dep_chan_vld_141_136 = out_chan_dep_vld_vec_141[6];
    assign dep_chan_data_141_136 = out_chan_dep_data_141;
    assign token_141_136 = token_out_vec_141[6];
    assign dep_chan_vld_141_137 = out_chan_dep_vld_vec_141[7];
    assign dep_chan_data_141_137 = out_chan_dep_data_141;
    assign token_141_137 = token_out_vec_141[7];
    assign dep_chan_vld_141_138 = out_chan_dep_vld_vec_141[8];
    assign dep_chan_data_141_138 = out_chan_dep_data_141;
    assign token_141_138 = token_out_vec_141[8];
    assign dep_chan_vld_141_139 = out_chan_dep_vld_vec_141[9];
    assign dep_chan_data_141_139 = out_chan_dep_data_141;
    assign token_141_139 = token_out_vec_141[9];
    assign dep_chan_vld_141_140 = out_chan_dep_vld_vec_141[10];
    assign dep_chan_data_141_140 = out_chan_dep_data_141;
    assign token_141_140 = token_out_vec_141[10];
    assign dep_chan_vld_141_142 = out_chan_dep_vld_vec_141[11];
    assign dep_chan_data_141_142 = out_chan_dep_data_141;
    assign token_141_142 = token_out_vec_141[11];
    assign dep_chan_vld_141_143 = out_chan_dep_vld_vec_141[12];
    assign dep_chan_data_141_143 = out_chan_dep_data_141;
    assign token_141_143 = token_out_vec_141[12];
    assign dep_chan_vld_141_144 = out_chan_dep_vld_vec_141[13];
    assign dep_chan_data_141_144 = out_chan_dep_data_141;
    assign token_141_144 = token_out_vec_141[13];
    assign dep_chan_vld_141_145 = out_chan_dep_vld_vec_141[14];
    assign dep_chan_data_141_145 = out_chan_dep_data_141;
    assign token_141_145 = token_out_vec_141[14];
    assign dep_chan_vld_141_174 = out_chan_dep_vld_vec_141[15];
    assign dep_chan_data_141_174 = out_chan_dep_data_141;
    assign token_141_174 = token_out_vec_141[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0
    top_hls_deadlock_detect_unit #(264, 142, 16, 16) top_hls_deadlock_detect_unit_142 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_142),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_142),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_142),
        .token_in_vec(token_in_vec_142),
        .dl_detect_in(dl_detect_out),
        .origin(origin[142]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_142),
        .out_chan_dep_data(out_chan_dep_data_142),
        .token_out_vec(token_out_vec_142),
        .dl_detect_out(dl_in_vec[142]));

    assign proc_142_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.fifo_A_PE_11_2_x151_blk_n);
    assign proc_142_data_PIPO_blk[0] = 1'b0;
    assign proc_142_start_FIFO_blk[0] = 1'b0;
    assign proc_142_TLF_FIFO_blk[0] = 1'b0;
    assign proc_142_input_sync_blk[0] = 1'b0;
    assign proc_142_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_142[0] = dl_detect_out ? proc_dep_vld_vec_142_reg[0] : (proc_142_data_FIFO_blk[0] | proc_142_data_PIPO_blk[0] | proc_142_start_FIFO_blk[0] | proc_142_TLF_FIFO_blk[0] | proc_142_input_sync_blk[0] | proc_142_output_sync_blk[0]);
    assign proc_142_data_FIFO_blk[1] = 1'b0;
    assign proc_142_data_PIPO_blk[1] = 1'b0;
    assign proc_142_start_FIFO_blk[1] = 1'b0;
    assign proc_142_TLF_FIFO_blk[1] = 1'b0;
    assign proc_142_input_sync_blk[1] = 1'b0;
    assign proc_142_output_sync_blk[1] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[1] = dl_detect_out ? proc_dep_vld_vec_142_reg[1] : (proc_142_data_FIFO_blk[1] | proc_142_data_PIPO_blk[1] | proc_142_start_FIFO_blk[1] | proc_142_TLF_FIFO_blk[1] | proc_142_input_sync_blk[1] | proc_142_output_sync_blk[1]);
    assign proc_142_data_FIFO_blk[2] = 1'b0;
    assign proc_142_data_PIPO_blk[2] = 1'b0;
    assign proc_142_start_FIFO_blk[2] = 1'b0;
    assign proc_142_TLF_FIFO_blk[2] = 1'b0;
    assign proc_142_input_sync_blk[2] = 1'b0;
    assign proc_142_output_sync_blk[2] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[2] = dl_detect_out ? proc_dep_vld_vec_142_reg[2] : (proc_142_data_FIFO_blk[2] | proc_142_data_PIPO_blk[2] | proc_142_start_FIFO_blk[2] | proc_142_TLF_FIFO_blk[2] | proc_142_input_sync_blk[2] | proc_142_output_sync_blk[2]);
    assign proc_142_data_FIFO_blk[3] = 1'b0;
    assign proc_142_data_PIPO_blk[3] = 1'b0;
    assign proc_142_start_FIFO_blk[3] = 1'b0;
    assign proc_142_TLF_FIFO_blk[3] = 1'b0;
    assign proc_142_input_sync_blk[3] = 1'b0;
    assign proc_142_output_sync_blk[3] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[3] = dl_detect_out ? proc_dep_vld_vec_142_reg[3] : (proc_142_data_FIFO_blk[3] | proc_142_data_PIPO_blk[3] | proc_142_start_FIFO_blk[3] | proc_142_TLF_FIFO_blk[3] | proc_142_input_sync_blk[3] | proc_142_output_sync_blk[3]);
    assign proc_142_data_FIFO_blk[4] = 1'b0;
    assign proc_142_data_PIPO_blk[4] = 1'b0;
    assign proc_142_start_FIFO_blk[4] = 1'b0;
    assign proc_142_TLF_FIFO_blk[4] = 1'b0;
    assign proc_142_input_sync_blk[4] = 1'b0;
    assign proc_142_output_sync_blk[4] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[4] = dl_detect_out ? proc_dep_vld_vec_142_reg[4] : (proc_142_data_FIFO_blk[4] | proc_142_data_PIPO_blk[4] | proc_142_start_FIFO_blk[4] | proc_142_TLF_FIFO_blk[4] | proc_142_input_sync_blk[4] | proc_142_output_sync_blk[4]);
    assign proc_142_data_FIFO_blk[5] = 1'b0;
    assign proc_142_data_PIPO_blk[5] = 1'b0;
    assign proc_142_start_FIFO_blk[5] = 1'b0;
    assign proc_142_TLF_FIFO_blk[5] = 1'b0;
    assign proc_142_input_sync_blk[5] = 1'b0;
    assign proc_142_output_sync_blk[5] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[5] = dl_detect_out ? proc_dep_vld_vec_142_reg[5] : (proc_142_data_FIFO_blk[5] | proc_142_data_PIPO_blk[5] | proc_142_start_FIFO_blk[5] | proc_142_TLF_FIFO_blk[5] | proc_142_input_sync_blk[5] | proc_142_output_sync_blk[5]);
    assign proc_142_data_FIFO_blk[6] = 1'b0;
    assign proc_142_data_PIPO_blk[6] = 1'b0;
    assign proc_142_start_FIFO_blk[6] = 1'b0;
    assign proc_142_TLF_FIFO_blk[6] = 1'b0;
    assign proc_142_input_sync_blk[6] = 1'b0;
    assign proc_142_output_sync_blk[6] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[6] = dl_detect_out ? proc_dep_vld_vec_142_reg[6] : (proc_142_data_FIFO_blk[6] | proc_142_data_PIPO_blk[6] | proc_142_start_FIFO_blk[6] | proc_142_TLF_FIFO_blk[6] | proc_142_input_sync_blk[6] | proc_142_output_sync_blk[6]);
    assign proc_142_data_FIFO_blk[7] = 1'b0;
    assign proc_142_data_PIPO_blk[7] = 1'b0;
    assign proc_142_start_FIFO_blk[7] = 1'b0;
    assign proc_142_TLF_FIFO_blk[7] = 1'b0;
    assign proc_142_input_sync_blk[7] = 1'b0;
    assign proc_142_output_sync_blk[7] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[7] = dl_detect_out ? proc_dep_vld_vec_142_reg[7] : (proc_142_data_FIFO_blk[7] | proc_142_data_PIPO_blk[7] | proc_142_start_FIFO_blk[7] | proc_142_TLF_FIFO_blk[7] | proc_142_input_sync_blk[7] | proc_142_output_sync_blk[7]);
    assign proc_142_data_FIFO_blk[8] = 1'b0;
    assign proc_142_data_PIPO_blk[8] = 1'b0;
    assign proc_142_start_FIFO_blk[8] = 1'b0;
    assign proc_142_TLF_FIFO_blk[8] = 1'b0;
    assign proc_142_input_sync_blk[8] = 1'b0;
    assign proc_142_output_sync_blk[8] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[8] = dl_detect_out ? proc_dep_vld_vec_142_reg[8] : (proc_142_data_FIFO_blk[8] | proc_142_data_PIPO_blk[8] | proc_142_start_FIFO_blk[8] | proc_142_TLF_FIFO_blk[8] | proc_142_input_sync_blk[8] | proc_142_output_sync_blk[8]);
    assign proc_142_data_FIFO_blk[9] = 1'b0;
    assign proc_142_data_PIPO_blk[9] = 1'b0;
    assign proc_142_start_FIFO_blk[9] = 1'b0;
    assign proc_142_TLF_FIFO_blk[9] = 1'b0;
    assign proc_142_input_sync_blk[9] = 1'b0;
    assign proc_142_output_sync_blk[9] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[9] = dl_detect_out ? proc_dep_vld_vec_142_reg[9] : (proc_142_data_FIFO_blk[9] | proc_142_data_PIPO_blk[9] | proc_142_start_FIFO_blk[9] | proc_142_TLF_FIFO_blk[9] | proc_142_input_sync_blk[9] | proc_142_output_sync_blk[9]);
    assign proc_142_data_FIFO_blk[10] = 1'b0;
    assign proc_142_data_PIPO_blk[10] = 1'b0;
    assign proc_142_start_FIFO_blk[10] = 1'b0;
    assign proc_142_TLF_FIFO_blk[10] = 1'b0;
    assign proc_142_input_sync_blk[10] = 1'b0;
    assign proc_142_output_sync_blk[10] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[10] = dl_detect_out ? proc_dep_vld_vec_142_reg[10] : (proc_142_data_FIFO_blk[10] | proc_142_data_PIPO_blk[10] | proc_142_start_FIFO_blk[10] | proc_142_TLF_FIFO_blk[10] | proc_142_input_sync_blk[10] | proc_142_output_sync_blk[10]);
    assign proc_142_data_FIFO_blk[11] = 1'b0;
    assign proc_142_data_PIPO_blk[11] = 1'b0;
    assign proc_142_start_FIFO_blk[11] = 1'b0;
    assign proc_142_TLF_FIFO_blk[11] = 1'b0;
    assign proc_142_input_sync_blk[11] = 1'b0;
    assign proc_142_output_sync_blk[11] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[11] = dl_detect_out ? proc_dep_vld_vec_142_reg[11] : (proc_142_data_FIFO_blk[11] | proc_142_data_PIPO_blk[11] | proc_142_start_FIFO_blk[11] | proc_142_TLF_FIFO_blk[11] | proc_142_input_sync_blk[11] | proc_142_output_sync_blk[11]);
    assign proc_142_data_FIFO_blk[12] = 1'b0;
    assign proc_142_data_PIPO_blk[12] = 1'b0;
    assign proc_142_start_FIFO_blk[12] = 1'b0;
    assign proc_142_TLF_FIFO_blk[12] = 1'b0;
    assign proc_142_input_sync_blk[12] = 1'b0;
    assign proc_142_output_sync_blk[12] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[12] = dl_detect_out ? proc_dep_vld_vec_142_reg[12] : (proc_142_data_FIFO_blk[12] | proc_142_data_PIPO_blk[12] | proc_142_start_FIFO_blk[12] | proc_142_TLF_FIFO_blk[12] | proc_142_input_sync_blk[12] | proc_142_output_sync_blk[12]);
    assign proc_142_data_FIFO_blk[13] = 1'b0;
    assign proc_142_data_PIPO_blk[13] = 1'b0;
    assign proc_142_start_FIFO_blk[13] = 1'b0;
    assign proc_142_TLF_FIFO_blk[13] = 1'b0;
    assign proc_142_input_sync_blk[13] = 1'b0;
    assign proc_142_output_sync_blk[13] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[13] = dl_detect_out ? proc_dep_vld_vec_142_reg[13] : (proc_142_data_FIFO_blk[13] | proc_142_data_PIPO_blk[13] | proc_142_start_FIFO_blk[13] | proc_142_TLF_FIFO_blk[13] | proc_142_input_sync_blk[13] | proc_142_output_sync_blk[13]);
    assign proc_142_data_FIFO_blk[14] = 1'b0;
    assign proc_142_data_PIPO_blk[14] = 1'b0;
    assign proc_142_start_FIFO_blk[14] = 1'b0;
    assign proc_142_TLF_FIFO_blk[14] = 1'b0;
    assign proc_142_input_sync_blk[14] = 1'b0;
    assign proc_142_output_sync_blk[14] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[14] = dl_detect_out ? proc_dep_vld_vec_142_reg[14] : (proc_142_data_FIFO_blk[14] | proc_142_data_PIPO_blk[14] | proc_142_start_FIFO_blk[14] | proc_142_TLF_FIFO_blk[14] | proc_142_input_sync_blk[14] | proc_142_output_sync_blk[14]);
    assign proc_142_data_FIFO_blk[15] = 1'b0;
    assign proc_142_data_PIPO_blk[15] = 1'b0;
    assign proc_142_start_FIFO_blk[15] = 1'b0;
    assign proc_142_TLF_FIFO_blk[15] = 1'b0;
    assign proc_142_input_sync_blk[15] = 1'b0;
    assign proc_142_output_sync_blk[15] = 1'b0 | (ap_done_reg_27 & grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_142[15] = dl_detect_out ? proc_dep_vld_vec_142_reg[15] : (proc_142_data_FIFO_blk[15] | proc_142_data_PIPO_blk[15] | proc_142_start_FIFO_blk[15] | proc_142_TLF_FIFO_blk[15] | proc_142_input_sync_blk[15] | proc_142_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_142_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_142_reg <= proc_dep_vld_vec_142;
        end
    end
    assign in_chan_dep_vld_vec_142[0] = dep_chan_vld_128_142;
    assign in_chan_dep_data_vec_142[263 : 0] = dep_chan_data_128_142;
    assign token_in_vec_142[0] = token_128_142;
    assign in_chan_dep_vld_vec_142[1] = dep_chan_vld_131_142;
    assign in_chan_dep_data_vec_142[527 : 264] = dep_chan_data_131_142;
    assign token_in_vec_142[1] = token_131_142;
    assign in_chan_dep_vld_vec_142[2] = dep_chan_vld_132_142;
    assign in_chan_dep_data_vec_142[791 : 528] = dep_chan_data_132_142;
    assign token_in_vec_142[2] = token_132_142;
    assign in_chan_dep_vld_vec_142[3] = dep_chan_vld_133_142;
    assign in_chan_dep_data_vec_142[1055 : 792] = dep_chan_data_133_142;
    assign token_in_vec_142[3] = token_133_142;
    assign in_chan_dep_vld_vec_142[4] = dep_chan_vld_134_142;
    assign in_chan_dep_data_vec_142[1319 : 1056] = dep_chan_data_134_142;
    assign token_in_vec_142[4] = token_134_142;
    assign in_chan_dep_vld_vec_142[5] = dep_chan_vld_135_142;
    assign in_chan_dep_data_vec_142[1583 : 1320] = dep_chan_data_135_142;
    assign token_in_vec_142[5] = token_135_142;
    assign in_chan_dep_vld_vec_142[6] = dep_chan_vld_136_142;
    assign in_chan_dep_data_vec_142[1847 : 1584] = dep_chan_data_136_142;
    assign token_in_vec_142[6] = token_136_142;
    assign in_chan_dep_vld_vec_142[7] = dep_chan_vld_137_142;
    assign in_chan_dep_data_vec_142[2111 : 1848] = dep_chan_data_137_142;
    assign token_in_vec_142[7] = token_137_142;
    assign in_chan_dep_vld_vec_142[8] = dep_chan_vld_138_142;
    assign in_chan_dep_data_vec_142[2375 : 2112] = dep_chan_data_138_142;
    assign token_in_vec_142[8] = token_138_142;
    assign in_chan_dep_vld_vec_142[9] = dep_chan_vld_139_142;
    assign in_chan_dep_data_vec_142[2639 : 2376] = dep_chan_data_139_142;
    assign token_in_vec_142[9] = token_139_142;
    assign in_chan_dep_vld_vec_142[10] = dep_chan_vld_140_142;
    assign in_chan_dep_data_vec_142[2903 : 2640] = dep_chan_data_140_142;
    assign token_in_vec_142[10] = token_140_142;
    assign in_chan_dep_vld_vec_142[11] = dep_chan_vld_141_142;
    assign in_chan_dep_data_vec_142[3167 : 2904] = dep_chan_data_141_142;
    assign token_in_vec_142[11] = token_141_142;
    assign in_chan_dep_vld_vec_142[12] = dep_chan_vld_143_142;
    assign in_chan_dep_data_vec_142[3431 : 3168] = dep_chan_data_143_142;
    assign token_in_vec_142[12] = token_143_142;
    assign in_chan_dep_vld_vec_142[13] = dep_chan_vld_144_142;
    assign in_chan_dep_data_vec_142[3695 : 3432] = dep_chan_data_144_142;
    assign token_in_vec_142[13] = token_144_142;
    assign in_chan_dep_vld_vec_142[14] = dep_chan_vld_145_142;
    assign in_chan_dep_data_vec_142[3959 : 3696] = dep_chan_data_145_142;
    assign token_in_vec_142[14] = token_145_142;
    assign in_chan_dep_vld_vec_142[15] = dep_chan_vld_174_142;
    assign in_chan_dep_data_vec_142[4223 : 3960] = dep_chan_data_174_142;
    assign token_in_vec_142[15] = token_174_142;
    assign dep_chan_vld_142_128 = out_chan_dep_vld_vec_142[0];
    assign dep_chan_data_142_128 = out_chan_dep_data_142;
    assign token_142_128 = token_out_vec_142[0];
    assign dep_chan_vld_142_131 = out_chan_dep_vld_vec_142[1];
    assign dep_chan_data_142_131 = out_chan_dep_data_142;
    assign token_142_131 = token_out_vec_142[1];
    assign dep_chan_vld_142_132 = out_chan_dep_vld_vec_142[2];
    assign dep_chan_data_142_132 = out_chan_dep_data_142;
    assign token_142_132 = token_out_vec_142[2];
    assign dep_chan_vld_142_133 = out_chan_dep_vld_vec_142[3];
    assign dep_chan_data_142_133 = out_chan_dep_data_142;
    assign token_142_133 = token_out_vec_142[3];
    assign dep_chan_vld_142_134 = out_chan_dep_vld_vec_142[4];
    assign dep_chan_data_142_134 = out_chan_dep_data_142;
    assign token_142_134 = token_out_vec_142[4];
    assign dep_chan_vld_142_135 = out_chan_dep_vld_vec_142[5];
    assign dep_chan_data_142_135 = out_chan_dep_data_142;
    assign token_142_135 = token_out_vec_142[5];
    assign dep_chan_vld_142_136 = out_chan_dep_vld_vec_142[6];
    assign dep_chan_data_142_136 = out_chan_dep_data_142;
    assign token_142_136 = token_out_vec_142[6];
    assign dep_chan_vld_142_137 = out_chan_dep_vld_vec_142[7];
    assign dep_chan_data_142_137 = out_chan_dep_data_142;
    assign token_142_137 = token_out_vec_142[7];
    assign dep_chan_vld_142_138 = out_chan_dep_vld_vec_142[8];
    assign dep_chan_data_142_138 = out_chan_dep_data_142;
    assign token_142_138 = token_out_vec_142[8];
    assign dep_chan_vld_142_139 = out_chan_dep_vld_vec_142[9];
    assign dep_chan_data_142_139 = out_chan_dep_data_142;
    assign token_142_139 = token_out_vec_142[9];
    assign dep_chan_vld_142_140 = out_chan_dep_vld_vec_142[10];
    assign dep_chan_data_142_140 = out_chan_dep_data_142;
    assign token_142_140 = token_out_vec_142[10];
    assign dep_chan_vld_142_141 = out_chan_dep_vld_vec_142[11];
    assign dep_chan_data_142_141 = out_chan_dep_data_142;
    assign token_142_141 = token_out_vec_142[11];
    assign dep_chan_vld_142_143 = out_chan_dep_vld_vec_142[12];
    assign dep_chan_data_142_143 = out_chan_dep_data_142;
    assign token_142_143 = token_out_vec_142[12];
    assign dep_chan_vld_142_144 = out_chan_dep_vld_vec_142[13];
    assign dep_chan_data_142_144 = out_chan_dep_data_142;
    assign token_142_144 = token_out_vec_142[13];
    assign dep_chan_vld_142_145 = out_chan_dep_vld_vec_142[14];
    assign dep_chan_data_142_145 = out_chan_dep_data_142;
    assign token_142_145 = token_out_vec_142[14];
    assign dep_chan_vld_142_174 = out_chan_dep_vld_vec_142[15];
    assign dep_chan_data_142_174 = out_chan_dep_data_142;
    assign token_142_174 = token_out_vec_142[15];

    // Process: grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0
    top_hls_deadlock_detect_unit #(264, 143, 16, 16) top_hls_deadlock_detect_unit_143 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_143),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_143),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_143),
        .token_in_vec(token_in_vec_143),
        .dl_detect_in(dl_detect_out),
        .origin(origin[143]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_143),
        .out_chan_dep_data(out_chan_dep_data_143),
        .token_out_vec(token_out_vec_143),
        .dl_detect_out(dl_in_vec[143]));

    assign proc_143_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.fifo_A_PE_12_2_x154_blk_n);
    assign proc_143_data_PIPO_blk[0] = 1'b0;
    assign proc_143_start_FIFO_blk[0] = 1'b0;
    assign proc_143_TLF_FIFO_blk[0] = 1'b0;
    assign proc_143_input_sync_blk[0] = 1'b0;
    assign proc_143_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_143[0] = dl_detect_out ? proc_dep_vld_vec_143_reg[0] : (proc_143_data_FIFO_blk[0] | proc_143_data_PIPO_blk[0] | proc_143_start_FIFO_blk[0] | proc_143_TLF_FIFO_blk[0] | proc_143_input_sync_blk[0] | proc_143_output_sync_blk[0]);
    assign proc_143_data_FIFO_blk[1] = 1'b0;
    assign proc_143_data_PIPO_blk[1] = 1'b0;
    assign proc_143_start_FIFO_blk[1] = 1'b0;
    assign proc_143_TLF_FIFO_blk[1] = 1'b0;
    assign proc_143_input_sync_blk[1] = 1'b0;
    assign proc_143_output_sync_blk[1] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[1] = dl_detect_out ? proc_dep_vld_vec_143_reg[1] : (proc_143_data_FIFO_blk[1] | proc_143_data_PIPO_blk[1] | proc_143_start_FIFO_blk[1] | proc_143_TLF_FIFO_blk[1] | proc_143_input_sync_blk[1] | proc_143_output_sync_blk[1]);
    assign proc_143_data_FIFO_blk[2] = 1'b0;
    assign proc_143_data_PIPO_blk[2] = 1'b0;
    assign proc_143_start_FIFO_blk[2] = 1'b0;
    assign proc_143_TLF_FIFO_blk[2] = 1'b0;
    assign proc_143_input_sync_blk[2] = 1'b0;
    assign proc_143_output_sync_blk[2] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[2] = dl_detect_out ? proc_dep_vld_vec_143_reg[2] : (proc_143_data_FIFO_blk[2] | proc_143_data_PIPO_blk[2] | proc_143_start_FIFO_blk[2] | proc_143_TLF_FIFO_blk[2] | proc_143_input_sync_blk[2] | proc_143_output_sync_blk[2]);
    assign proc_143_data_FIFO_blk[3] = 1'b0;
    assign proc_143_data_PIPO_blk[3] = 1'b0;
    assign proc_143_start_FIFO_blk[3] = 1'b0;
    assign proc_143_TLF_FIFO_blk[3] = 1'b0;
    assign proc_143_input_sync_blk[3] = 1'b0;
    assign proc_143_output_sync_blk[3] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[3] = dl_detect_out ? proc_dep_vld_vec_143_reg[3] : (proc_143_data_FIFO_blk[3] | proc_143_data_PIPO_blk[3] | proc_143_start_FIFO_blk[3] | proc_143_TLF_FIFO_blk[3] | proc_143_input_sync_blk[3] | proc_143_output_sync_blk[3]);
    assign proc_143_data_FIFO_blk[4] = 1'b0;
    assign proc_143_data_PIPO_blk[4] = 1'b0;
    assign proc_143_start_FIFO_blk[4] = 1'b0;
    assign proc_143_TLF_FIFO_blk[4] = 1'b0;
    assign proc_143_input_sync_blk[4] = 1'b0;
    assign proc_143_output_sync_blk[4] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[4] = dl_detect_out ? proc_dep_vld_vec_143_reg[4] : (proc_143_data_FIFO_blk[4] | proc_143_data_PIPO_blk[4] | proc_143_start_FIFO_blk[4] | proc_143_TLF_FIFO_blk[4] | proc_143_input_sync_blk[4] | proc_143_output_sync_blk[4]);
    assign proc_143_data_FIFO_blk[5] = 1'b0;
    assign proc_143_data_PIPO_blk[5] = 1'b0;
    assign proc_143_start_FIFO_blk[5] = 1'b0;
    assign proc_143_TLF_FIFO_blk[5] = 1'b0;
    assign proc_143_input_sync_blk[5] = 1'b0;
    assign proc_143_output_sync_blk[5] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[5] = dl_detect_out ? proc_dep_vld_vec_143_reg[5] : (proc_143_data_FIFO_blk[5] | proc_143_data_PIPO_blk[5] | proc_143_start_FIFO_blk[5] | proc_143_TLF_FIFO_blk[5] | proc_143_input_sync_blk[5] | proc_143_output_sync_blk[5]);
    assign proc_143_data_FIFO_blk[6] = 1'b0;
    assign proc_143_data_PIPO_blk[6] = 1'b0;
    assign proc_143_start_FIFO_blk[6] = 1'b0;
    assign proc_143_TLF_FIFO_blk[6] = 1'b0;
    assign proc_143_input_sync_blk[6] = 1'b0;
    assign proc_143_output_sync_blk[6] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[6] = dl_detect_out ? proc_dep_vld_vec_143_reg[6] : (proc_143_data_FIFO_blk[6] | proc_143_data_PIPO_blk[6] | proc_143_start_FIFO_blk[6] | proc_143_TLF_FIFO_blk[6] | proc_143_input_sync_blk[6] | proc_143_output_sync_blk[6]);
    assign proc_143_data_FIFO_blk[7] = 1'b0;
    assign proc_143_data_PIPO_blk[7] = 1'b0;
    assign proc_143_start_FIFO_blk[7] = 1'b0;
    assign proc_143_TLF_FIFO_blk[7] = 1'b0;
    assign proc_143_input_sync_blk[7] = 1'b0;
    assign proc_143_output_sync_blk[7] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[7] = dl_detect_out ? proc_dep_vld_vec_143_reg[7] : (proc_143_data_FIFO_blk[7] | proc_143_data_PIPO_blk[7] | proc_143_start_FIFO_blk[7] | proc_143_TLF_FIFO_blk[7] | proc_143_input_sync_blk[7] | proc_143_output_sync_blk[7]);
    assign proc_143_data_FIFO_blk[8] = 1'b0;
    assign proc_143_data_PIPO_blk[8] = 1'b0;
    assign proc_143_start_FIFO_blk[8] = 1'b0;
    assign proc_143_TLF_FIFO_blk[8] = 1'b0;
    assign proc_143_input_sync_blk[8] = 1'b0;
    assign proc_143_output_sync_blk[8] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[8] = dl_detect_out ? proc_dep_vld_vec_143_reg[8] : (proc_143_data_FIFO_blk[8] | proc_143_data_PIPO_blk[8] | proc_143_start_FIFO_blk[8] | proc_143_TLF_FIFO_blk[8] | proc_143_input_sync_blk[8] | proc_143_output_sync_blk[8]);
    assign proc_143_data_FIFO_blk[9] = 1'b0;
    assign proc_143_data_PIPO_blk[9] = 1'b0;
    assign proc_143_start_FIFO_blk[9] = 1'b0;
    assign proc_143_TLF_FIFO_blk[9] = 1'b0;
    assign proc_143_input_sync_blk[9] = 1'b0;
    assign proc_143_output_sync_blk[9] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[9] = dl_detect_out ? proc_dep_vld_vec_143_reg[9] : (proc_143_data_FIFO_blk[9] | proc_143_data_PIPO_blk[9] | proc_143_start_FIFO_blk[9] | proc_143_TLF_FIFO_blk[9] | proc_143_input_sync_blk[9] | proc_143_output_sync_blk[9]);
    assign proc_143_data_FIFO_blk[10] = 1'b0;
    assign proc_143_data_PIPO_blk[10] = 1'b0;
    assign proc_143_start_FIFO_blk[10] = 1'b0;
    assign proc_143_TLF_FIFO_blk[10] = 1'b0;
    assign proc_143_input_sync_blk[10] = 1'b0;
    assign proc_143_output_sync_blk[10] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[10] = dl_detect_out ? proc_dep_vld_vec_143_reg[10] : (proc_143_data_FIFO_blk[10] | proc_143_data_PIPO_blk[10] | proc_143_start_FIFO_blk[10] | proc_143_TLF_FIFO_blk[10] | proc_143_input_sync_blk[10] | proc_143_output_sync_blk[10]);
    assign proc_143_data_FIFO_blk[11] = 1'b0;
    assign proc_143_data_PIPO_blk[11] = 1'b0;
    assign proc_143_start_FIFO_blk[11] = 1'b0;
    assign proc_143_TLF_FIFO_blk[11] = 1'b0;
    assign proc_143_input_sync_blk[11] = 1'b0;
    assign proc_143_output_sync_blk[11] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[11] = dl_detect_out ? proc_dep_vld_vec_143_reg[11] : (proc_143_data_FIFO_blk[11] | proc_143_data_PIPO_blk[11] | proc_143_start_FIFO_blk[11] | proc_143_TLF_FIFO_blk[11] | proc_143_input_sync_blk[11] | proc_143_output_sync_blk[11]);
    assign proc_143_data_FIFO_blk[12] = 1'b0;
    assign proc_143_data_PIPO_blk[12] = 1'b0;
    assign proc_143_start_FIFO_blk[12] = 1'b0;
    assign proc_143_TLF_FIFO_blk[12] = 1'b0;
    assign proc_143_input_sync_blk[12] = 1'b0;
    assign proc_143_output_sync_blk[12] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[12] = dl_detect_out ? proc_dep_vld_vec_143_reg[12] : (proc_143_data_FIFO_blk[12] | proc_143_data_PIPO_blk[12] | proc_143_start_FIFO_blk[12] | proc_143_TLF_FIFO_blk[12] | proc_143_input_sync_blk[12] | proc_143_output_sync_blk[12]);
    assign proc_143_data_FIFO_blk[13] = 1'b0;
    assign proc_143_data_PIPO_blk[13] = 1'b0;
    assign proc_143_start_FIFO_blk[13] = 1'b0;
    assign proc_143_TLF_FIFO_blk[13] = 1'b0;
    assign proc_143_input_sync_blk[13] = 1'b0;
    assign proc_143_output_sync_blk[13] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[13] = dl_detect_out ? proc_dep_vld_vec_143_reg[13] : (proc_143_data_FIFO_blk[13] | proc_143_data_PIPO_blk[13] | proc_143_start_FIFO_blk[13] | proc_143_TLF_FIFO_blk[13] | proc_143_input_sync_blk[13] | proc_143_output_sync_blk[13]);
    assign proc_143_data_FIFO_blk[14] = 1'b0;
    assign proc_143_data_PIPO_blk[14] = 1'b0;
    assign proc_143_start_FIFO_blk[14] = 1'b0;
    assign proc_143_TLF_FIFO_blk[14] = 1'b0;
    assign proc_143_input_sync_blk[14] = 1'b0;
    assign proc_143_output_sync_blk[14] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[14] = dl_detect_out ? proc_dep_vld_vec_143_reg[14] : (proc_143_data_FIFO_blk[14] | proc_143_data_PIPO_blk[14] | proc_143_start_FIFO_blk[14] | proc_143_TLF_FIFO_blk[14] | proc_143_input_sync_blk[14] | proc_143_output_sync_blk[14]);
    assign proc_143_data_FIFO_blk[15] = 1'b0;
    assign proc_143_data_PIPO_blk[15] = 1'b0;
    assign proc_143_start_FIFO_blk[15] = 1'b0;
    assign proc_143_TLF_FIFO_blk[15] = 1'b0;
    assign proc_143_input_sync_blk[15] = 1'b0;
    assign proc_143_output_sync_blk[15] = 1'b0 | (ap_done_reg_28 & grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_143[15] = dl_detect_out ? proc_dep_vld_vec_143_reg[15] : (proc_143_data_FIFO_blk[15] | proc_143_data_PIPO_blk[15] | proc_143_start_FIFO_blk[15] | proc_143_TLF_FIFO_blk[15] | proc_143_input_sync_blk[15] | proc_143_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_143_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_143_reg <= proc_dep_vld_vec_143;
        end
    end
    assign in_chan_dep_vld_vec_143[0] = dep_chan_vld_130_143;
    assign in_chan_dep_data_vec_143[263 : 0] = dep_chan_data_130_143;
    assign token_in_vec_143[0] = token_130_143;
    assign in_chan_dep_vld_vec_143[1] = dep_chan_vld_131_143;
    assign in_chan_dep_data_vec_143[527 : 264] = dep_chan_data_131_143;
    assign token_in_vec_143[1] = token_131_143;
    assign in_chan_dep_vld_vec_143[2] = dep_chan_vld_132_143;
    assign in_chan_dep_data_vec_143[791 : 528] = dep_chan_data_132_143;
    assign token_in_vec_143[2] = token_132_143;
    assign in_chan_dep_vld_vec_143[3] = dep_chan_vld_133_143;
    assign in_chan_dep_data_vec_143[1055 : 792] = dep_chan_data_133_143;
    assign token_in_vec_143[3] = token_133_143;
    assign in_chan_dep_vld_vec_143[4] = dep_chan_vld_134_143;
    assign in_chan_dep_data_vec_143[1319 : 1056] = dep_chan_data_134_143;
    assign token_in_vec_143[4] = token_134_143;
    assign in_chan_dep_vld_vec_143[5] = dep_chan_vld_135_143;
    assign in_chan_dep_data_vec_143[1583 : 1320] = dep_chan_data_135_143;
    assign token_in_vec_143[5] = token_135_143;
    assign in_chan_dep_vld_vec_143[6] = dep_chan_vld_136_143;
    assign in_chan_dep_data_vec_143[1847 : 1584] = dep_chan_data_136_143;
    assign token_in_vec_143[6] = token_136_143;
    assign in_chan_dep_vld_vec_143[7] = dep_chan_vld_137_143;
    assign in_chan_dep_data_vec_143[2111 : 1848] = dep_chan_data_137_143;
    assign token_in_vec_143[7] = token_137_143;
    assign in_chan_dep_vld_vec_143[8] = dep_chan_vld_138_143;
    assign in_chan_dep_data_vec_143[2375 : 2112] = dep_chan_data_138_143;
    assign token_in_vec_143[8] = token_138_143;
    assign in_chan_dep_vld_vec_143[9] = dep_chan_vld_139_143;
    assign in_chan_dep_data_vec_143[2639 : 2376] = dep_chan_data_139_143;
    assign token_in_vec_143[9] = token_139_143;
    assign in_chan_dep_vld_vec_143[10] = dep_chan_vld_140_143;
    assign in_chan_dep_data_vec_143[2903 : 2640] = dep_chan_data_140_143;
    assign token_in_vec_143[10] = token_140_143;
    assign in_chan_dep_vld_vec_143[11] = dep_chan_vld_141_143;
    assign in_chan_dep_data_vec_143[3167 : 2904] = dep_chan_data_141_143;
    assign token_in_vec_143[11] = token_141_143;
    assign in_chan_dep_vld_vec_143[12] = dep_chan_vld_142_143;
    assign in_chan_dep_data_vec_143[3431 : 3168] = dep_chan_data_142_143;
    assign token_in_vec_143[12] = token_142_143;
    assign in_chan_dep_vld_vec_143[13] = dep_chan_vld_144_143;
    assign in_chan_dep_data_vec_143[3695 : 3432] = dep_chan_data_144_143;
    assign token_in_vec_143[13] = token_144_143;
    assign in_chan_dep_vld_vec_143[14] = dep_chan_vld_145_143;
    assign in_chan_dep_data_vec_143[3959 : 3696] = dep_chan_data_145_143;
    assign token_in_vec_143[14] = token_145_143;
    assign in_chan_dep_vld_vec_143[15] = dep_chan_vld_174_143;
    assign in_chan_dep_data_vec_143[4223 : 3960] = dep_chan_data_174_143;
    assign token_in_vec_143[15] = token_174_143;
    assign dep_chan_vld_143_130 = out_chan_dep_vld_vec_143[0];
    assign dep_chan_data_143_130 = out_chan_dep_data_143;
    assign token_143_130 = token_out_vec_143[0];
    assign dep_chan_vld_143_131 = out_chan_dep_vld_vec_143[1];
    assign dep_chan_data_143_131 = out_chan_dep_data_143;
    assign token_143_131 = token_out_vec_143[1];
    assign dep_chan_vld_143_132 = out_chan_dep_vld_vec_143[2];
    assign dep_chan_data_143_132 = out_chan_dep_data_143;
    assign token_143_132 = token_out_vec_143[2];
    assign dep_chan_vld_143_133 = out_chan_dep_vld_vec_143[3];
    assign dep_chan_data_143_133 = out_chan_dep_data_143;
    assign token_143_133 = token_out_vec_143[3];
    assign dep_chan_vld_143_134 = out_chan_dep_vld_vec_143[4];
    assign dep_chan_data_143_134 = out_chan_dep_data_143;
    assign token_143_134 = token_out_vec_143[4];
    assign dep_chan_vld_143_135 = out_chan_dep_vld_vec_143[5];
    assign dep_chan_data_143_135 = out_chan_dep_data_143;
    assign token_143_135 = token_out_vec_143[5];
    assign dep_chan_vld_143_136 = out_chan_dep_vld_vec_143[6];
    assign dep_chan_data_143_136 = out_chan_dep_data_143;
    assign token_143_136 = token_out_vec_143[6];
    assign dep_chan_vld_143_137 = out_chan_dep_vld_vec_143[7];
    assign dep_chan_data_143_137 = out_chan_dep_data_143;
    assign token_143_137 = token_out_vec_143[7];
    assign dep_chan_vld_143_138 = out_chan_dep_vld_vec_143[8];
    assign dep_chan_data_143_138 = out_chan_dep_data_143;
    assign token_143_138 = token_out_vec_143[8];
    assign dep_chan_vld_143_139 = out_chan_dep_vld_vec_143[9];
    assign dep_chan_data_143_139 = out_chan_dep_data_143;
    assign token_143_139 = token_out_vec_143[9];
    assign dep_chan_vld_143_140 = out_chan_dep_vld_vec_143[10];
    assign dep_chan_data_143_140 = out_chan_dep_data_143;
    assign token_143_140 = token_out_vec_143[10];
    assign dep_chan_vld_143_141 = out_chan_dep_vld_vec_143[11];
    assign dep_chan_data_143_141 = out_chan_dep_data_143;
    assign token_143_141 = token_out_vec_143[11];
    assign dep_chan_vld_143_142 = out_chan_dep_vld_vec_143[12];
    assign dep_chan_data_143_142 = out_chan_dep_data_143;
    assign token_143_142 = token_out_vec_143[12];
    assign dep_chan_vld_143_144 = out_chan_dep_vld_vec_143[13];
    assign dep_chan_data_143_144 = out_chan_dep_data_143;
    assign token_143_144 = token_out_vec_143[13];
    assign dep_chan_vld_143_145 = out_chan_dep_vld_vec_143[14];
    assign dep_chan_data_143_145 = out_chan_dep_data_143;
    assign token_143_145 = token_out_vec_143[14];
    assign dep_chan_vld_143_174 = out_chan_dep_vld_vec_143[15];
    assign dep_chan_data_143_174 = out_chan_dep_data_143;
    assign token_143_174 = token_out_vec_143[15];

    // Process: grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 144, 16, 16) top_hls_deadlock_detect_unit_144 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_144),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_144),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_144),
        .token_in_vec(token_in_vec_144),
        .dl_detect_in(dl_detect_out),
        .origin(origin[144]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_144),
        .out_chan_dep_data(out_chan_dep_data_144),
        .token_out_vec(token_out_vec_144),
        .dl_detect_out(dl_in_vec[144]));

    assign proc_144_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.fifo_B_PE_13_0_x168_blk_n);
    assign proc_144_data_PIPO_blk[0] = 1'b0;
    assign proc_144_start_FIFO_blk[0] = 1'b0;
    assign proc_144_TLF_FIFO_blk[0] = 1'b0;
    assign proc_144_input_sync_blk[0] = 1'b0;
    assign proc_144_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_144[0] = dl_detect_out ? proc_dep_vld_vec_144_reg[0] : (proc_144_data_FIFO_blk[0] | proc_144_data_PIPO_blk[0] | proc_144_start_FIFO_blk[0] | proc_144_TLF_FIFO_blk[0] | proc_144_input_sync_blk[0] | proc_144_output_sync_blk[0]);
    assign proc_144_data_FIFO_blk[1] = 1'b0;
    assign proc_144_data_PIPO_blk[1] = 1'b0;
    assign proc_144_start_FIFO_blk[1] = 1'b0;
    assign proc_144_TLF_FIFO_blk[1] = 1'b0;
    assign proc_144_input_sync_blk[1] = 1'b0;
    assign proc_144_output_sync_blk[1] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[1] = dl_detect_out ? proc_dep_vld_vec_144_reg[1] : (proc_144_data_FIFO_blk[1] | proc_144_data_PIPO_blk[1] | proc_144_start_FIFO_blk[1] | proc_144_TLF_FIFO_blk[1] | proc_144_input_sync_blk[1] | proc_144_output_sync_blk[1]);
    assign proc_144_data_FIFO_blk[2] = 1'b0;
    assign proc_144_data_PIPO_blk[2] = 1'b0;
    assign proc_144_start_FIFO_blk[2] = 1'b0;
    assign proc_144_TLF_FIFO_blk[2] = 1'b0;
    assign proc_144_input_sync_blk[2] = 1'b0;
    assign proc_144_output_sync_blk[2] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[2] = dl_detect_out ? proc_dep_vld_vec_144_reg[2] : (proc_144_data_FIFO_blk[2] | proc_144_data_PIPO_blk[2] | proc_144_start_FIFO_blk[2] | proc_144_TLF_FIFO_blk[2] | proc_144_input_sync_blk[2] | proc_144_output_sync_blk[2]);
    assign proc_144_data_FIFO_blk[3] = 1'b0;
    assign proc_144_data_PIPO_blk[3] = 1'b0;
    assign proc_144_start_FIFO_blk[3] = 1'b0;
    assign proc_144_TLF_FIFO_blk[3] = 1'b0;
    assign proc_144_input_sync_blk[3] = 1'b0;
    assign proc_144_output_sync_blk[3] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[3] = dl_detect_out ? proc_dep_vld_vec_144_reg[3] : (proc_144_data_FIFO_blk[3] | proc_144_data_PIPO_blk[3] | proc_144_start_FIFO_blk[3] | proc_144_TLF_FIFO_blk[3] | proc_144_input_sync_blk[3] | proc_144_output_sync_blk[3]);
    assign proc_144_data_FIFO_blk[4] = 1'b0;
    assign proc_144_data_PIPO_blk[4] = 1'b0;
    assign proc_144_start_FIFO_blk[4] = 1'b0;
    assign proc_144_TLF_FIFO_blk[4] = 1'b0;
    assign proc_144_input_sync_blk[4] = 1'b0;
    assign proc_144_output_sync_blk[4] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[4] = dl_detect_out ? proc_dep_vld_vec_144_reg[4] : (proc_144_data_FIFO_blk[4] | proc_144_data_PIPO_blk[4] | proc_144_start_FIFO_blk[4] | proc_144_TLF_FIFO_blk[4] | proc_144_input_sync_blk[4] | proc_144_output_sync_blk[4]);
    assign proc_144_data_FIFO_blk[5] = 1'b0;
    assign proc_144_data_PIPO_blk[5] = 1'b0;
    assign proc_144_start_FIFO_blk[5] = 1'b0;
    assign proc_144_TLF_FIFO_blk[5] = 1'b0;
    assign proc_144_input_sync_blk[5] = 1'b0;
    assign proc_144_output_sync_blk[5] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[5] = dl_detect_out ? proc_dep_vld_vec_144_reg[5] : (proc_144_data_FIFO_blk[5] | proc_144_data_PIPO_blk[5] | proc_144_start_FIFO_blk[5] | proc_144_TLF_FIFO_blk[5] | proc_144_input_sync_blk[5] | proc_144_output_sync_blk[5]);
    assign proc_144_data_FIFO_blk[6] = 1'b0;
    assign proc_144_data_PIPO_blk[6] = 1'b0;
    assign proc_144_start_FIFO_blk[6] = 1'b0;
    assign proc_144_TLF_FIFO_blk[6] = 1'b0;
    assign proc_144_input_sync_blk[6] = 1'b0;
    assign proc_144_output_sync_blk[6] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[6] = dl_detect_out ? proc_dep_vld_vec_144_reg[6] : (proc_144_data_FIFO_blk[6] | proc_144_data_PIPO_blk[6] | proc_144_start_FIFO_blk[6] | proc_144_TLF_FIFO_blk[6] | proc_144_input_sync_blk[6] | proc_144_output_sync_blk[6]);
    assign proc_144_data_FIFO_blk[7] = 1'b0;
    assign proc_144_data_PIPO_blk[7] = 1'b0;
    assign proc_144_start_FIFO_blk[7] = 1'b0;
    assign proc_144_TLF_FIFO_blk[7] = 1'b0;
    assign proc_144_input_sync_blk[7] = 1'b0;
    assign proc_144_output_sync_blk[7] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[7] = dl_detect_out ? proc_dep_vld_vec_144_reg[7] : (proc_144_data_FIFO_blk[7] | proc_144_data_PIPO_blk[7] | proc_144_start_FIFO_blk[7] | proc_144_TLF_FIFO_blk[7] | proc_144_input_sync_blk[7] | proc_144_output_sync_blk[7]);
    assign proc_144_data_FIFO_blk[8] = 1'b0;
    assign proc_144_data_PIPO_blk[8] = 1'b0;
    assign proc_144_start_FIFO_blk[8] = 1'b0;
    assign proc_144_TLF_FIFO_blk[8] = 1'b0;
    assign proc_144_input_sync_blk[8] = 1'b0;
    assign proc_144_output_sync_blk[8] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[8] = dl_detect_out ? proc_dep_vld_vec_144_reg[8] : (proc_144_data_FIFO_blk[8] | proc_144_data_PIPO_blk[8] | proc_144_start_FIFO_blk[8] | proc_144_TLF_FIFO_blk[8] | proc_144_input_sync_blk[8] | proc_144_output_sync_blk[8]);
    assign proc_144_data_FIFO_blk[9] = 1'b0;
    assign proc_144_data_PIPO_blk[9] = 1'b0;
    assign proc_144_start_FIFO_blk[9] = 1'b0;
    assign proc_144_TLF_FIFO_blk[9] = 1'b0;
    assign proc_144_input_sync_blk[9] = 1'b0;
    assign proc_144_output_sync_blk[9] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[9] = dl_detect_out ? proc_dep_vld_vec_144_reg[9] : (proc_144_data_FIFO_blk[9] | proc_144_data_PIPO_blk[9] | proc_144_start_FIFO_blk[9] | proc_144_TLF_FIFO_blk[9] | proc_144_input_sync_blk[9] | proc_144_output_sync_blk[9]);
    assign proc_144_data_FIFO_blk[10] = 1'b0;
    assign proc_144_data_PIPO_blk[10] = 1'b0;
    assign proc_144_start_FIFO_blk[10] = 1'b0;
    assign proc_144_TLF_FIFO_blk[10] = 1'b0;
    assign proc_144_input_sync_blk[10] = 1'b0;
    assign proc_144_output_sync_blk[10] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[10] = dl_detect_out ? proc_dep_vld_vec_144_reg[10] : (proc_144_data_FIFO_blk[10] | proc_144_data_PIPO_blk[10] | proc_144_start_FIFO_blk[10] | proc_144_TLF_FIFO_blk[10] | proc_144_input_sync_blk[10] | proc_144_output_sync_blk[10]);
    assign proc_144_data_FIFO_blk[11] = 1'b0;
    assign proc_144_data_PIPO_blk[11] = 1'b0;
    assign proc_144_start_FIFO_blk[11] = 1'b0;
    assign proc_144_TLF_FIFO_blk[11] = 1'b0;
    assign proc_144_input_sync_blk[11] = 1'b0;
    assign proc_144_output_sync_blk[11] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[11] = dl_detect_out ? proc_dep_vld_vec_144_reg[11] : (proc_144_data_FIFO_blk[11] | proc_144_data_PIPO_blk[11] | proc_144_start_FIFO_blk[11] | proc_144_TLF_FIFO_blk[11] | proc_144_input_sync_blk[11] | proc_144_output_sync_blk[11]);
    assign proc_144_data_FIFO_blk[12] = 1'b0;
    assign proc_144_data_PIPO_blk[12] = 1'b0;
    assign proc_144_start_FIFO_blk[12] = 1'b0;
    assign proc_144_TLF_FIFO_blk[12] = 1'b0;
    assign proc_144_input_sync_blk[12] = 1'b0;
    assign proc_144_output_sync_blk[12] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[12] = dl_detect_out ? proc_dep_vld_vec_144_reg[12] : (proc_144_data_FIFO_blk[12] | proc_144_data_PIPO_blk[12] | proc_144_start_FIFO_blk[12] | proc_144_TLF_FIFO_blk[12] | proc_144_input_sync_blk[12] | proc_144_output_sync_blk[12]);
    assign proc_144_data_FIFO_blk[13] = 1'b0;
    assign proc_144_data_PIPO_blk[13] = 1'b0;
    assign proc_144_start_FIFO_blk[13] = 1'b0;
    assign proc_144_TLF_FIFO_blk[13] = 1'b0;
    assign proc_144_input_sync_blk[13] = 1'b0;
    assign proc_144_output_sync_blk[13] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[13] = dl_detect_out ? proc_dep_vld_vec_144_reg[13] : (proc_144_data_FIFO_blk[13] | proc_144_data_PIPO_blk[13] | proc_144_start_FIFO_blk[13] | proc_144_TLF_FIFO_blk[13] | proc_144_input_sync_blk[13] | proc_144_output_sync_blk[13]);
    assign proc_144_data_FIFO_blk[14] = 1'b0;
    assign proc_144_data_PIPO_blk[14] = 1'b0;
    assign proc_144_start_FIFO_blk[14] = 1'b0;
    assign proc_144_TLF_FIFO_blk[14] = 1'b0;
    assign proc_144_input_sync_blk[14] = 1'b0;
    assign proc_144_output_sync_blk[14] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[14] = dl_detect_out ? proc_dep_vld_vec_144_reg[14] : (proc_144_data_FIFO_blk[14] | proc_144_data_PIPO_blk[14] | proc_144_start_FIFO_blk[14] | proc_144_TLF_FIFO_blk[14] | proc_144_input_sync_blk[14] | proc_144_output_sync_blk[14]);
    assign proc_144_data_FIFO_blk[15] = 1'b0;
    assign proc_144_data_PIPO_blk[15] = 1'b0;
    assign proc_144_start_FIFO_blk[15] = 1'b0;
    assign proc_144_TLF_FIFO_blk[15] = 1'b0;
    assign proc_144_input_sync_blk[15] = 1'b0;
    assign proc_144_output_sync_blk[15] = 1'b0 | (ap_done_reg_29 & grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_144[15] = dl_detect_out ? proc_dep_vld_vec_144_reg[15] : (proc_144_data_FIFO_blk[15] | proc_144_data_PIPO_blk[15] | proc_144_start_FIFO_blk[15] | proc_144_TLF_FIFO_blk[15] | proc_144_input_sync_blk[15] | proc_144_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_144_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_144_reg <= proc_dep_vld_vec_144;
        end
    end
    assign in_chan_dep_vld_vec_144[0] = dep_chan_vld_129_144;
    assign in_chan_dep_data_vec_144[263 : 0] = dep_chan_data_129_144;
    assign token_in_vec_144[0] = token_129_144;
    assign in_chan_dep_vld_vec_144[1] = dep_chan_vld_131_144;
    assign in_chan_dep_data_vec_144[527 : 264] = dep_chan_data_131_144;
    assign token_in_vec_144[1] = token_131_144;
    assign in_chan_dep_vld_vec_144[2] = dep_chan_vld_132_144;
    assign in_chan_dep_data_vec_144[791 : 528] = dep_chan_data_132_144;
    assign token_in_vec_144[2] = token_132_144;
    assign in_chan_dep_vld_vec_144[3] = dep_chan_vld_133_144;
    assign in_chan_dep_data_vec_144[1055 : 792] = dep_chan_data_133_144;
    assign token_in_vec_144[3] = token_133_144;
    assign in_chan_dep_vld_vec_144[4] = dep_chan_vld_134_144;
    assign in_chan_dep_data_vec_144[1319 : 1056] = dep_chan_data_134_144;
    assign token_in_vec_144[4] = token_134_144;
    assign in_chan_dep_vld_vec_144[5] = dep_chan_vld_135_144;
    assign in_chan_dep_data_vec_144[1583 : 1320] = dep_chan_data_135_144;
    assign token_in_vec_144[5] = token_135_144;
    assign in_chan_dep_vld_vec_144[6] = dep_chan_vld_136_144;
    assign in_chan_dep_data_vec_144[1847 : 1584] = dep_chan_data_136_144;
    assign token_in_vec_144[6] = token_136_144;
    assign in_chan_dep_vld_vec_144[7] = dep_chan_vld_137_144;
    assign in_chan_dep_data_vec_144[2111 : 1848] = dep_chan_data_137_144;
    assign token_in_vec_144[7] = token_137_144;
    assign in_chan_dep_vld_vec_144[8] = dep_chan_vld_138_144;
    assign in_chan_dep_data_vec_144[2375 : 2112] = dep_chan_data_138_144;
    assign token_in_vec_144[8] = token_138_144;
    assign in_chan_dep_vld_vec_144[9] = dep_chan_vld_139_144;
    assign in_chan_dep_data_vec_144[2639 : 2376] = dep_chan_data_139_144;
    assign token_in_vec_144[9] = token_139_144;
    assign in_chan_dep_vld_vec_144[10] = dep_chan_vld_140_144;
    assign in_chan_dep_data_vec_144[2903 : 2640] = dep_chan_data_140_144;
    assign token_in_vec_144[10] = token_140_144;
    assign in_chan_dep_vld_vec_144[11] = dep_chan_vld_141_144;
    assign in_chan_dep_data_vec_144[3167 : 2904] = dep_chan_data_141_144;
    assign token_in_vec_144[11] = token_141_144;
    assign in_chan_dep_vld_vec_144[12] = dep_chan_vld_142_144;
    assign in_chan_dep_data_vec_144[3431 : 3168] = dep_chan_data_142_144;
    assign token_in_vec_144[12] = token_142_144;
    assign in_chan_dep_vld_vec_144[13] = dep_chan_vld_143_144;
    assign in_chan_dep_data_vec_144[3695 : 3432] = dep_chan_data_143_144;
    assign token_in_vec_144[13] = token_143_144;
    assign in_chan_dep_vld_vec_144[14] = dep_chan_vld_145_144;
    assign in_chan_dep_data_vec_144[3959 : 3696] = dep_chan_data_145_144;
    assign token_in_vec_144[14] = token_145_144;
    assign in_chan_dep_vld_vec_144[15] = dep_chan_vld_174_144;
    assign in_chan_dep_data_vec_144[4223 : 3960] = dep_chan_data_174_144;
    assign token_in_vec_144[15] = token_174_144;
    assign dep_chan_vld_144_129 = out_chan_dep_vld_vec_144[0];
    assign dep_chan_data_144_129 = out_chan_dep_data_144;
    assign token_144_129 = token_out_vec_144[0];
    assign dep_chan_vld_144_131 = out_chan_dep_vld_vec_144[1];
    assign dep_chan_data_144_131 = out_chan_dep_data_144;
    assign token_144_131 = token_out_vec_144[1];
    assign dep_chan_vld_144_132 = out_chan_dep_vld_vec_144[2];
    assign dep_chan_data_144_132 = out_chan_dep_data_144;
    assign token_144_132 = token_out_vec_144[2];
    assign dep_chan_vld_144_133 = out_chan_dep_vld_vec_144[3];
    assign dep_chan_data_144_133 = out_chan_dep_data_144;
    assign token_144_133 = token_out_vec_144[3];
    assign dep_chan_vld_144_134 = out_chan_dep_vld_vec_144[4];
    assign dep_chan_data_144_134 = out_chan_dep_data_144;
    assign token_144_134 = token_out_vec_144[4];
    assign dep_chan_vld_144_135 = out_chan_dep_vld_vec_144[5];
    assign dep_chan_data_144_135 = out_chan_dep_data_144;
    assign token_144_135 = token_out_vec_144[5];
    assign dep_chan_vld_144_136 = out_chan_dep_vld_vec_144[6];
    assign dep_chan_data_144_136 = out_chan_dep_data_144;
    assign token_144_136 = token_out_vec_144[6];
    assign dep_chan_vld_144_137 = out_chan_dep_vld_vec_144[7];
    assign dep_chan_data_144_137 = out_chan_dep_data_144;
    assign token_144_137 = token_out_vec_144[7];
    assign dep_chan_vld_144_138 = out_chan_dep_vld_vec_144[8];
    assign dep_chan_data_144_138 = out_chan_dep_data_144;
    assign token_144_138 = token_out_vec_144[8];
    assign dep_chan_vld_144_139 = out_chan_dep_vld_vec_144[9];
    assign dep_chan_data_144_139 = out_chan_dep_data_144;
    assign token_144_139 = token_out_vec_144[9];
    assign dep_chan_vld_144_140 = out_chan_dep_vld_vec_144[10];
    assign dep_chan_data_144_140 = out_chan_dep_data_144;
    assign token_144_140 = token_out_vec_144[10];
    assign dep_chan_vld_144_141 = out_chan_dep_vld_vec_144[11];
    assign dep_chan_data_144_141 = out_chan_dep_data_144;
    assign token_144_141 = token_out_vec_144[11];
    assign dep_chan_vld_144_142 = out_chan_dep_vld_vec_144[12];
    assign dep_chan_data_144_142 = out_chan_dep_data_144;
    assign token_144_142 = token_out_vec_144[12];
    assign dep_chan_vld_144_143 = out_chan_dep_vld_vec_144[13];
    assign dep_chan_data_144_143 = out_chan_dep_data_144;
    assign token_144_143 = token_out_vec_144[13];
    assign dep_chan_vld_144_145 = out_chan_dep_vld_vec_144[14];
    assign dep_chan_data_144_145 = out_chan_dep_data_144;
    assign token_144_145 = token_out_vec_144[14];
    assign dep_chan_vld_144_174 = out_chan_dep_vld_vec_144[15];
    assign dep_chan_data_144_174 = out_chan_dep_data_144;
    assign token_144_174 = token_out_vec_144[15];

    // Process: grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 145, 16, 16) top_hls_deadlock_detect_unit_145 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_145),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_145),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_145),
        .token_in_vec(token_in_vec_145),
        .dl_detect_in(dl_detect_out),
        .origin(origin[145]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_145),
        .out_chan_dep_data(out_chan_dep_data_145),
        .token_out_vec(token_out_vec_145),
        .dl_detect_out(dl_in_vec[145]));

    assign proc_145_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.fifo_B_PE_13_1_x182_blk_n);
    assign proc_145_data_PIPO_blk[0] = 1'b0;
    assign proc_145_start_FIFO_blk[0] = 1'b0;
    assign proc_145_TLF_FIFO_blk[0] = 1'b0;
    assign proc_145_input_sync_blk[0] = 1'b0;
    assign proc_145_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_145[0] = dl_detect_out ? proc_dep_vld_vec_145_reg[0] : (proc_145_data_FIFO_blk[0] | proc_145_data_PIPO_blk[0] | proc_145_start_FIFO_blk[0] | proc_145_TLF_FIFO_blk[0] | proc_145_input_sync_blk[0] | proc_145_output_sync_blk[0]);
    assign proc_145_data_FIFO_blk[1] = 1'b0;
    assign proc_145_data_PIPO_blk[1] = 1'b0;
    assign proc_145_start_FIFO_blk[1] = 1'b0;
    assign proc_145_TLF_FIFO_blk[1] = 1'b0;
    assign proc_145_input_sync_blk[1] = 1'b0;
    assign proc_145_output_sync_blk[1] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[1] = dl_detect_out ? proc_dep_vld_vec_145_reg[1] : (proc_145_data_FIFO_blk[1] | proc_145_data_PIPO_blk[1] | proc_145_start_FIFO_blk[1] | proc_145_TLF_FIFO_blk[1] | proc_145_input_sync_blk[1] | proc_145_output_sync_blk[1]);
    assign proc_145_data_FIFO_blk[2] = 1'b0;
    assign proc_145_data_PIPO_blk[2] = 1'b0;
    assign proc_145_start_FIFO_blk[2] = 1'b0;
    assign proc_145_TLF_FIFO_blk[2] = 1'b0;
    assign proc_145_input_sync_blk[2] = 1'b0;
    assign proc_145_output_sync_blk[2] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[2] = dl_detect_out ? proc_dep_vld_vec_145_reg[2] : (proc_145_data_FIFO_blk[2] | proc_145_data_PIPO_blk[2] | proc_145_start_FIFO_blk[2] | proc_145_TLF_FIFO_blk[2] | proc_145_input_sync_blk[2] | proc_145_output_sync_blk[2]);
    assign proc_145_data_FIFO_blk[3] = 1'b0;
    assign proc_145_data_PIPO_blk[3] = 1'b0;
    assign proc_145_start_FIFO_blk[3] = 1'b0;
    assign proc_145_TLF_FIFO_blk[3] = 1'b0;
    assign proc_145_input_sync_blk[3] = 1'b0;
    assign proc_145_output_sync_blk[3] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[3] = dl_detect_out ? proc_dep_vld_vec_145_reg[3] : (proc_145_data_FIFO_blk[3] | proc_145_data_PIPO_blk[3] | proc_145_start_FIFO_blk[3] | proc_145_TLF_FIFO_blk[3] | proc_145_input_sync_blk[3] | proc_145_output_sync_blk[3]);
    assign proc_145_data_FIFO_blk[4] = 1'b0;
    assign proc_145_data_PIPO_blk[4] = 1'b0;
    assign proc_145_start_FIFO_blk[4] = 1'b0;
    assign proc_145_TLF_FIFO_blk[4] = 1'b0;
    assign proc_145_input_sync_blk[4] = 1'b0;
    assign proc_145_output_sync_blk[4] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[4] = dl_detect_out ? proc_dep_vld_vec_145_reg[4] : (proc_145_data_FIFO_blk[4] | proc_145_data_PIPO_blk[4] | proc_145_start_FIFO_blk[4] | proc_145_TLF_FIFO_blk[4] | proc_145_input_sync_blk[4] | proc_145_output_sync_blk[4]);
    assign proc_145_data_FIFO_blk[5] = 1'b0;
    assign proc_145_data_PIPO_blk[5] = 1'b0;
    assign proc_145_start_FIFO_blk[5] = 1'b0;
    assign proc_145_TLF_FIFO_blk[5] = 1'b0;
    assign proc_145_input_sync_blk[5] = 1'b0;
    assign proc_145_output_sync_blk[5] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[5] = dl_detect_out ? proc_dep_vld_vec_145_reg[5] : (proc_145_data_FIFO_blk[5] | proc_145_data_PIPO_blk[5] | proc_145_start_FIFO_blk[5] | proc_145_TLF_FIFO_blk[5] | proc_145_input_sync_blk[5] | proc_145_output_sync_blk[5]);
    assign proc_145_data_FIFO_blk[6] = 1'b0;
    assign proc_145_data_PIPO_blk[6] = 1'b0;
    assign proc_145_start_FIFO_blk[6] = 1'b0;
    assign proc_145_TLF_FIFO_blk[6] = 1'b0;
    assign proc_145_input_sync_blk[6] = 1'b0;
    assign proc_145_output_sync_blk[6] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[6] = dl_detect_out ? proc_dep_vld_vec_145_reg[6] : (proc_145_data_FIFO_blk[6] | proc_145_data_PIPO_blk[6] | proc_145_start_FIFO_blk[6] | proc_145_TLF_FIFO_blk[6] | proc_145_input_sync_blk[6] | proc_145_output_sync_blk[6]);
    assign proc_145_data_FIFO_blk[7] = 1'b0;
    assign proc_145_data_PIPO_blk[7] = 1'b0;
    assign proc_145_start_FIFO_blk[7] = 1'b0;
    assign proc_145_TLF_FIFO_blk[7] = 1'b0;
    assign proc_145_input_sync_blk[7] = 1'b0;
    assign proc_145_output_sync_blk[7] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[7] = dl_detect_out ? proc_dep_vld_vec_145_reg[7] : (proc_145_data_FIFO_blk[7] | proc_145_data_PIPO_blk[7] | proc_145_start_FIFO_blk[7] | proc_145_TLF_FIFO_blk[7] | proc_145_input_sync_blk[7] | proc_145_output_sync_blk[7]);
    assign proc_145_data_FIFO_blk[8] = 1'b0;
    assign proc_145_data_PIPO_blk[8] = 1'b0;
    assign proc_145_start_FIFO_blk[8] = 1'b0;
    assign proc_145_TLF_FIFO_blk[8] = 1'b0;
    assign proc_145_input_sync_blk[8] = 1'b0;
    assign proc_145_output_sync_blk[8] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[8] = dl_detect_out ? proc_dep_vld_vec_145_reg[8] : (proc_145_data_FIFO_blk[8] | proc_145_data_PIPO_blk[8] | proc_145_start_FIFO_blk[8] | proc_145_TLF_FIFO_blk[8] | proc_145_input_sync_blk[8] | proc_145_output_sync_blk[8]);
    assign proc_145_data_FIFO_blk[9] = 1'b0;
    assign proc_145_data_PIPO_blk[9] = 1'b0;
    assign proc_145_start_FIFO_blk[9] = 1'b0;
    assign proc_145_TLF_FIFO_blk[9] = 1'b0;
    assign proc_145_input_sync_blk[9] = 1'b0;
    assign proc_145_output_sync_blk[9] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[9] = dl_detect_out ? proc_dep_vld_vec_145_reg[9] : (proc_145_data_FIFO_blk[9] | proc_145_data_PIPO_blk[9] | proc_145_start_FIFO_blk[9] | proc_145_TLF_FIFO_blk[9] | proc_145_input_sync_blk[9] | proc_145_output_sync_blk[9]);
    assign proc_145_data_FIFO_blk[10] = 1'b0;
    assign proc_145_data_PIPO_blk[10] = 1'b0;
    assign proc_145_start_FIFO_blk[10] = 1'b0;
    assign proc_145_TLF_FIFO_blk[10] = 1'b0;
    assign proc_145_input_sync_blk[10] = 1'b0;
    assign proc_145_output_sync_blk[10] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[10] = dl_detect_out ? proc_dep_vld_vec_145_reg[10] : (proc_145_data_FIFO_blk[10] | proc_145_data_PIPO_blk[10] | proc_145_start_FIFO_blk[10] | proc_145_TLF_FIFO_blk[10] | proc_145_input_sync_blk[10] | proc_145_output_sync_blk[10]);
    assign proc_145_data_FIFO_blk[11] = 1'b0;
    assign proc_145_data_PIPO_blk[11] = 1'b0;
    assign proc_145_start_FIFO_blk[11] = 1'b0;
    assign proc_145_TLF_FIFO_blk[11] = 1'b0;
    assign proc_145_input_sync_blk[11] = 1'b0;
    assign proc_145_output_sync_blk[11] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[11] = dl_detect_out ? proc_dep_vld_vec_145_reg[11] : (proc_145_data_FIFO_blk[11] | proc_145_data_PIPO_blk[11] | proc_145_start_FIFO_blk[11] | proc_145_TLF_FIFO_blk[11] | proc_145_input_sync_blk[11] | proc_145_output_sync_blk[11]);
    assign proc_145_data_FIFO_blk[12] = 1'b0;
    assign proc_145_data_PIPO_blk[12] = 1'b0;
    assign proc_145_start_FIFO_blk[12] = 1'b0;
    assign proc_145_TLF_FIFO_blk[12] = 1'b0;
    assign proc_145_input_sync_blk[12] = 1'b0;
    assign proc_145_output_sync_blk[12] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[12] = dl_detect_out ? proc_dep_vld_vec_145_reg[12] : (proc_145_data_FIFO_blk[12] | proc_145_data_PIPO_blk[12] | proc_145_start_FIFO_blk[12] | proc_145_TLF_FIFO_blk[12] | proc_145_input_sync_blk[12] | proc_145_output_sync_blk[12]);
    assign proc_145_data_FIFO_blk[13] = 1'b0;
    assign proc_145_data_PIPO_blk[13] = 1'b0;
    assign proc_145_start_FIFO_blk[13] = 1'b0;
    assign proc_145_TLF_FIFO_blk[13] = 1'b0;
    assign proc_145_input_sync_blk[13] = 1'b0;
    assign proc_145_output_sync_blk[13] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[13] = dl_detect_out ? proc_dep_vld_vec_145_reg[13] : (proc_145_data_FIFO_blk[13] | proc_145_data_PIPO_blk[13] | proc_145_start_FIFO_blk[13] | proc_145_TLF_FIFO_blk[13] | proc_145_input_sync_blk[13] | proc_145_output_sync_blk[13]);
    assign proc_145_data_FIFO_blk[14] = 1'b0;
    assign proc_145_data_PIPO_blk[14] = 1'b0;
    assign proc_145_start_FIFO_blk[14] = 1'b0;
    assign proc_145_TLF_FIFO_blk[14] = 1'b0;
    assign proc_145_input_sync_blk[14] = 1'b0;
    assign proc_145_output_sync_blk[14] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[14] = dl_detect_out ? proc_dep_vld_vec_145_reg[14] : (proc_145_data_FIFO_blk[14] | proc_145_data_PIPO_blk[14] | proc_145_start_FIFO_blk[14] | proc_145_TLF_FIFO_blk[14] | proc_145_input_sync_blk[14] | proc_145_output_sync_blk[14]);
    assign proc_145_data_FIFO_blk[15] = 1'b0;
    assign proc_145_data_PIPO_blk[15] = 1'b0;
    assign proc_145_start_FIFO_blk[15] = 1'b0;
    assign proc_145_TLF_FIFO_blk[15] = 1'b0;
    assign proc_145_input_sync_blk[15] = 1'b0;
    assign proc_145_output_sync_blk[15] = 1'b0 | (ap_done_reg_30 & grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done);
    assign proc_dep_vld_vec_145[15] = dl_detect_out ? proc_dep_vld_vec_145_reg[15] : (proc_145_data_FIFO_blk[15] | proc_145_data_PIPO_blk[15] | proc_145_start_FIFO_blk[15] | proc_145_TLF_FIFO_blk[15] | proc_145_input_sync_blk[15] | proc_145_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_145_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_145_reg <= proc_dep_vld_vec_145;
        end
    end
    assign in_chan_dep_vld_vec_145[0] = dep_chan_vld_130_145;
    assign in_chan_dep_data_vec_145[263 : 0] = dep_chan_data_130_145;
    assign token_in_vec_145[0] = token_130_145;
    assign in_chan_dep_vld_vec_145[1] = dep_chan_vld_131_145;
    assign in_chan_dep_data_vec_145[527 : 264] = dep_chan_data_131_145;
    assign token_in_vec_145[1] = token_131_145;
    assign in_chan_dep_vld_vec_145[2] = dep_chan_vld_132_145;
    assign in_chan_dep_data_vec_145[791 : 528] = dep_chan_data_132_145;
    assign token_in_vec_145[2] = token_132_145;
    assign in_chan_dep_vld_vec_145[3] = dep_chan_vld_133_145;
    assign in_chan_dep_data_vec_145[1055 : 792] = dep_chan_data_133_145;
    assign token_in_vec_145[3] = token_133_145;
    assign in_chan_dep_vld_vec_145[4] = dep_chan_vld_134_145;
    assign in_chan_dep_data_vec_145[1319 : 1056] = dep_chan_data_134_145;
    assign token_in_vec_145[4] = token_134_145;
    assign in_chan_dep_vld_vec_145[5] = dep_chan_vld_135_145;
    assign in_chan_dep_data_vec_145[1583 : 1320] = dep_chan_data_135_145;
    assign token_in_vec_145[5] = token_135_145;
    assign in_chan_dep_vld_vec_145[6] = dep_chan_vld_136_145;
    assign in_chan_dep_data_vec_145[1847 : 1584] = dep_chan_data_136_145;
    assign token_in_vec_145[6] = token_136_145;
    assign in_chan_dep_vld_vec_145[7] = dep_chan_vld_137_145;
    assign in_chan_dep_data_vec_145[2111 : 1848] = dep_chan_data_137_145;
    assign token_in_vec_145[7] = token_137_145;
    assign in_chan_dep_vld_vec_145[8] = dep_chan_vld_138_145;
    assign in_chan_dep_data_vec_145[2375 : 2112] = dep_chan_data_138_145;
    assign token_in_vec_145[8] = token_138_145;
    assign in_chan_dep_vld_vec_145[9] = dep_chan_vld_139_145;
    assign in_chan_dep_data_vec_145[2639 : 2376] = dep_chan_data_139_145;
    assign token_in_vec_145[9] = token_139_145;
    assign in_chan_dep_vld_vec_145[10] = dep_chan_vld_140_145;
    assign in_chan_dep_data_vec_145[2903 : 2640] = dep_chan_data_140_145;
    assign token_in_vec_145[10] = token_140_145;
    assign in_chan_dep_vld_vec_145[11] = dep_chan_vld_141_145;
    assign in_chan_dep_data_vec_145[3167 : 2904] = dep_chan_data_141_145;
    assign token_in_vec_145[11] = token_141_145;
    assign in_chan_dep_vld_vec_145[12] = dep_chan_vld_142_145;
    assign in_chan_dep_data_vec_145[3431 : 3168] = dep_chan_data_142_145;
    assign token_in_vec_145[12] = token_142_145;
    assign in_chan_dep_vld_vec_145[13] = dep_chan_vld_143_145;
    assign in_chan_dep_data_vec_145[3695 : 3432] = dep_chan_data_143_145;
    assign token_in_vec_145[13] = token_143_145;
    assign in_chan_dep_vld_vec_145[14] = dep_chan_vld_144_145;
    assign in_chan_dep_data_vec_145[3959 : 3696] = dep_chan_data_144_145;
    assign token_in_vec_145[14] = token_144_145;
    assign in_chan_dep_vld_vec_145[15] = dep_chan_vld_174_145;
    assign in_chan_dep_data_vec_145[4223 : 3960] = dep_chan_data_174_145;
    assign token_in_vec_145[15] = token_174_145;
    assign dep_chan_vld_145_130 = out_chan_dep_vld_vec_145[0];
    assign dep_chan_data_145_130 = out_chan_dep_data_145;
    assign token_145_130 = token_out_vec_145[0];
    assign dep_chan_vld_145_131 = out_chan_dep_vld_vec_145[1];
    assign dep_chan_data_145_131 = out_chan_dep_data_145;
    assign token_145_131 = token_out_vec_145[1];
    assign dep_chan_vld_145_132 = out_chan_dep_vld_vec_145[2];
    assign dep_chan_data_145_132 = out_chan_dep_data_145;
    assign token_145_132 = token_out_vec_145[2];
    assign dep_chan_vld_145_133 = out_chan_dep_vld_vec_145[3];
    assign dep_chan_data_145_133 = out_chan_dep_data_145;
    assign token_145_133 = token_out_vec_145[3];
    assign dep_chan_vld_145_134 = out_chan_dep_vld_vec_145[4];
    assign dep_chan_data_145_134 = out_chan_dep_data_145;
    assign token_145_134 = token_out_vec_145[4];
    assign dep_chan_vld_145_135 = out_chan_dep_vld_vec_145[5];
    assign dep_chan_data_145_135 = out_chan_dep_data_145;
    assign token_145_135 = token_out_vec_145[5];
    assign dep_chan_vld_145_136 = out_chan_dep_vld_vec_145[6];
    assign dep_chan_data_145_136 = out_chan_dep_data_145;
    assign token_145_136 = token_out_vec_145[6];
    assign dep_chan_vld_145_137 = out_chan_dep_vld_vec_145[7];
    assign dep_chan_data_145_137 = out_chan_dep_data_145;
    assign token_145_137 = token_out_vec_145[7];
    assign dep_chan_vld_145_138 = out_chan_dep_vld_vec_145[8];
    assign dep_chan_data_145_138 = out_chan_dep_data_145;
    assign token_145_138 = token_out_vec_145[8];
    assign dep_chan_vld_145_139 = out_chan_dep_vld_vec_145[9];
    assign dep_chan_data_145_139 = out_chan_dep_data_145;
    assign token_145_139 = token_out_vec_145[9];
    assign dep_chan_vld_145_140 = out_chan_dep_vld_vec_145[10];
    assign dep_chan_data_145_140 = out_chan_dep_data_145;
    assign token_145_140 = token_out_vec_145[10];
    assign dep_chan_vld_145_141 = out_chan_dep_vld_vec_145[11];
    assign dep_chan_data_145_141 = out_chan_dep_data_145;
    assign token_145_141 = token_out_vec_145[11];
    assign dep_chan_vld_145_142 = out_chan_dep_vld_vec_145[12];
    assign dep_chan_data_145_142 = out_chan_dep_data_145;
    assign token_145_142 = token_out_vec_145[12];
    assign dep_chan_vld_145_143 = out_chan_dep_vld_vec_145[13];
    assign dep_chan_data_145_143 = out_chan_dep_data_145;
    assign token_145_143 = token_out_vec_145[13];
    assign dep_chan_vld_145_144 = out_chan_dep_vld_vec_145[14];
    assign dep_chan_data_145_144 = out_chan_dep_data_145;
    assign token_145_144 = token_out_vec_145[14];
    assign dep_chan_vld_145_174 = out_chan_dep_vld_vec_145[15];
    assign dep_chan_data_145_174 = out_chan_dep_data_145;
    assign token_145_174 = token_out_vec_145[15];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 146, 2, 2) top_hls_deadlock_detect_unit_146 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_146),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_146),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_146),
        .token_in_vec(token_in_vec_146),
        .dl_detect_in(dl_detect_out),
        .origin(origin[146]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_146),
        .out_chan_dep_data(out_chan_dep_data_146),
        .token_out_vec(token_out_vec_146),
        .dl_detect_out(dl_in_vec[146]));

    assign proc_146_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_blk_n);
    assign proc_146_data_PIPO_blk[0] = 1'b0;
    assign proc_146_start_FIFO_blk[0] = 1'b0;
    assign proc_146_TLF_FIFO_blk[0] = 1'b0;
    assign proc_146_input_sync_blk[0] = 1'b0;
    assign proc_146_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_146[0] = dl_detect_out ? proc_dep_vld_vec_146_reg[0] : (proc_146_data_FIFO_blk[0] | proc_146_data_PIPO_blk[0] | proc_146_start_FIFO_blk[0] | proc_146_TLF_FIFO_blk[0] | proc_146_input_sync_blk[0] | proc_146_output_sync_blk[0]);
    assign proc_146_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_0_x1_U0.fifo_C_drain_PE_12_0_x195_blk_n);
    assign proc_146_data_PIPO_blk[1] = 1'b0;
    assign proc_146_start_FIFO_blk[1] = 1'b0;
    assign proc_146_TLF_FIFO_blk[1] = 1'b0;
    assign proc_146_input_sync_blk[1] = 1'b0;
    assign proc_146_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_146[1] = dl_detect_out ? proc_dep_vld_vec_146_reg[1] : (proc_146_data_FIFO_blk[1] | proc_146_data_PIPO_blk[1] | proc_146_start_FIFO_blk[1] | proc_146_TLF_FIFO_blk[1] | proc_146_input_sync_blk[1] | proc_146_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_146_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_146_reg <= proc_dep_vld_vec_146;
        end
    end
    assign in_chan_dep_vld_vec_146[0] = dep_chan_vld_129_146;
    assign in_chan_dep_data_vec_146[263 : 0] = dep_chan_data_129_146;
    assign token_in_vec_146[0] = token_129_146;
    assign in_chan_dep_vld_vec_146[1] = dep_chan_vld_147_146;
    assign in_chan_dep_data_vec_146[527 : 264] = dep_chan_data_147_146;
    assign token_in_vec_146[1] = token_147_146;
    assign dep_chan_vld_146_147 = out_chan_dep_vld_vec_146[0];
    assign dep_chan_data_146_147 = out_chan_dep_data_146;
    assign token_146_147 = token_out_vec_146[0];
    assign dep_chan_vld_146_129 = out_chan_dep_vld_vec_146[1];
    assign dep_chan_data_146_129 = out_chan_dep_data_146;
    assign token_146_129 = token_out_vec_146[1];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_0_x1_U0
    top_hls_deadlock_detect_unit #(264, 147, 3, 3) top_hls_deadlock_detect_unit_147 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_147),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_147),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_147),
        .token_in_vec(token_in_vec_147),
        .dl_detect_in(dl_detect_out),
        .origin(origin[147]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_147),
        .out_chan_dep_data(out_chan_dep_data_147),
        .token_out_vec(token_out_vec_147),
        .dl_detect_out(dl_in_vec[147]));

    assign proc_147_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_blk_n);
    assign proc_147_data_PIPO_blk[0] = 1'b0;
    assign proc_147_start_FIFO_blk[0] = 1'b0;
    assign proc_147_TLF_FIFO_blk[0] = 1'b0;
    assign proc_147_input_sync_blk[0] = 1'b0;
    assign proc_147_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_147[0] = dl_detect_out ? proc_dep_vld_vec_147_reg[0] : (proc_147_data_FIFO_blk[0] | proc_147_data_PIPO_blk[0] | proc_147_start_FIFO_blk[0] | proc_147_TLF_FIFO_blk[0] | proc_147_input_sync_blk[0] | proc_147_output_sync_blk[0]);
    assign proc_147_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_blk_n);
    assign proc_147_data_PIPO_blk[1] = 1'b0;
    assign proc_147_start_FIFO_blk[1] = 1'b0;
    assign proc_147_TLF_FIFO_blk[1] = 1'b0;
    assign proc_147_input_sync_blk[1] = 1'b0;
    assign proc_147_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_147[1] = dl_detect_out ? proc_dep_vld_vec_147_reg[1] : (proc_147_data_FIFO_blk[1] | proc_147_data_PIPO_blk[1] | proc_147_start_FIFO_blk[1] | proc_147_TLF_FIFO_blk[1] | proc_147_input_sync_blk[1] | proc_147_output_sync_blk[1]);
    assign proc_147_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_0_x1_U0.fifo_C_drain_PE_11_0_x194_blk_n);
    assign proc_147_data_PIPO_blk[2] = 1'b0;
    assign proc_147_start_FIFO_blk[2] = 1'b0;
    assign proc_147_TLF_FIFO_blk[2] = 1'b0;
    assign proc_147_input_sync_blk[2] = 1'b0;
    assign proc_147_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_147[2] = dl_detect_out ? proc_dep_vld_vec_147_reg[2] : (proc_147_data_FIFO_blk[2] | proc_147_data_PIPO_blk[2] | proc_147_start_FIFO_blk[2] | proc_147_TLF_FIFO_blk[2] | proc_147_input_sync_blk[2] | proc_147_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_147_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_147_reg <= proc_dep_vld_vec_147;
        end
    end
    assign in_chan_dep_vld_vec_147[0] = dep_chan_vld_127_147;
    assign in_chan_dep_data_vec_147[263 : 0] = dep_chan_data_127_147;
    assign token_in_vec_147[0] = token_127_147;
    assign in_chan_dep_vld_vec_147[1] = dep_chan_vld_146_147;
    assign in_chan_dep_data_vec_147[527 : 264] = dep_chan_data_146_147;
    assign token_in_vec_147[1] = token_146_147;
    assign in_chan_dep_vld_vec_147[2] = dep_chan_vld_148_147;
    assign in_chan_dep_data_vec_147[791 : 528] = dep_chan_data_148_147;
    assign token_in_vec_147[2] = token_148_147;
    assign dep_chan_vld_147_146 = out_chan_dep_vld_vec_147[0];
    assign dep_chan_data_147_146 = out_chan_dep_data_147;
    assign token_147_146 = token_out_vec_147[0];
    assign dep_chan_vld_147_148 = out_chan_dep_vld_vec_147[1];
    assign dep_chan_data_147_148 = out_chan_dep_data_147;
    assign token_147_148 = token_out_vec_147[1];
    assign dep_chan_vld_147_127 = out_chan_dep_vld_vec_147[2];
    assign dep_chan_data_147_127 = out_chan_dep_data_147;
    assign token_147_127 = token_out_vec_147[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 148, 3, 3) top_hls_deadlock_detect_unit_148 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_148),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_148),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_148),
        .token_in_vec(token_in_vec_148),
        .dl_detect_in(dl_detect_out),
        .origin(origin[148]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_148),
        .out_chan_dep_data(out_chan_dep_data_148),
        .token_out_vec(token_out_vec_148),
        .dl_detect_out(dl_in_vec[148]));

    assign proc_148_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_blk_n);
    assign proc_148_data_PIPO_blk[0] = 1'b0;
    assign proc_148_start_FIFO_blk[0] = 1'b0;
    assign proc_148_TLF_FIFO_blk[0] = 1'b0;
    assign proc_148_input_sync_blk[0] = 1'b0;
    assign proc_148_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_148[0] = dl_detect_out ? proc_dep_vld_vec_148_reg[0] : (proc_148_data_FIFO_blk[0] | proc_148_data_PIPO_blk[0] | proc_148_start_FIFO_blk[0] | proc_148_TLF_FIFO_blk[0] | proc_148_input_sync_blk[0] | proc_148_output_sync_blk[0]);
    assign proc_148_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_blk_n);
    assign proc_148_data_PIPO_blk[1] = 1'b0;
    assign proc_148_start_FIFO_blk[1] = 1'b0;
    assign proc_148_TLF_FIFO_blk[1] = 1'b0;
    assign proc_148_input_sync_blk[1] = 1'b0;
    assign proc_148_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_148[1] = dl_detect_out ? proc_dep_vld_vec_148_reg[1] : (proc_148_data_FIFO_blk[1] | proc_148_data_PIPO_blk[1] | proc_148_start_FIFO_blk[1] | proc_148_TLF_FIFO_blk[1] | proc_148_input_sync_blk[1] | proc_148_output_sync_blk[1]);
    assign proc_148_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_1_x1_U0.fifo_C_drain_PE_10_0_x193_blk_n);
    assign proc_148_data_PIPO_blk[2] = 1'b0;
    assign proc_148_start_FIFO_blk[2] = 1'b0;
    assign proc_148_TLF_FIFO_blk[2] = 1'b0;
    assign proc_148_input_sync_blk[2] = 1'b0;
    assign proc_148_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_148[2] = dl_detect_out ? proc_dep_vld_vec_148_reg[2] : (proc_148_data_FIFO_blk[2] | proc_148_data_PIPO_blk[2] | proc_148_start_FIFO_blk[2] | proc_148_TLF_FIFO_blk[2] | proc_148_input_sync_blk[2] | proc_148_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_148_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_148_reg <= proc_dep_vld_vec_148;
        end
    end
    assign in_chan_dep_vld_vec_148[0] = dep_chan_vld_125_148;
    assign in_chan_dep_data_vec_148[263 : 0] = dep_chan_data_125_148;
    assign token_in_vec_148[0] = token_125_148;
    assign in_chan_dep_vld_vec_148[1] = dep_chan_vld_147_148;
    assign in_chan_dep_data_vec_148[527 : 264] = dep_chan_data_147_148;
    assign token_in_vec_148[1] = token_147_148;
    assign in_chan_dep_vld_vec_148[2] = dep_chan_vld_149_148;
    assign in_chan_dep_data_vec_148[791 : 528] = dep_chan_data_149_148;
    assign token_in_vec_148[2] = token_149_148;
    assign dep_chan_vld_148_147 = out_chan_dep_vld_vec_148[0];
    assign dep_chan_data_148_147 = out_chan_dep_data_148;
    assign token_148_147 = token_out_vec_148[0];
    assign dep_chan_vld_148_149 = out_chan_dep_vld_vec_148[1];
    assign dep_chan_data_148_149 = out_chan_dep_data_148;
    assign token_148_149 = token_out_vec_148[1];
    assign dep_chan_vld_148_125 = out_chan_dep_vld_vec_148[2];
    assign dep_chan_data_148_125 = out_chan_dep_data_148;
    assign token_148_125 = token_out_vec_148[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_2_x1_U0
    top_hls_deadlock_detect_unit #(264, 149, 3, 3) top_hls_deadlock_detect_unit_149 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_149),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_149),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_149),
        .token_in_vec(token_in_vec_149),
        .dl_detect_in(dl_detect_out),
        .origin(origin[149]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_149),
        .out_chan_dep_data(out_chan_dep_data_149),
        .token_out_vec(token_out_vec_149),
        .dl_detect_out(dl_in_vec[149]));

    assign proc_149_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x1119_blk_n);
    assign proc_149_data_PIPO_blk[0] = 1'b0;
    assign proc_149_start_FIFO_blk[0] = 1'b0;
    assign proc_149_TLF_FIFO_blk[0] = 1'b0;
    assign proc_149_input_sync_blk[0] = 1'b0;
    assign proc_149_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_149[0] = dl_detect_out ? proc_dep_vld_vec_149_reg[0] : (proc_149_data_FIFO_blk[0] | proc_149_data_PIPO_blk[0] | proc_149_start_FIFO_blk[0] | proc_149_TLF_FIFO_blk[0] | proc_149_input_sync_blk[0] | proc_149_output_sync_blk[0]);
    assign proc_149_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_blk_n);
    assign proc_149_data_PIPO_blk[1] = 1'b0;
    assign proc_149_start_FIFO_blk[1] = 1'b0;
    assign proc_149_TLF_FIFO_blk[1] = 1'b0;
    assign proc_149_input_sync_blk[1] = 1'b0;
    assign proc_149_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_149[1] = dl_detect_out ? proc_dep_vld_vec_149_reg[1] : (proc_149_data_FIFO_blk[1] | proc_149_data_PIPO_blk[1] | proc_149_start_FIFO_blk[1] | proc_149_TLF_FIFO_blk[1] | proc_149_input_sync_blk[1] | proc_149_output_sync_blk[1]);
    assign proc_149_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_2_x1_U0.fifo_C_drain_PE_9_0_x192_blk_n);
    assign proc_149_data_PIPO_blk[2] = 1'b0;
    assign proc_149_start_FIFO_blk[2] = 1'b0;
    assign proc_149_TLF_FIFO_blk[2] = 1'b0;
    assign proc_149_input_sync_blk[2] = 1'b0;
    assign proc_149_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_149[2] = dl_detect_out ? proc_dep_vld_vec_149_reg[2] : (proc_149_data_FIFO_blk[2] | proc_149_data_PIPO_blk[2] | proc_149_start_FIFO_blk[2] | proc_149_TLF_FIFO_blk[2] | proc_149_input_sync_blk[2] | proc_149_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_149_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_149_reg <= proc_dep_vld_vec_149;
        end
    end
    assign in_chan_dep_vld_vec_149[0] = dep_chan_vld_123_149;
    assign in_chan_dep_data_vec_149[263 : 0] = dep_chan_data_123_149;
    assign token_in_vec_149[0] = token_123_149;
    assign in_chan_dep_vld_vec_149[1] = dep_chan_vld_148_149;
    assign in_chan_dep_data_vec_149[527 : 264] = dep_chan_data_148_149;
    assign token_in_vec_149[1] = token_148_149;
    assign in_chan_dep_vld_vec_149[2] = dep_chan_vld_150_149;
    assign in_chan_dep_data_vec_149[791 : 528] = dep_chan_data_150_149;
    assign token_in_vec_149[2] = token_150_149;
    assign dep_chan_vld_149_148 = out_chan_dep_vld_vec_149[0];
    assign dep_chan_data_149_148 = out_chan_dep_data_149;
    assign token_149_148 = token_out_vec_149[0];
    assign dep_chan_vld_149_150 = out_chan_dep_vld_vec_149[1];
    assign dep_chan_data_149_150 = out_chan_dep_data_149;
    assign token_149_150 = token_out_vec_149[1];
    assign dep_chan_vld_149_123 = out_chan_dep_vld_vec_149[2];
    assign dep_chan_data_149_123 = out_chan_dep_data_149;
    assign token_149_123 = token_out_vec_149[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_3_x1_U0
    top_hls_deadlock_detect_unit #(264, 150, 3, 3) top_hls_deadlock_detect_unit_150 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_150),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_150),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_150),
        .token_in_vec(token_in_vec_150),
        .dl_detect_in(dl_detect_out),
        .origin(origin[150]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_150),
        .out_chan_dep_data(out_chan_dep_data_150),
        .token_out_vec(token_out_vec_150),
        .dl_detect_out(dl_in_vec[150]));

    assign proc_150_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x1118_blk_n);
    assign proc_150_data_PIPO_blk[0] = 1'b0;
    assign proc_150_start_FIFO_blk[0] = 1'b0;
    assign proc_150_TLF_FIFO_blk[0] = 1'b0;
    assign proc_150_input_sync_blk[0] = 1'b0;
    assign proc_150_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_150[0] = dl_detect_out ? proc_dep_vld_vec_150_reg[0] : (proc_150_data_FIFO_blk[0] | proc_150_data_PIPO_blk[0] | proc_150_start_FIFO_blk[0] | proc_150_TLF_FIFO_blk[0] | proc_150_input_sync_blk[0] | proc_150_output_sync_blk[0]);
    assign proc_150_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_blk_n);
    assign proc_150_data_PIPO_blk[1] = 1'b0;
    assign proc_150_start_FIFO_blk[1] = 1'b0;
    assign proc_150_TLF_FIFO_blk[1] = 1'b0;
    assign proc_150_input_sync_blk[1] = 1'b0;
    assign proc_150_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_150[1] = dl_detect_out ? proc_dep_vld_vec_150_reg[1] : (proc_150_data_FIFO_blk[1] | proc_150_data_PIPO_blk[1] | proc_150_start_FIFO_blk[1] | proc_150_TLF_FIFO_blk[1] | proc_150_input_sync_blk[1] | proc_150_output_sync_blk[1]);
    assign proc_150_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_3_x1_U0.fifo_C_drain_PE_8_0_x191_blk_n);
    assign proc_150_data_PIPO_blk[2] = 1'b0;
    assign proc_150_start_FIFO_blk[2] = 1'b0;
    assign proc_150_TLF_FIFO_blk[2] = 1'b0;
    assign proc_150_input_sync_blk[2] = 1'b0;
    assign proc_150_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_150[2] = dl_detect_out ? proc_dep_vld_vec_150_reg[2] : (proc_150_data_FIFO_blk[2] | proc_150_data_PIPO_blk[2] | proc_150_start_FIFO_blk[2] | proc_150_TLF_FIFO_blk[2] | proc_150_input_sync_blk[2] | proc_150_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_150_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_150_reg <= proc_dep_vld_vec_150;
        end
    end
    assign in_chan_dep_vld_vec_150[0] = dep_chan_vld_121_150;
    assign in_chan_dep_data_vec_150[263 : 0] = dep_chan_data_121_150;
    assign token_in_vec_150[0] = token_121_150;
    assign in_chan_dep_vld_vec_150[1] = dep_chan_vld_149_150;
    assign in_chan_dep_data_vec_150[527 : 264] = dep_chan_data_149_150;
    assign token_in_vec_150[1] = token_149_150;
    assign in_chan_dep_vld_vec_150[2] = dep_chan_vld_151_150;
    assign in_chan_dep_data_vec_150[791 : 528] = dep_chan_data_151_150;
    assign token_in_vec_150[2] = token_151_150;
    assign dep_chan_vld_150_149 = out_chan_dep_vld_vec_150[0];
    assign dep_chan_data_150_149 = out_chan_dep_data_150;
    assign token_150_149 = token_out_vec_150[0];
    assign dep_chan_vld_150_151 = out_chan_dep_vld_vec_150[1];
    assign dep_chan_data_150_151 = out_chan_dep_data_150;
    assign token_150_151 = token_out_vec_150[1];
    assign dep_chan_vld_150_121 = out_chan_dep_vld_vec_150[2];
    assign dep_chan_data_150_121 = out_chan_dep_data_150;
    assign token_150_121 = token_out_vec_150[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_4_x1_U0
    top_hls_deadlock_detect_unit #(264, 151, 3, 3) top_hls_deadlock_detect_unit_151 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_151),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_151),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_151),
        .token_in_vec(token_in_vec_151),
        .dl_detect_in(dl_detect_out),
        .origin(origin[151]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_151),
        .out_chan_dep_data(out_chan_dep_data_151),
        .token_out_vec(token_out_vec_151),
        .dl_detect_out(dl_in_vec[151]));

    assign proc_151_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x1117_blk_n);
    assign proc_151_data_PIPO_blk[0] = 1'b0;
    assign proc_151_start_FIFO_blk[0] = 1'b0;
    assign proc_151_TLF_FIFO_blk[0] = 1'b0;
    assign proc_151_input_sync_blk[0] = 1'b0;
    assign proc_151_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_151[0] = dl_detect_out ? proc_dep_vld_vec_151_reg[0] : (proc_151_data_FIFO_blk[0] | proc_151_data_PIPO_blk[0] | proc_151_start_FIFO_blk[0] | proc_151_TLF_FIFO_blk[0] | proc_151_input_sync_blk[0] | proc_151_output_sync_blk[0]);
    assign proc_151_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_blk_n);
    assign proc_151_data_PIPO_blk[1] = 1'b0;
    assign proc_151_start_FIFO_blk[1] = 1'b0;
    assign proc_151_TLF_FIFO_blk[1] = 1'b0;
    assign proc_151_input_sync_blk[1] = 1'b0;
    assign proc_151_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_151[1] = dl_detect_out ? proc_dep_vld_vec_151_reg[1] : (proc_151_data_FIFO_blk[1] | proc_151_data_PIPO_blk[1] | proc_151_start_FIFO_blk[1] | proc_151_TLF_FIFO_blk[1] | proc_151_input_sync_blk[1] | proc_151_output_sync_blk[1]);
    assign proc_151_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_4_x1_U0.fifo_C_drain_PE_7_0_x190_blk_n);
    assign proc_151_data_PIPO_blk[2] = 1'b0;
    assign proc_151_start_FIFO_blk[2] = 1'b0;
    assign proc_151_TLF_FIFO_blk[2] = 1'b0;
    assign proc_151_input_sync_blk[2] = 1'b0;
    assign proc_151_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_151[2] = dl_detect_out ? proc_dep_vld_vec_151_reg[2] : (proc_151_data_FIFO_blk[2] | proc_151_data_PIPO_blk[2] | proc_151_start_FIFO_blk[2] | proc_151_TLF_FIFO_blk[2] | proc_151_input_sync_blk[2] | proc_151_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_151_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_151_reg <= proc_dep_vld_vec_151;
        end
    end
    assign in_chan_dep_vld_vec_151[0] = dep_chan_vld_119_151;
    assign in_chan_dep_data_vec_151[263 : 0] = dep_chan_data_119_151;
    assign token_in_vec_151[0] = token_119_151;
    assign in_chan_dep_vld_vec_151[1] = dep_chan_vld_150_151;
    assign in_chan_dep_data_vec_151[527 : 264] = dep_chan_data_150_151;
    assign token_in_vec_151[1] = token_150_151;
    assign in_chan_dep_vld_vec_151[2] = dep_chan_vld_152_151;
    assign in_chan_dep_data_vec_151[791 : 528] = dep_chan_data_152_151;
    assign token_in_vec_151[2] = token_152_151;
    assign dep_chan_vld_151_150 = out_chan_dep_vld_vec_151[0];
    assign dep_chan_data_151_150 = out_chan_dep_data_151;
    assign token_151_150 = token_out_vec_151[0];
    assign dep_chan_vld_151_152 = out_chan_dep_vld_vec_151[1];
    assign dep_chan_data_151_152 = out_chan_dep_data_151;
    assign token_151_152 = token_out_vec_151[1];
    assign dep_chan_vld_151_119 = out_chan_dep_vld_vec_151[2];
    assign dep_chan_data_151_119 = out_chan_dep_data_151;
    assign token_151_119 = token_out_vec_151[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_5_x1_U0
    top_hls_deadlock_detect_unit #(264, 152, 3, 3) top_hls_deadlock_detect_unit_152 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_152),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_152),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_152),
        .token_in_vec(token_in_vec_152),
        .dl_detect_in(dl_detect_out),
        .origin(origin[152]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_152),
        .out_chan_dep_data(out_chan_dep_data_152),
        .token_out_vec(token_out_vec_152),
        .dl_detect_out(dl_in_vec[152]));

    assign proc_152_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x1116_blk_n);
    assign proc_152_data_PIPO_blk[0] = 1'b0;
    assign proc_152_start_FIFO_blk[0] = 1'b0;
    assign proc_152_TLF_FIFO_blk[0] = 1'b0;
    assign proc_152_input_sync_blk[0] = 1'b0;
    assign proc_152_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_152[0] = dl_detect_out ? proc_dep_vld_vec_152_reg[0] : (proc_152_data_FIFO_blk[0] | proc_152_data_PIPO_blk[0] | proc_152_start_FIFO_blk[0] | proc_152_TLF_FIFO_blk[0] | proc_152_input_sync_blk[0] | proc_152_output_sync_blk[0]);
    assign proc_152_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_blk_n);
    assign proc_152_data_PIPO_blk[1] = 1'b0;
    assign proc_152_start_FIFO_blk[1] = 1'b0;
    assign proc_152_TLF_FIFO_blk[1] = 1'b0;
    assign proc_152_input_sync_blk[1] = 1'b0;
    assign proc_152_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_152[1] = dl_detect_out ? proc_dep_vld_vec_152_reg[1] : (proc_152_data_FIFO_blk[1] | proc_152_data_PIPO_blk[1] | proc_152_start_FIFO_blk[1] | proc_152_TLF_FIFO_blk[1] | proc_152_input_sync_blk[1] | proc_152_output_sync_blk[1]);
    assign proc_152_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_5_x1_U0.fifo_C_drain_PE_6_0_x189_blk_n);
    assign proc_152_data_PIPO_blk[2] = 1'b0;
    assign proc_152_start_FIFO_blk[2] = 1'b0;
    assign proc_152_TLF_FIFO_blk[2] = 1'b0;
    assign proc_152_input_sync_blk[2] = 1'b0;
    assign proc_152_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_152[2] = dl_detect_out ? proc_dep_vld_vec_152_reg[2] : (proc_152_data_FIFO_blk[2] | proc_152_data_PIPO_blk[2] | proc_152_start_FIFO_blk[2] | proc_152_TLF_FIFO_blk[2] | proc_152_input_sync_blk[2] | proc_152_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_152_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_152_reg <= proc_dep_vld_vec_152;
        end
    end
    assign in_chan_dep_vld_vec_152[0] = dep_chan_vld_117_152;
    assign in_chan_dep_data_vec_152[263 : 0] = dep_chan_data_117_152;
    assign token_in_vec_152[0] = token_117_152;
    assign in_chan_dep_vld_vec_152[1] = dep_chan_vld_151_152;
    assign in_chan_dep_data_vec_152[527 : 264] = dep_chan_data_151_152;
    assign token_in_vec_152[1] = token_151_152;
    assign in_chan_dep_vld_vec_152[2] = dep_chan_vld_153_152;
    assign in_chan_dep_data_vec_152[791 : 528] = dep_chan_data_153_152;
    assign token_in_vec_152[2] = token_153_152;
    assign dep_chan_vld_152_151 = out_chan_dep_vld_vec_152[0];
    assign dep_chan_data_152_151 = out_chan_dep_data_152;
    assign token_152_151 = token_out_vec_152[0];
    assign dep_chan_vld_152_153 = out_chan_dep_vld_vec_152[1];
    assign dep_chan_data_152_153 = out_chan_dep_data_152;
    assign token_152_153 = token_out_vec_152[1];
    assign dep_chan_vld_152_117 = out_chan_dep_vld_vec_152[2];
    assign dep_chan_data_152_117 = out_chan_dep_data_152;
    assign token_152_117 = token_out_vec_152[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_6_x1_U0
    top_hls_deadlock_detect_unit #(264, 153, 3, 3) top_hls_deadlock_detect_unit_153 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_153),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_153),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_153),
        .token_in_vec(token_in_vec_153),
        .dl_detect_in(dl_detect_out),
        .origin(origin[153]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_153),
        .out_chan_dep_data(out_chan_dep_data_153),
        .token_out_vec(token_out_vec_153),
        .dl_detect_out(dl_in_vec[153]));

    assign proc_153_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x1115_blk_n);
    assign proc_153_data_PIPO_blk[0] = 1'b0;
    assign proc_153_start_FIFO_blk[0] = 1'b0;
    assign proc_153_TLF_FIFO_blk[0] = 1'b0;
    assign proc_153_input_sync_blk[0] = 1'b0;
    assign proc_153_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_153[0] = dl_detect_out ? proc_dep_vld_vec_153_reg[0] : (proc_153_data_FIFO_blk[0] | proc_153_data_PIPO_blk[0] | proc_153_start_FIFO_blk[0] | proc_153_TLF_FIFO_blk[0] | proc_153_input_sync_blk[0] | proc_153_output_sync_blk[0]);
    assign proc_153_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_blk_n);
    assign proc_153_data_PIPO_blk[1] = 1'b0;
    assign proc_153_start_FIFO_blk[1] = 1'b0;
    assign proc_153_TLF_FIFO_blk[1] = 1'b0;
    assign proc_153_input_sync_blk[1] = 1'b0;
    assign proc_153_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_153[1] = dl_detect_out ? proc_dep_vld_vec_153_reg[1] : (proc_153_data_FIFO_blk[1] | proc_153_data_PIPO_blk[1] | proc_153_start_FIFO_blk[1] | proc_153_TLF_FIFO_blk[1] | proc_153_input_sync_blk[1] | proc_153_output_sync_blk[1]);
    assign proc_153_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_6_x1_U0.fifo_C_drain_PE_5_0_x188_blk_n);
    assign proc_153_data_PIPO_blk[2] = 1'b0;
    assign proc_153_start_FIFO_blk[2] = 1'b0;
    assign proc_153_TLF_FIFO_blk[2] = 1'b0;
    assign proc_153_input_sync_blk[2] = 1'b0;
    assign proc_153_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_153[2] = dl_detect_out ? proc_dep_vld_vec_153_reg[2] : (proc_153_data_FIFO_blk[2] | proc_153_data_PIPO_blk[2] | proc_153_start_FIFO_blk[2] | proc_153_TLF_FIFO_blk[2] | proc_153_input_sync_blk[2] | proc_153_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_153_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_153_reg <= proc_dep_vld_vec_153;
        end
    end
    assign in_chan_dep_vld_vec_153[0] = dep_chan_vld_115_153;
    assign in_chan_dep_data_vec_153[263 : 0] = dep_chan_data_115_153;
    assign token_in_vec_153[0] = token_115_153;
    assign in_chan_dep_vld_vec_153[1] = dep_chan_vld_152_153;
    assign in_chan_dep_data_vec_153[527 : 264] = dep_chan_data_152_153;
    assign token_in_vec_153[1] = token_152_153;
    assign in_chan_dep_vld_vec_153[2] = dep_chan_vld_154_153;
    assign in_chan_dep_data_vec_153[791 : 528] = dep_chan_data_154_153;
    assign token_in_vec_153[2] = token_154_153;
    assign dep_chan_vld_153_152 = out_chan_dep_vld_vec_153[0];
    assign dep_chan_data_153_152 = out_chan_dep_data_153;
    assign token_153_152 = token_out_vec_153[0];
    assign dep_chan_vld_153_154 = out_chan_dep_vld_vec_153[1];
    assign dep_chan_data_153_154 = out_chan_dep_data_153;
    assign token_153_154 = token_out_vec_153[1];
    assign dep_chan_vld_153_115 = out_chan_dep_vld_vec_153[2];
    assign dep_chan_data_153_115 = out_chan_dep_data_153;
    assign token_153_115 = token_out_vec_153[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_7_x1_U0
    top_hls_deadlock_detect_unit #(264, 154, 3, 3) top_hls_deadlock_detect_unit_154 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_154),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_154),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_154),
        .token_in_vec(token_in_vec_154),
        .dl_detect_in(dl_detect_out),
        .origin(origin[154]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_154),
        .out_chan_dep_data(out_chan_dep_data_154),
        .token_out_vec(token_out_vec_154),
        .dl_detect_out(dl_in_vec[154]));

    assign proc_154_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x1114_blk_n);
    assign proc_154_data_PIPO_blk[0] = 1'b0;
    assign proc_154_start_FIFO_blk[0] = 1'b0;
    assign proc_154_TLF_FIFO_blk[0] = 1'b0;
    assign proc_154_input_sync_blk[0] = 1'b0;
    assign proc_154_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_154[0] = dl_detect_out ? proc_dep_vld_vec_154_reg[0] : (proc_154_data_FIFO_blk[0] | proc_154_data_PIPO_blk[0] | proc_154_start_FIFO_blk[0] | proc_154_TLF_FIFO_blk[0] | proc_154_input_sync_blk[0] | proc_154_output_sync_blk[0]);
    assign proc_154_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_blk_n);
    assign proc_154_data_PIPO_blk[1] = 1'b0;
    assign proc_154_start_FIFO_blk[1] = 1'b0;
    assign proc_154_TLF_FIFO_blk[1] = 1'b0;
    assign proc_154_input_sync_blk[1] = 1'b0;
    assign proc_154_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_154[1] = dl_detect_out ? proc_dep_vld_vec_154_reg[1] : (proc_154_data_FIFO_blk[1] | proc_154_data_PIPO_blk[1] | proc_154_start_FIFO_blk[1] | proc_154_TLF_FIFO_blk[1] | proc_154_input_sync_blk[1] | proc_154_output_sync_blk[1]);
    assign proc_154_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_7_x1_U0.fifo_C_drain_PE_4_0_x187_blk_n);
    assign proc_154_data_PIPO_blk[2] = 1'b0;
    assign proc_154_start_FIFO_blk[2] = 1'b0;
    assign proc_154_TLF_FIFO_blk[2] = 1'b0;
    assign proc_154_input_sync_blk[2] = 1'b0;
    assign proc_154_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_154[2] = dl_detect_out ? proc_dep_vld_vec_154_reg[2] : (proc_154_data_FIFO_blk[2] | proc_154_data_PIPO_blk[2] | proc_154_start_FIFO_blk[2] | proc_154_TLF_FIFO_blk[2] | proc_154_input_sync_blk[2] | proc_154_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_154_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_154_reg <= proc_dep_vld_vec_154;
        end
    end
    assign in_chan_dep_vld_vec_154[0] = dep_chan_vld_113_154;
    assign in_chan_dep_data_vec_154[263 : 0] = dep_chan_data_113_154;
    assign token_in_vec_154[0] = token_113_154;
    assign in_chan_dep_vld_vec_154[1] = dep_chan_vld_153_154;
    assign in_chan_dep_data_vec_154[527 : 264] = dep_chan_data_153_154;
    assign token_in_vec_154[1] = token_153_154;
    assign in_chan_dep_vld_vec_154[2] = dep_chan_vld_155_154;
    assign in_chan_dep_data_vec_154[791 : 528] = dep_chan_data_155_154;
    assign token_in_vec_154[2] = token_155_154;
    assign dep_chan_vld_154_153 = out_chan_dep_vld_vec_154[0];
    assign dep_chan_data_154_153 = out_chan_dep_data_154;
    assign token_154_153 = token_out_vec_154[0];
    assign dep_chan_vld_154_155 = out_chan_dep_vld_vec_154[1];
    assign dep_chan_data_154_155 = out_chan_dep_data_154;
    assign token_154_155 = token_out_vec_154[1];
    assign dep_chan_vld_154_113 = out_chan_dep_vld_vec_154[2];
    assign dep_chan_data_154_113 = out_chan_dep_data_154;
    assign token_154_113 = token_out_vec_154[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_8_x1_U0
    top_hls_deadlock_detect_unit #(264, 155, 3, 3) top_hls_deadlock_detect_unit_155 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_155),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_155),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_155),
        .token_in_vec(token_in_vec_155),
        .dl_detect_in(dl_detect_out),
        .origin(origin[155]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_155),
        .out_chan_dep_data(out_chan_dep_data_155),
        .token_out_vec(token_out_vec_155),
        .dl_detect_out(dl_in_vec[155]));

    assign proc_155_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x1113_blk_n);
    assign proc_155_data_PIPO_blk[0] = 1'b0;
    assign proc_155_start_FIFO_blk[0] = 1'b0;
    assign proc_155_TLF_FIFO_blk[0] = 1'b0;
    assign proc_155_input_sync_blk[0] = 1'b0;
    assign proc_155_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_155[0] = dl_detect_out ? proc_dep_vld_vec_155_reg[0] : (proc_155_data_FIFO_blk[0] | proc_155_data_PIPO_blk[0] | proc_155_start_FIFO_blk[0] | proc_155_TLF_FIFO_blk[0] | proc_155_input_sync_blk[0] | proc_155_output_sync_blk[0]);
    assign proc_155_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_blk_n);
    assign proc_155_data_PIPO_blk[1] = 1'b0;
    assign proc_155_start_FIFO_blk[1] = 1'b0;
    assign proc_155_TLF_FIFO_blk[1] = 1'b0;
    assign proc_155_input_sync_blk[1] = 1'b0;
    assign proc_155_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_155[1] = dl_detect_out ? proc_dep_vld_vec_155_reg[1] : (proc_155_data_FIFO_blk[1] | proc_155_data_PIPO_blk[1] | proc_155_start_FIFO_blk[1] | proc_155_TLF_FIFO_blk[1] | proc_155_input_sync_blk[1] | proc_155_output_sync_blk[1]);
    assign proc_155_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_8_x1_U0.fifo_C_drain_PE_3_0_x186_blk_n);
    assign proc_155_data_PIPO_blk[2] = 1'b0;
    assign proc_155_start_FIFO_blk[2] = 1'b0;
    assign proc_155_TLF_FIFO_blk[2] = 1'b0;
    assign proc_155_input_sync_blk[2] = 1'b0;
    assign proc_155_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_155[2] = dl_detect_out ? proc_dep_vld_vec_155_reg[2] : (proc_155_data_FIFO_blk[2] | proc_155_data_PIPO_blk[2] | proc_155_start_FIFO_blk[2] | proc_155_TLF_FIFO_blk[2] | proc_155_input_sync_blk[2] | proc_155_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_155_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_155_reg <= proc_dep_vld_vec_155;
        end
    end
    assign in_chan_dep_vld_vec_155[0] = dep_chan_vld_111_155;
    assign in_chan_dep_data_vec_155[263 : 0] = dep_chan_data_111_155;
    assign token_in_vec_155[0] = token_111_155;
    assign in_chan_dep_vld_vec_155[1] = dep_chan_vld_154_155;
    assign in_chan_dep_data_vec_155[527 : 264] = dep_chan_data_154_155;
    assign token_in_vec_155[1] = token_154_155;
    assign in_chan_dep_vld_vec_155[2] = dep_chan_vld_156_155;
    assign in_chan_dep_data_vec_155[791 : 528] = dep_chan_data_156_155;
    assign token_in_vec_155[2] = token_156_155;
    assign dep_chan_vld_155_154 = out_chan_dep_vld_vec_155[0];
    assign dep_chan_data_155_154 = out_chan_dep_data_155;
    assign token_155_154 = token_out_vec_155[0];
    assign dep_chan_vld_155_156 = out_chan_dep_vld_vec_155[1];
    assign dep_chan_data_155_156 = out_chan_dep_data_155;
    assign token_155_156 = token_out_vec_155[1];
    assign dep_chan_vld_155_111 = out_chan_dep_vld_vec_155[2];
    assign dep_chan_data_155_111 = out_chan_dep_data_155;
    assign token_155_111 = token_out_vec_155[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_9_x1_U0
    top_hls_deadlock_detect_unit #(264, 156, 3, 3) top_hls_deadlock_detect_unit_156 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_156),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_156),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_156),
        .token_in_vec(token_in_vec_156),
        .dl_detect_in(dl_detect_out),
        .origin(origin[156]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_156),
        .out_chan_dep_data(out_chan_dep_data_156),
        .token_out_vec(token_out_vec_156),
        .dl_detect_out(dl_in_vec[156]));

    assign proc_156_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x1112_blk_n);
    assign proc_156_data_PIPO_blk[0] = 1'b0;
    assign proc_156_start_FIFO_blk[0] = 1'b0;
    assign proc_156_TLF_FIFO_blk[0] = 1'b0;
    assign proc_156_input_sync_blk[0] = 1'b0;
    assign proc_156_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_156[0] = dl_detect_out ? proc_dep_vld_vec_156_reg[0] : (proc_156_data_FIFO_blk[0] | proc_156_data_PIPO_blk[0] | proc_156_start_FIFO_blk[0] | proc_156_TLF_FIFO_blk[0] | proc_156_input_sync_blk[0] | proc_156_output_sync_blk[0]);
    assign proc_156_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_blk_n);
    assign proc_156_data_PIPO_blk[1] = 1'b0;
    assign proc_156_start_FIFO_blk[1] = 1'b0;
    assign proc_156_TLF_FIFO_blk[1] = 1'b0;
    assign proc_156_input_sync_blk[1] = 1'b0;
    assign proc_156_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_156[1] = dl_detect_out ? proc_dep_vld_vec_156_reg[1] : (proc_156_data_FIFO_blk[1] | proc_156_data_PIPO_blk[1] | proc_156_start_FIFO_blk[1] | proc_156_TLF_FIFO_blk[1] | proc_156_input_sync_blk[1] | proc_156_output_sync_blk[1]);
    assign proc_156_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_9_x1_U0.fifo_C_drain_PE_2_0_x185_blk_n);
    assign proc_156_data_PIPO_blk[2] = 1'b0;
    assign proc_156_start_FIFO_blk[2] = 1'b0;
    assign proc_156_TLF_FIFO_blk[2] = 1'b0;
    assign proc_156_input_sync_blk[2] = 1'b0;
    assign proc_156_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_156[2] = dl_detect_out ? proc_dep_vld_vec_156_reg[2] : (proc_156_data_FIFO_blk[2] | proc_156_data_PIPO_blk[2] | proc_156_start_FIFO_blk[2] | proc_156_TLF_FIFO_blk[2] | proc_156_input_sync_blk[2] | proc_156_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_156_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_156_reg <= proc_dep_vld_vec_156;
        end
    end
    assign in_chan_dep_vld_vec_156[0] = dep_chan_vld_109_156;
    assign in_chan_dep_data_vec_156[263 : 0] = dep_chan_data_109_156;
    assign token_in_vec_156[0] = token_109_156;
    assign in_chan_dep_vld_vec_156[1] = dep_chan_vld_155_156;
    assign in_chan_dep_data_vec_156[527 : 264] = dep_chan_data_155_156;
    assign token_in_vec_156[1] = token_155_156;
    assign in_chan_dep_vld_vec_156[2] = dep_chan_vld_157_156;
    assign in_chan_dep_data_vec_156[791 : 528] = dep_chan_data_157_156;
    assign token_in_vec_156[2] = token_157_156;
    assign dep_chan_vld_156_155 = out_chan_dep_vld_vec_156[0];
    assign dep_chan_data_156_155 = out_chan_dep_data_156;
    assign token_156_155 = token_out_vec_156[0];
    assign dep_chan_vld_156_157 = out_chan_dep_vld_vec_156[1];
    assign dep_chan_data_156_157 = out_chan_dep_data_156;
    assign token_156_157 = token_out_vec_156[1];
    assign dep_chan_vld_156_109 = out_chan_dep_vld_vec_156[2];
    assign dep_chan_data_156_109 = out_chan_dep_data_156;
    assign token_156_109 = token_out_vec_156[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_10_x1_U0
    top_hls_deadlock_detect_unit #(264, 157, 3, 3) top_hls_deadlock_detect_unit_157 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_157),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_157),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_157),
        .token_in_vec(token_in_vec_157),
        .dl_detect_in(dl_detect_out),
        .origin(origin[157]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_157),
        .out_chan_dep_data(out_chan_dep_data_157),
        .token_out_vec(token_out_vec_157),
        .dl_detect_out(dl_in_vec[157]));

    assign proc_157_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x1111_blk_n);
    assign proc_157_data_PIPO_blk[0] = 1'b0;
    assign proc_157_start_FIFO_blk[0] = 1'b0;
    assign proc_157_TLF_FIFO_blk[0] = 1'b0;
    assign proc_157_input_sync_blk[0] = 1'b0;
    assign proc_157_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_157[0] = dl_detect_out ? proc_dep_vld_vec_157_reg[0] : (proc_157_data_FIFO_blk[0] | proc_157_data_PIPO_blk[0] | proc_157_start_FIFO_blk[0] | proc_157_TLF_FIFO_blk[0] | proc_157_input_sync_blk[0] | proc_157_output_sync_blk[0]);
    assign proc_157_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_blk_n);
    assign proc_157_data_PIPO_blk[1] = 1'b0;
    assign proc_157_start_FIFO_blk[1] = 1'b0;
    assign proc_157_TLF_FIFO_blk[1] = 1'b0;
    assign proc_157_input_sync_blk[1] = 1'b0;
    assign proc_157_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_157[1] = dl_detect_out ? proc_dep_vld_vec_157_reg[1] : (proc_157_data_FIFO_blk[1] | proc_157_data_PIPO_blk[1] | proc_157_start_FIFO_blk[1] | proc_157_TLF_FIFO_blk[1] | proc_157_input_sync_blk[1] | proc_157_output_sync_blk[1]);
    assign proc_157_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_10_x1_U0.fifo_C_drain_PE_1_0_x184_blk_n);
    assign proc_157_data_PIPO_blk[2] = 1'b0;
    assign proc_157_start_FIFO_blk[2] = 1'b0;
    assign proc_157_TLF_FIFO_blk[2] = 1'b0;
    assign proc_157_input_sync_blk[2] = 1'b0;
    assign proc_157_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_157[2] = dl_detect_out ? proc_dep_vld_vec_157_reg[2] : (proc_157_data_FIFO_blk[2] | proc_157_data_PIPO_blk[2] | proc_157_start_FIFO_blk[2] | proc_157_TLF_FIFO_blk[2] | proc_157_input_sync_blk[2] | proc_157_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_157_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_157_reg <= proc_dep_vld_vec_157;
        end
    end
    assign in_chan_dep_vld_vec_157[0] = dep_chan_vld_107_157;
    assign in_chan_dep_data_vec_157[263 : 0] = dep_chan_data_107_157;
    assign token_in_vec_157[0] = token_107_157;
    assign in_chan_dep_vld_vec_157[1] = dep_chan_vld_156_157;
    assign in_chan_dep_data_vec_157[527 : 264] = dep_chan_data_156_157;
    assign token_in_vec_157[1] = token_156_157;
    assign in_chan_dep_vld_vec_157[2] = dep_chan_vld_158_157;
    assign in_chan_dep_data_vec_157[791 : 528] = dep_chan_data_158_157;
    assign token_in_vec_157[2] = token_158_157;
    assign dep_chan_vld_157_156 = out_chan_dep_vld_vec_157[0];
    assign dep_chan_data_157_156 = out_chan_dep_data_157;
    assign token_157_156 = token_out_vec_157[0];
    assign dep_chan_vld_157_158 = out_chan_dep_vld_vec_157[1];
    assign dep_chan_data_157_158 = out_chan_dep_data_157;
    assign token_157_158 = token_out_vec_157[1];
    assign dep_chan_vld_157_107 = out_chan_dep_vld_vec_157[2];
    assign dep_chan_data_157_107 = out_chan_dep_data_157;
    assign token_157_107 = token_out_vec_157[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_11_x1_U0
    top_hls_deadlock_detect_unit #(264, 158, 3, 3) top_hls_deadlock_detect_unit_158 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_158),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_158),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_158),
        .token_in_vec(token_in_vec_158),
        .dl_detect_in(dl_detect_out),
        .origin(origin[158]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_158),
        .out_chan_dep_data(out_chan_dep_data_158),
        .token_out_vec(token_out_vec_158),
        .dl_detect_out(dl_in_vec[158]));

    assign proc_158_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x1110_blk_n);
    assign proc_158_data_PIPO_blk[0] = 1'b0;
    assign proc_158_start_FIFO_blk[0] = 1'b0;
    assign proc_158_TLF_FIFO_blk[0] = 1'b0;
    assign proc_158_input_sync_blk[0] = 1'b0;
    assign proc_158_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_158[0] = dl_detect_out ? proc_dep_vld_vec_158_reg[0] : (proc_158_data_FIFO_blk[0] | proc_158_data_PIPO_blk[0] | proc_158_start_FIFO_blk[0] | proc_158_TLF_FIFO_blk[0] | proc_158_input_sync_blk[0] | proc_158_output_sync_blk[0]);
    assign proc_158_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_blk_n);
    assign proc_158_data_PIPO_blk[1] = 1'b0;
    assign proc_158_start_FIFO_blk[1] = 1'b0;
    assign proc_158_TLF_FIFO_blk[1] = 1'b0;
    assign proc_158_input_sync_blk[1] = 1'b0;
    assign proc_158_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_158[1] = dl_detect_out ? proc_dep_vld_vec_158_reg[1] : (proc_158_data_FIFO_blk[1] | proc_158_data_PIPO_blk[1] | proc_158_start_FIFO_blk[1] | proc_158_TLF_FIFO_blk[1] | proc_158_input_sync_blk[1] | proc_158_output_sync_blk[1]);
    assign proc_158_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_11_x1_U0.fifo_C_drain_PE_0_0_x183_blk_n);
    assign proc_158_data_PIPO_blk[2] = 1'b0;
    assign proc_158_start_FIFO_blk[2] = 1'b0;
    assign proc_158_TLF_FIFO_blk[2] = 1'b0;
    assign proc_158_input_sync_blk[2] = 1'b0;
    assign proc_158_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_158[2] = dl_detect_out ? proc_dep_vld_vec_158_reg[2] : (proc_158_data_FIFO_blk[2] | proc_158_data_PIPO_blk[2] | proc_158_start_FIFO_blk[2] | proc_158_TLF_FIFO_blk[2] | proc_158_input_sync_blk[2] | proc_158_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_158_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_158_reg <= proc_dep_vld_vec_158;
        end
    end
    assign in_chan_dep_vld_vec_158[0] = dep_chan_vld_105_158;
    assign in_chan_dep_data_vec_158[263 : 0] = dep_chan_data_105_158;
    assign token_in_vec_158[0] = token_105_158;
    assign in_chan_dep_vld_vec_158[1] = dep_chan_vld_157_158;
    assign in_chan_dep_data_vec_158[527 : 264] = dep_chan_data_157_158;
    assign token_in_vec_158[1] = token_157_158;
    assign in_chan_dep_vld_vec_158[2] = dep_chan_vld_173_158;
    assign in_chan_dep_data_vec_158[791 : 528] = dep_chan_data_173_158;
    assign token_in_vec_158[2] = token_173_158;
    assign dep_chan_vld_158_157 = out_chan_dep_vld_vec_158[0];
    assign dep_chan_data_158_157 = out_chan_dep_data_158;
    assign token_158_157 = token_out_vec_158[0];
    assign dep_chan_vld_158_173 = out_chan_dep_vld_vec_158[1];
    assign dep_chan_data_158_173 = out_chan_dep_data_158;
    assign token_158_173 = token_out_vec_158[1];
    assign dep_chan_vld_158_105 = out_chan_dep_vld_vec_158[2];
    assign dep_chan_data_158_105 = out_chan_dep_data_158;
    assign token_158_105 = token_out_vec_158[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_1_x1_U0
    top_hls_deadlock_detect_unit #(264, 159, 2, 2) top_hls_deadlock_detect_unit_159 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_159),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_159),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_159),
        .token_in_vec(token_in_vec_159),
        .dl_detect_in(dl_detect_out),
        .origin(origin[159]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_159),
        .out_chan_dep_data(out_chan_dep_data_159),
        .token_out_vec(token_out_vec_159),
        .dl_detect_out(dl_in_vec[159]));

    assign proc_159_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_1_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_blk_n);
    assign proc_159_data_PIPO_blk[0] = 1'b0;
    assign proc_159_start_FIFO_blk[0] = 1'b0;
    assign proc_159_TLF_FIFO_blk[0] = 1'b0;
    assign proc_159_input_sync_blk[0] = 1'b0;
    assign proc_159_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_159[0] = dl_detect_out ? proc_dep_vld_vec_159_reg[0] : (proc_159_data_FIFO_blk[0] | proc_159_data_PIPO_blk[0] | proc_159_start_FIFO_blk[0] | proc_159_TLF_FIFO_blk[0] | proc_159_input_sync_blk[0] | proc_159_output_sync_blk[0]);
    assign proc_159_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_boundary_1_x1_U0.fifo_C_drain_PE_12_1_x1108_blk_n);
    assign proc_159_data_PIPO_blk[1] = 1'b0;
    assign proc_159_start_FIFO_blk[1] = 1'b0;
    assign proc_159_TLF_FIFO_blk[1] = 1'b0;
    assign proc_159_input_sync_blk[1] = 1'b0;
    assign proc_159_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_159[1] = dl_detect_out ? proc_dep_vld_vec_159_reg[1] : (proc_159_data_FIFO_blk[1] | proc_159_data_PIPO_blk[1] | proc_159_start_FIFO_blk[1] | proc_159_TLF_FIFO_blk[1] | proc_159_input_sync_blk[1] | proc_159_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_159_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_159_reg <= proc_dep_vld_vec_159;
        end
    end
    assign in_chan_dep_vld_vec_159[0] = dep_chan_vld_130_159;
    assign in_chan_dep_data_vec_159[263 : 0] = dep_chan_data_130_159;
    assign token_in_vec_159[0] = token_130_159;
    assign in_chan_dep_vld_vec_159[1] = dep_chan_vld_160_159;
    assign in_chan_dep_data_vec_159[527 : 264] = dep_chan_data_160_159;
    assign token_in_vec_159[1] = token_160_159;
    assign dep_chan_vld_159_160 = out_chan_dep_vld_vec_159[0];
    assign dep_chan_data_159_160 = out_chan_dep_data_159;
    assign token_159_160 = token_out_vec_159[0];
    assign dep_chan_vld_159_130 = out_chan_dep_vld_vec_159[1];
    assign dep_chan_data_159_130 = out_chan_dep_data_159;
    assign token_159_130 = token_out_vec_159[1];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_12_x1_U0
    top_hls_deadlock_detect_unit #(264, 160, 3, 3) top_hls_deadlock_detect_unit_160 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_160),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_160),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_160),
        .token_in_vec(token_in_vec_160),
        .dl_detect_in(dl_detect_out),
        .origin(origin[160]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_160),
        .out_chan_dep_data(out_chan_dep_data_160),
        .token_out_vec(token_out_vec_160),
        .dl_detect_out(dl_in_vec[160]));

    assign proc_160_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_blk_n);
    assign proc_160_data_PIPO_blk[0] = 1'b0;
    assign proc_160_start_FIFO_blk[0] = 1'b0;
    assign proc_160_TLF_FIFO_blk[0] = 1'b0;
    assign proc_160_input_sync_blk[0] = 1'b0;
    assign proc_160_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_160[0] = dl_detect_out ? proc_dep_vld_vec_160_reg[0] : (proc_160_data_FIFO_blk[0] | proc_160_data_PIPO_blk[0] | proc_160_start_FIFO_blk[0] | proc_160_TLF_FIFO_blk[0] | proc_160_input_sync_blk[0] | proc_160_output_sync_blk[0]);
    assign proc_160_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_blk_n);
    assign proc_160_data_PIPO_blk[1] = 1'b0;
    assign proc_160_start_FIFO_blk[1] = 1'b0;
    assign proc_160_TLF_FIFO_blk[1] = 1'b0;
    assign proc_160_input_sync_blk[1] = 1'b0;
    assign proc_160_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_160[1] = dl_detect_out ? proc_dep_vld_vec_160_reg[1] : (proc_160_data_FIFO_blk[1] | proc_160_data_PIPO_blk[1] | proc_160_start_FIFO_blk[1] | proc_160_TLF_FIFO_blk[1] | proc_160_input_sync_blk[1] | proc_160_output_sync_blk[1]);
    assign proc_160_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_12_x1_U0.fifo_C_drain_PE_11_1_x1107_blk_n);
    assign proc_160_data_PIPO_blk[2] = 1'b0;
    assign proc_160_start_FIFO_blk[2] = 1'b0;
    assign proc_160_TLF_FIFO_blk[2] = 1'b0;
    assign proc_160_input_sync_blk[2] = 1'b0;
    assign proc_160_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_160[2] = dl_detect_out ? proc_dep_vld_vec_160_reg[2] : (proc_160_data_FIFO_blk[2] | proc_160_data_PIPO_blk[2] | proc_160_start_FIFO_blk[2] | proc_160_TLF_FIFO_blk[2] | proc_160_input_sync_blk[2] | proc_160_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_160_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_160_reg <= proc_dep_vld_vec_160;
        end
    end
    assign in_chan_dep_vld_vec_160[0] = dep_chan_vld_128_160;
    assign in_chan_dep_data_vec_160[263 : 0] = dep_chan_data_128_160;
    assign token_in_vec_160[0] = token_128_160;
    assign in_chan_dep_vld_vec_160[1] = dep_chan_vld_159_160;
    assign in_chan_dep_data_vec_160[527 : 264] = dep_chan_data_159_160;
    assign token_in_vec_160[1] = token_159_160;
    assign in_chan_dep_vld_vec_160[2] = dep_chan_vld_161_160;
    assign in_chan_dep_data_vec_160[791 : 528] = dep_chan_data_161_160;
    assign token_in_vec_160[2] = token_161_160;
    assign dep_chan_vld_160_159 = out_chan_dep_vld_vec_160[0];
    assign dep_chan_data_160_159 = out_chan_dep_data_160;
    assign token_160_159 = token_out_vec_160[0];
    assign dep_chan_vld_160_161 = out_chan_dep_vld_vec_160[1];
    assign dep_chan_data_160_161 = out_chan_dep_data_160;
    assign token_160_161 = token_out_vec_160[1];
    assign dep_chan_vld_160_128 = out_chan_dep_vld_vec_160[2];
    assign dep_chan_data_160_128 = out_chan_dep_data_160;
    assign token_160_128 = token_out_vec_160[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_13_x1_U0
    top_hls_deadlock_detect_unit #(264, 161, 3, 3) top_hls_deadlock_detect_unit_161 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_161),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_161),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_161),
        .token_in_vec(token_in_vec_161),
        .dl_detect_in(dl_detect_out),
        .origin(origin[161]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_161),
        .out_chan_dep_data(out_chan_dep_data_161),
        .token_out_vec(token_out_vec_161),
        .dl_detect_out(dl_in_vec[161]));

    assign proc_161_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x1133_blk_n);
    assign proc_161_data_PIPO_blk[0] = 1'b0;
    assign proc_161_start_FIFO_blk[0] = 1'b0;
    assign proc_161_TLF_FIFO_blk[0] = 1'b0;
    assign proc_161_input_sync_blk[0] = 1'b0;
    assign proc_161_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_161[0] = dl_detect_out ? proc_dep_vld_vec_161_reg[0] : (proc_161_data_FIFO_blk[0] | proc_161_data_PIPO_blk[0] | proc_161_start_FIFO_blk[0] | proc_161_TLF_FIFO_blk[0] | proc_161_input_sync_blk[0] | proc_161_output_sync_blk[0]);
    assign proc_161_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_blk_n);
    assign proc_161_data_PIPO_blk[1] = 1'b0;
    assign proc_161_start_FIFO_blk[1] = 1'b0;
    assign proc_161_TLF_FIFO_blk[1] = 1'b0;
    assign proc_161_input_sync_blk[1] = 1'b0;
    assign proc_161_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_161[1] = dl_detect_out ? proc_dep_vld_vec_161_reg[1] : (proc_161_data_FIFO_blk[1] | proc_161_data_PIPO_blk[1] | proc_161_start_FIFO_blk[1] | proc_161_TLF_FIFO_blk[1] | proc_161_input_sync_blk[1] | proc_161_output_sync_blk[1]);
    assign proc_161_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_13_x1_U0.fifo_C_drain_PE_10_1_x1106_blk_n);
    assign proc_161_data_PIPO_blk[2] = 1'b0;
    assign proc_161_start_FIFO_blk[2] = 1'b0;
    assign proc_161_TLF_FIFO_blk[2] = 1'b0;
    assign proc_161_input_sync_blk[2] = 1'b0;
    assign proc_161_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_161[2] = dl_detect_out ? proc_dep_vld_vec_161_reg[2] : (proc_161_data_FIFO_blk[2] | proc_161_data_PIPO_blk[2] | proc_161_start_FIFO_blk[2] | proc_161_TLF_FIFO_blk[2] | proc_161_input_sync_blk[2] | proc_161_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_161_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_161_reg <= proc_dep_vld_vec_161;
        end
    end
    assign in_chan_dep_vld_vec_161[0] = dep_chan_vld_126_161;
    assign in_chan_dep_data_vec_161[263 : 0] = dep_chan_data_126_161;
    assign token_in_vec_161[0] = token_126_161;
    assign in_chan_dep_vld_vec_161[1] = dep_chan_vld_160_161;
    assign in_chan_dep_data_vec_161[527 : 264] = dep_chan_data_160_161;
    assign token_in_vec_161[1] = token_160_161;
    assign in_chan_dep_vld_vec_161[2] = dep_chan_vld_162_161;
    assign in_chan_dep_data_vec_161[791 : 528] = dep_chan_data_162_161;
    assign token_in_vec_161[2] = token_162_161;
    assign dep_chan_vld_161_160 = out_chan_dep_vld_vec_161[0];
    assign dep_chan_data_161_160 = out_chan_dep_data_161;
    assign token_161_160 = token_out_vec_161[0];
    assign dep_chan_vld_161_162 = out_chan_dep_vld_vec_161[1];
    assign dep_chan_data_161_162 = out_chan_dep_data_161;
    assign token_161_162 = token_out_vec_161[1];
    assign dep_chan_vld_161_126 = out_chan_dep_vld_vec_161[2];
    assign dep_chan_data_161_126 = out_chan_dep_data_161;
    assign token_161_126 = token_out_vec_161[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_14_x1_U0
    top_hls_deadlock_detect_unit #(264, 162, 3, 3) top_hls_deadlock_detect_unit_162 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_162),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_162),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_162),
        .token_in_vec(token_in_vec_162),
        .dl_detect_in(dl_detect_out),
        .origin(origin[162]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_162),
        .out_chan_dep_data(out_chan_dep_data_162),
        .token_out_vec(token_out_vec_162),
        .dl_detect_out(dl_in_vec[162]));

    assign proc_162_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x1132_blk_n);
    assign proc_162_data_PIPO_blk[0] = 1'b0;
    assign proc_162_start_FIFO_blk[0] = 1'b0;
    assign proc_162_TLF_FIFO_blk[0] = 1'b0;
    assign proc_162_input_sync_blk[0] = 1'b0;
    assign proc_162_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_162[0] = dl_detect_out ? proc_dep_vld_vec_162_reg[0] : (proc_162_data_FIFO_blk[0] | proc_162_data_PIPO_blk[0] | proc_162_start_FIFO_blk[0] | proc_162_TLF_FIFO_blk[0] | proc_162_input_sync_blk[0] | proc_162_output_sync_blk[0]);
    assign proc_162_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_blk_n);
    assign proc_162_data_PIPO_blk[1] = 1'b0;
    assign proc_162_start_FIFO_blk[1] = 1'b0;
    assign proc_162_TLF_FIFO_blk[1] = 1'b0;
    assign proc_162_input_sync_blk[1] = 1'b0;
    assign proc_162_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_162[1] = dl_detect_out ? proc_dep_vld_vec_162_reg[1] : (proc_162_data_FIFO_blk[1] | proc_162_data_PIPO_blk[1] | proc_162_start_FIFO_blk[1] | proc_162_TLF_FIFO_blk[1] | proc_162_input_sync_blk[1] | proc_162_output_sync_blk[1]);
    assign proc_162_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_14_x1_U0.fifo_C_drain_PE_9_1_x1105_blk_n);
    assign proc_162_data_PIPO_blk[2] = 1'b0;
    assign proc_162_start_FIFO_blk[2] = 1'b0;
    assign proc_162_TLF_FIFO_blk[2] = 1'b0;
    assign proc_162_input_sync_blk[2] = 1'b0;
    assign proc_162_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_162[2] = dl_detect_out ? proc_dep_vld_vec_162_reg[2] : (proc_162_data_FIFO_blk[2] | proc_162_data_PIPO_blk[2] | proc_162_start_FIFO_blk[2] | proc_162_TLF_FIFO_blk[2] | proc_162_input_sync_blk[2] | proc_162_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_162_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_162_reg <= proc_dep_vld_vec_162;
        end
    end
    assign in_chan_dep_vld_vec_162[0] = dep_chan_vld_124_162;
    assign in_chan_dep_data_vec_162[263 : 0] = dep_chan_data_124_162;
    assign token_in_vec_162[0] = token_124_162;
    assign in_chan_dep_vld_vec_162[1] = dep_chan_vld_161_162;
    assign in_chan_dep_data_vec_162[527 : 264] = dep_chan_data_161_162;
    assign token_in_vec_162[1] = token_161_162;
    assign in_chan_dep_vld_vec_162[2] = dep_chan_vld_163_162;
    assign in_chan_dep_data_vec_162[791 : 528] = dep_chan_data_163_162;
    assign token_in_vec_162[2] = token_163_162;
    assign dep_chan_vld_162_161 = out_chan_dep_vld_vec_162[0];
    assign dep_chan_data_162_161 = out_chan_dep_data_162;
    assign token_162_161 = token_out_vec_162[0];
    assign dep_chan_vld_162_163 = out_chan_dep_vld_vec_162[1];
    assign dep_chan_data_162_163 = out_chan_dep_data_162;
    assign token_162_163 = token_out_vec_162[1];
    assign dep_chan_vld_162_124 = out_chan_dep_vld_vec_162[2];
    assign dep_chan_data_162_124 = out_chan_dep_data_162;
    assign token_162_124 = token_out_vec_162[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_15_x1_U0
    top_hls_deadlock_detect_unit #(264, 163, 3, 3) top_hls_deadlock_detect_unit_163 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_163),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_163),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_163),
        .token_in_vec(token_in_vec_163),
        .dl_detect_in(dl_detect_out),
        .origin(origin[163]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_163),
        .out_chan_dep_data(out_chan_dep_data_163),
        .token_out_vec(token_out_vec_163),
        .dl_detect_out(dl_in_vec[163]));

    assign proc_163_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x1131_blk_n);
    assign proc_163_data_PIPO_blk[0] = 1'b0;
    assign proc_163_start_FIFO_blk[0] = 1'b0;
    assign proc_163_TLF_FIFO_blk[0] = 1'b0;
    assign proc_163_input_sync_blk[0] = 1'b0;
    assign proc_163_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_163[0] = dl_detect_out ? proc_dep_vld_vec_163_reg[0] : (proc_163_data_FIFO_blk[0] | proc_163_data_PIPO_blk[0] | proc_163_start_FIFO_blk[0] | proc_163_TLF_FIFO_blk[0] | proc_163_input_sync_blk[0] | proc_163_output_sync_blk[0]);
    assign proc_163_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_blk_n);
    assign proc_163_data_PIPO_blk[1] = 1'b0;
    assign proc_163_start_FIFO_blk[1] = 1'b0;
    assign proc_163_TLF_FIFO_blk[1] = 1'b0;
    assign proc_163_input_sync_blk[1] = 1'b0;
    assign proc_163_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_163[1] = dl_detect_out ? proc_dep_vld_vec_163_reg[1] : (proc_163_data_FIFO_blk[1] | proc_163_data_PIPO_blk[1] | proc_163_start_FIFO_blk[1] | proc_163_TLF_FIFO_blk[1] | proc_163_input_sync_blk[1] | proc_163_output_sync_blk[1]);
    assign proc_163_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_15_x1_U0.fifo_C_drain_PE_8_1_x1104_blk_n);
    assign proc_163_data_PIPO_blk[2] = 1'b0;
    assign proc_163_start_FIFO_blk[2] = 1'b0;
    assign proc_163_TLF_FIFO_blk[2] = 1'b0;
    assign proc_163_input_sync_blk[2] = 1'b0;
    assign proc_163_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_163[2] = dl_detect_out ? proc_dep_vld_vec_163_reg[2] : (proc_163_data_FIFO_blk[2] | proc_163_data_PIPO_blk[2] | proc_163_start_FIFO_blk[2] | proc_163_TLF_FIFO_blk[2] | proc_163_input_sync_blk[2] | proc_163_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_163_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_163_reg <= proc_dep_vld_vec_163;
        end
    end
    assign in_chan_dep_vld_vec_163[0] = dep_chan_vld_122_163;
    assign in_chan_dep_data_vec_163[263 : 0] = dep_chan_data_122_163;
    assign token_in_vec_163[0] = token_122_163;
    assign in_chan_dep_vld_vec_163[1] = dep_chan_vld_162_163;
    assign in_chan_dep_data_vec_163[527 : 264] = dep_chan_data_162_163;
    assign token_in_vec_163[1] = token_162_163;
    assign in_chan_dep_vld_vec_163[2] = dep_chan_vld_164_163;
    assign in_chan_dep_data_vec_163[791 : 528] = dep_chan_data_164_163;
    assign token_in_vec_163[2] = token_164_163;
    assign dep_chan_vld_163_162 = out_chan_dep_vld_vec_163[0];
    assign dep_chan_data_163_162 = out_chan_dep_data_163;
    assign token_163_162 = token_out_vec_163[0];
    assign dep_chan_vld_163_164 = out_chan_dep_vld_vec_163[1];
    assign dep_chan_data_163_164 = out_chan_dep_data_163;
    assign token_163_164 = token_out_vec_163[1];
    assign dep_chan_vld_163_122 = out_chan_dep_vld_vec_163[2];
    assign dep_chan_data_163_122 = out_chan_dep_data_163;
    assign token_163_122 = token_out_vec_163[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_16_x1_U0
    top_hls_deadlock_detect_unit #(264, 164, 3, 3) top_hls_deadlock_detect_unit_164 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_164),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_164),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_164),
        .token_in_vec(token_in_vec_164),
        .dl_detect_in(dl_detect_out),
        .origin(origin[164]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_164),
        .out_chan_dep_data(out_chan_dep_data_164),
        .token_out_vec(token_out_vec_164),
        .dl_detect_out(dl_in_vec[164]));

    assign proc_164_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x1130_blk_n);
    assign proc_164_data_PIPO_blk[0] = 1'b0;
    assign proc_164_start_FIFO_blk[0] = 1'b0;
    assign proc_164_TLF_FIFO_blk[0] = 1'b0;
    assign proc_164_input_sync_blk[0] = 1'b0;
    assign proc_164_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_164[0] = dl_detect_out ? proc_dep_vld_vec_164_reg[0] : (proc_164_data_FIFO_blk[0] | proc_164_data_PIPO_blk[0] | proc_164_start_FIFO_blk[0] | proc_164_TLF_FIFO_blk[0] | proc_164_input_sync_blk[0] | proc_164_output_sync_blk[0]);
    assign proc_164_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_blk_n);
    assign proc_164_data_PIPO_blk[1] = 1'b0;
    assign proc_164_start_FIFO_blk[1] = 1'b0;
    assign proc_164_TLF_FIFO_blk[1] = 1'b0;
    assign proc_164_input_sync_blk[1] = 1'b0;
    assign proc_164_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_164[1] = dl_detect_out ? proc_dep_vld_vec_164_reg[1] : (proc_164_data_FIFO_blk[1] | proc_164_data_PIPO_blk[1] | proc_164_start_FIFO_blk[1] | proc_164_TLF_FIFO_blk[1] | proc_164_input_sync_blk[1] | proc_164_output_sync_blk[1]);
    assign proc_164_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_16_x1_U0.fifo_C_drain_PE_7_1_x1103_blk_n);
    assign proc_164_data_PIPO_blk[2] = 1'b0;
    assign proc_164_start_FIFO_blk[2] = 1'b0;
    assign proc_164_TLF_FIFO_blk[2] = 1'b0;
    assign proc_164_input_sync_blk[2] = 1'b0;
    assign proc_164_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_164[2] = dl_detect_out ? proc_dep_vld_vec_164_reg[2] : (proc_164_data_FIFO_blk[2] | proc_164_data_PIPO_blk[2] | proc_164_start_FIFO_blk[2] | proc_164_TLF_FIFO_blk[2] | proc_164_input_sync_blk[2] | proc_164_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_164_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_164_reg <= proc_dep_vld_vec_164;
        end
    end
    assign in_chan_dep_vld_vec_164[0] = dep_chan_vld_120_164;
    assign in_chan_dep_data_vec_164[263 : 0] = dep_chan_data_120_164;
    assign token_in_vec_164[0] = token_120_164;
    assign in_chan_dep_vld_vec_164[1] = dep_chan_vld_163_164;
    assign in_chan_dep_data_vec_164[527 : 264] = dep_chan_data_163_164;
    assign token_in_vec_164[1] = token_163_164;
    assign in_chan_dep_vld_vec_164[2] = dep_chan_vld_165_164;
    assign in_chan_dep_data_vec_164[791 : 528] = dep_chan_data_165_164;
    assign token_in_vec_164[2] = token_165_164;
    assign dep_chan_vld_164_163 = out_chan_dep_vld_vec_164[0];
    assign dep_chan_data_164_163 = out_chan_dep_data_164;
    assign token_164_163 = token_out_vec_164[0];
    assign dep_chan_vld_164_165 = out_chan_dep_vld_vec_164[1];
    assign dep_chan_data_164_165 = out_chan_dep_data_164;
    assign token_164_165 = token_out_vec_164[1];
    assign dep_chan_vld_164_120 = out_chan_dep_vld_vec_164[2];
    assign dep_chan_data_164_120 = out_chan_dep_data_164;
    assign token_164_120 = token_out_vec_164[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_17_x1_U0
    top_hls_deadlock_detect_unit #(264, 165, 3, 3) top_hls_deadlock_detect_unit_165 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_165),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_165),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_165),
        .token_in_vec(token_in_vec_165),
        .dl_detect_in(dl_detect_out),
        .origin(origin[165]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_165),
        .out_chan_dep_data(out_chan_dep_data_165),
        .token_out_vec(token_out_vec_165),
        .dl_detect_out(dl_in_vec[165]));

    assign proc_165_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x1129_blk_n);
    assign proc_165_data_PIPO_blk[0] = 1'b0;
    assign proc_165_start_FIFO_blk[0] = 1'b0;
    assign proc_165_TLF_FIFO_blk[0] = 1'b0;
    assign proc_165_input_sync_blk[0] = 1'b0;
    assign proc_165_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_165[0] = dl_detect_out ? proc_dep_vld_vec_165_reg[0] : (proc_165_data_FIFO_blk[0] | proc_165_data_PIPO_blk[0] | proc_165_start_FIFO_blk[0] | proc_165_TLF_FIFO_blk[0] | proc_165_input_sync_blk[0] | proc_165_output_sync_blk[0]);
    assign proc_165_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_blk_n);
    assign proc_165_data_PIPO_blk[1] = 1'b0;
    assign proc_165_start_FIFO_blk[1] = 1'b0;
    assign proc_165_TLF_FIFO_blk[1] = 1'b0;
    assign proc_165_input_sync_blk[1] = 1'b0;
    assign proc_165_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_165[1] = dl_detect_out ? proc_dep_vld_vec_165_reg[1] : (proc_165_data_FIFO_blk[1] | proc_165_data_PIPO_blk[1] | proc_165_start_FIFO_blk[1] | proc_165_TLF_FIFO_blk[1] | proc_165_input_sync_blk[1] | proc_165_output_sync_blk[1]);
    assign proc_165_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_17_x1_U0.fifo_C_drain_PE_6_1_x1102_blk_n);
    assign proc_165_data_PIPO_blk[2] = 1'b0;
    assign proc_165_start_FIFO_blk[2] = 1'b0;
    assign proc_165_TLF_FIFO_blk[2] = 1'b0;
    assign proc_165_input_sync_blk[2] = 1'b0;
    assign proc_165_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_165[2] = dl_detect_out ? proc_dep_vld_vec_165_reg[2] : (proc_165_data_FIFO_blk[2] | proc_165_data_PIPO_blk[2] | proc_165_start_FIFO_blk[2] | proc_165_TLF_FIFO_blk[2] | proc_165_input_sync_blk[2] | proc_165_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_165_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_165_reg <= proc_dep_vld_vec_165;
        end
    end
    assign in_chan_dep_vld_vec_165[0] = dep_chan_vld_118_165;
    assign in_chan_dep_data_vec_165[263 : 0] = dep_chan_data_118_165;
    assign token_in_vec_165[0] = token_118_165;
    assign in_chan_dep_vld_vec_165[1] = dep_chan_vld_164_165;
    assign in_chan_dep_data_vec_165[527 : 264] = dep_chan_data_164_165;
    assign token_in_vec_165[1] = token_164_165;
    assign in_chan_dep_vld_vec_165[2] = dep_chan_vld_166_165;
    assign in_chan_dep_data_vec_165[791 : 528] = dep_chan_data_166_165;
    assign token_in_vec_165[2] = token_166_165;
    assign dep_chan_vld_165_164 = out_chan_dep_vld_vec_165[0];
    assign dep_chan_data_165_164 = out_chan_dep_data_165;
    assign token_165_164 = token_out_vec_165[0];
    assign dep_chan_vld_165_166 = out_chan_dep_vld_vec_165[1];
    assign dep_chan_data_165_166 = out_chan_dep_data_165;
    assign token_165_166 = token_out_vec_165[1];
    assign dep_chan_vld_165_118 = out_chan_dep_vld_vec_165[2];
    assign dep_chan_data_165_118 = out_chan_dep_data_165;
    assign token_165_118 = token_out_vec_165[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_18_x1_U0
    top_hls_deadlock_detect_unit #(264, 166, 3, 3) top_hls_deadlock_detect_unit_166 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_166),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_166),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_166),
        .token_in_vec(token_in_vec_166),
        .dl_detect_in(dl_detect_out),
        .origin(origin[166]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_166),
        .out_chan_dep_data(out_chan_dep_data_166),
        .token_out_vec(token_out_vec_166),
        .dl_detect_out(dl_in_vec[166]));

    assign proc_166_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x1128_blk_n);
    assign proc_166_data_PIPO_blk[0] = 1'b0;
    assign proc_166_start_FIFO_blk[0] = 1'b0;
    assign proc_166_TLF_FIFO_blk[0] = 1'b0;
    assign proc_166_input_sync_blk[0] = 1'b0;
    assign proc_166_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_166[0] = dl_detect_out ? proc_dep_vld_vec_166_reg[0] : (proc_166_data_FIFO_blk[0] | proc_166_data_PIPO_blk[0] | proc_166_start_FIFO_blk[0] | proc_166_TLF_FIFO_blk[0] | proc_166_input_sync_blk[0] | proc_166_output_sync_blk[0]);
    assign proc_166_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_blk_n);
    assign proc_166_data_PIPO_blk[1] = 1'b0;
    assign proc_166_start_FIFO_blk[1] = 1'b0;
    assign proc_166_TLF_FIFO_blk[1] = 1'b0;
    assign proc_166_input_sync_blk[1] = 1'b0;
    assign proc_166_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_166[1] = dl_detect_out ? proc_dep_vld_vec_166_reg[1] : (proc_166_data_FIFO_blk[1] | proc_166_data_PIPO_blk[1] | proc_166_start_FIFO_blk[1] | proc_166_TLF_FIFO_blk[1] | proc_166_input_sync_blk[1] | proc_166_output_sync_blk[1]);
    assign proc_166_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_18_x1_U0.fifo_C_drain_PE_5_1_x1101_blk_n);
    assign proc_166_data_PIPO_blk[2] = 1'b0;
    assign proc_166_start_FIFO_blk[2] = 1'b0;
    assign proc_166_TLF_FIFO_blk[2] = 1'b0;
    assign proc_166_input_sync_blk[2] = 1'b0;
    assign proc_166_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_166[2] = dl_detect_out ? proc_dep_vld_vec_166_reg[2] : (proc_166_data_FIFO_blk[2] | proc_166_data_PIPO_blk[2] | proc_166_start_FIFO_blk[2] | proc_166_TLF_FIFO_blk[2] | proc_166_input_sync_blk[2] | proc_166_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_166_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_166_reg <= proc_dep_vld_vec_166;
        end
    end
    assign in_chan_dep_vld_vec_166[0] = dep_chan_vld_116_166;
    assign in_chan_dep_data_vec_166[263 : 0] = dep_chan_data_116_166;
    assign token_in_vec_166[0] = token_116_166;
    assign in_chan_dep_vld_vec_166[1] = dep_chan_vld_165_166;
    assign in_chan_dep_data_vec_166[527 : 264] = dep_chan_data_165_166;
    assign token_in_vec_166[1] = token_165_166;
    assign in_chan_dep_vld_vec_166[2] = dep_chan_vld_167_166;
    assign in_chan_dep_data_vec_166[791 : 528] = dep_chan_data_167_166;
    assign token_in_vec_166[2] = token_167_166;
    assign dep_chan_vld_166_165 = out_chan_dep_vld_vec_166[0];
    assign dep_chan_data_166_165 = out_chan_dep_data_166;
    assign token_166_165 = token_out_vec_166[0];
    assign dep_chan_vld_166_167 = out_chan_dep_vld_vec_166[1];
    assign dep_chan_data_166_167 = out_chan_dep_data_166;
    assign token_166_167 = token_out_vec_166[1];
    assign dep_chan_vld_166_116 = out_chan_dep_vld_vec_166[2];
    assign dep_chan_data_166_116 = out_chan_dep_data_166;
    assign token_166_116 = token_out_vec_166[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_19_x1_U0
    top_hls_deadlock_detect_unit #(264, 167, 3, 3) top_hls_deadlock_detect_unit_167 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_167),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_167),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_167),
        .token_in_vec(token_in_vec_167),
        .dl_detect_in(dl_detect_out),
        .origin(origin[167]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_167),
        .out_chan_dep_data(out_chan_dep_data_167),
        .token_out_vec(token_out_vec_167),
        .dl_detect_out(dl_in_vec[167]));

    assign proc_167_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x1127_blk_n);
    assign proc_167_data_PIPO_blk[0] = 1'b0;
    assign proc_167_start_FIFO_blk[0] = 1'b0;
    assign proc_167_TLF_FIFO_blk[0] = 1'b0;
    assign proc_167_input_sync_blk[0] = 1'b0;
    assign proc_167_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_167[0] = dl_detect_out ? proc_dep_vld_vec_167_reg[0] : (proc_167_data_FIFO_blk[0] | proc_167_data_PIPO_blk[0] | proc_167_start_FIFO_blk[0] | proc_167_TLF_FIFO_blk[0] | proc_167_input_sync_blk[0] | proc_167_output_sync_blk[0]);
    assign proc_167_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_blk_n);
    assign proc_167_data_PIPO_blk[1] = 1'b0;
    assign proc_167_start_FIFO_blk[1] = 1'b0;
    assign proc_167_TLF_FIFO_blk[1] = 1'b0;
    assign proc_167_input_sync_blk[1] = 1'b0;
    assign proc_167_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_167[1] = dl_detect_out ? proc_dep_vld_vec_167_reg[1] : (proc_167_data_FIFO_blk[1] | proc_167_data_PIPO_blk[1] | proc_167_start_FIFO_blk[1] | proc_167_TLF_FIFO_blk[1] | proc_167_input_sync_blk[1] | proc_167_output_sync_blk[1]);
    assign proc_167_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_19_x1_U0.fifo_C_drain_PE_4_1_x1100_blk_n);
    assign proc_167_data_PIPO_blk[2] = 1'b0;
    assign proc_167_start_FIFO_blk[2] = 1'b0;
    assign proc_167_TLF_FIFO_blk[2] = 1'b0;
    assign proc_167_input_sync_blk[2] = 1'b0;
    assign proc_167_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_167[2] = dl_detect_out ? proc_dep_vld_vec_167_reg[2] : (proc_167_data_FIFO_blk[2] | proc_167_data_PIPO_blk[2] | proc_167_start_FIFO_blk[2] | proc_167_TLF_FIFO_blk[2] | proc_167_input_sync_blk[2] | proc_167_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_167_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_167_reg <= proc_dep_vld_vec_167;
        end
    end
    assign in_chan_dep_vld_vec_167[0] = dep_chan_vld_114_167;
    assign in_chan_dep_data_vec_167[263 : 0] = dep_chan_data_114_167;
    assign token_in_vec_167[0] = token_114_167;
    assign in_chan_dep_vld_vec_167[1] = dep_chan_vld_166_167;
    assign in_chan_dep_data_vec_167[527 : 264] = dep_chan_data_166_167;
    assign token_in_vec_167[1] = token_166_167;
    assign in_chan_dep_vld_vec_167[2] = dep_chan_vld_168_167;
    assign in_chan_dep_data_vec_167[791 : 528] = dep_chan_data_168_167;
    assign token_in_vec_167[2] = token_168_167;
    assign dep_chan_vld_167_166 = out_chan_dep_vld_vec_167[0];
    assign dep_chan_data_167_166 = out_chan_dep_data_167;
    assign token_167_166 = token_out_vec_167[0];
    assign dep_chan_vld_167_168 = out_chan_dep_vld_vec_167[1];
    assign dep_chan_data_167_168 = out_chan_dep_data_167;
    assign token_167_168 = token_out_vec_167[1];
    assign dep_chan_vld_167_114 = out_chan_dep_vld_vec_167[2];
    assign dep_chan_data_167_114 = out_chan_dep_data_167;
    assign token_167_114 = token_out_vec_167[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_20_x1_U0
    top_hls_deadlock_detect_unit #(264, 168, 3, 3) top_hls_deadlock_detect_unit_168 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_168),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_168),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_168),
        .token_in_vec(token_in_vec_168),
        .dl_detect_in(dl_detect_out),
        .origin(origin[168]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_168),
        .out_chan_dep_data(out_chan_dep_data_168),
        .token_out_vec(token_out_vec_168),
        .dl_detect_out(dl_in_vec[168]));

    assign proc_168_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x1126_blk_n);
    assign proc_168_data_PIPO_blk[0] = 1'b0;
    assign proc_168_start_FIFO_blk[0] = 1'b0;
    assign proc_168_TLF_FIFO_blk[0] = 1'b0;
    assign proc_168_input_sync_blk[0] = 1'b0;
    assign proc_168_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_168[0] = dl_detect_out ? proc_dep_vld_vec_168_reg[0] : (proc_168_data_FIFO_blk[0] | proc_168_data_PIPO_blk[0] | proc_168_start_FIFO_blk[0] | proc_168_TLF_FIFO_blk[0] | proc_168_input_sync_blk[0] | proc_168_output_sync_blk[0]);
    assign proc_168_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_blk_n);
    assign proc_168_data_PIPO_blk[1] = 1'b0;
    assign proc_168_start_FIFO_blk[1] = 1'b0;
    assign proc_168_TLF_FIFO_blk[1] = 1'b0;
    assign proc_168_input_sync_blk[1] = 1'b0;
    assign proc_168_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_168[1] = dl_detect_out ? proc_dep_vld_vec_168_reg[1] : (proc_168_data_FIFO_blk[1] | proc_168_data_PIPO_blk[1] | proc_168_start_FIFO_blk[1] | proc_168_TLF_FIFO_blk[1] | proc_168_input_sync_blk[1] | proc_168_output_sync_blk[1]);
    assign proc_168_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_20_x1_U0.fifo_C_drain_PE_3_1_x199_blk_n);
    assign proc_168_data_PIPO_blk[2] = 1'b0;
    assign proc_168_start_FIFO_blk[2] = 1'b0;
    assign proc_168_TLF_FIFO_blk[2] = 1'b0;
    assign proc_168_input_sync_blk[2] = 1'b0;
    assign proc_168_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_168[2] = dl_detect_out ? proc_dep_vld_vec_168_reg[2] : (proc_168_data_FIFO_blk[2] | proc_168_data_PIPO_blk[2] | proc_168_start_FIFO_blk[2] | proc_168_TLF_FIFO_blk[2] | proc_168_input_sync_blk[2] | proc_168_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_168_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_168_reg <= proc_dep_vld_vec_168;
        end
    end
    assign in_chan_dep_vld_vec_168[0] = dep_chan_vld_112_168;
    assign in_chan_dep_data_vec_168[263 : 0] = dep_chan_data_112_168;
    assign token_in_vec_168[0] = token_112_168;
    assign in_chan_dep_vld_vec_168[1] = dep_chan_vld_167_168;
    assign in_chan_dep_data_vec_168[527 : 264] = dep_chan_data_167_168;
    assign token_in_vec_168[1] = token_167_168;
    assign in_chan_dep_vld_vec_168[2] = dep_chan_vld_169_168;
    assign in_chan_dep_data_vec_168[791 : 528] = dep_chan_data_169_168;
    assign token_in_vec_168[2] = token_169_168;
    assign dep_chan_vld_168_167 = out_chan_dep_vld_vec_168[0];
    assign dep_chan_data_168_167 = out_chan_dep_data_168;
    assign token_168_167 = token_out_vec_168[0];
    assign dep_chan_vld_168_169 = out_chan_dep_vld_vec_168[1];
    assign dep_chan_data_168_169 = out_chan_dep_data_168;
    assign token_168_169 = token_out_vec_168[1];
    assign dep_chan_vld_168_112 = out_chan_dep_vld_vec_168[2];
    assign dep_chan_data_168_112 = out_chan_dep_data_168;
    assign token_168_112 = token_out_vec_168[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_21_x1_U0
    top_hls_deadlock_detect_unit #(264, 169, 3, 3) top_hls_deadlock_detect_unit_169 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_169),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_169),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_169),
        .token_in_vec(token_in_vec_169),
        .dl_detect_in(dl_detect_out),
        .origin(origin[169]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_169),
        .out_chan_dep_data(out_chan_dep_data_169),
        .token_out_vec(token_out_vec_169),
        .dl_detect_out(dl_in_vec[169]));

    assign proc_169_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x1125_blk_n);
    assign proc_169_data_PIPO_blk[0] = 1'b0;
    assign proc_169_start_FIFO_blk[0] = 1'b0;
    assign proc_169_TLF_FIFO_blk[0] = 1'b0;
    assign proc_169_input_sync_blk[0] = 1'b0;
    assign proc_169_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_169[0] = dl_detect_out ? proc_dep_vld_vec_169_reg[0] : (proc_169_data_FIFO_blk[0] | proc_169_data_PIPO_blk[0] | proc_169_start_FIFO_blk[0] | proc_169_TLF_FIFO_blk[0] | proc_169_input_sync_blk[0] | proc_169_output_sync_blk[0]);
    assign proc_169_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_blk_n);
    assign proc_169_data_PIPO_blk[1] = 1'b0;
    assign proc_169_start_FIFO_blk[1] = 1'b0;
    assign proc_169_TLF_FIFO_blk[1] = 1'b0;
    assign proc_169_input_sync_blk[1] = 1'b0;
    assign proc_169_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_169[1] = dl_detect_out ? proc_dep_vld_vec_169_reg[1] : (proc_169_data_FIFO_blk[1] | proc_169_data_PIPO_blk[1] | proc_169_start_FIFO_blk[1] | proc_169_TLF_FIFO_blk[1] | proc_169_input_sync_blk[1] | proc_169_output_sync_blk[1]);
    assign proc_169_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_21_x1_U0.fifo_C_drain_PE_2_1_x198_blk_n);
    assign proc_169_data_PIPO_blk[2] = 1'b0;
    assign proc_169_start_FIFO_blk[2] = 1'b0;
    assign proc_169_TLF_FIFO_blk[2] = 1'b0;
    assign proc_169_input_sync_blk[2] = 1'b0;
    assign proc_169_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_169[2] = dl_detect_out ? proc_dep_vld_vec_169_reg[2] : (proc_169_data_FIFO_blk[2] | proc_169_data_PIPO_blk[2] | proc_169_start_FIFO_blk[2] | proc_169_TLF_FIFO_blk[2] | proc_169_input_sync_blk[2] | proc_169_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_169_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_169_reg <= proc_dep_vld_vec_169;
        end
    end
    assign in_chan_dep_vld_vec_169[0] = dep_chan_vld_110_169;
    assign in_chan_dep_data_vec_169[263 : 0] = dep_chan_data_110_169;
    assign token_in_vec_169[0] = token_110_169;
    assign in_chan_dep_vld_vec_169[1] = dep_chan_vld_168_169;
    assign in_chan_dep_data_vec_169[527 : 264] = dep_chan_data_168_169;
    assign token_in_vec_169[1] = token_168_169;
    assign in_chan_dep_vld_vec_169[2] = dep_chan_vld_170_169;
    assign in_chan_dep_data_vec_169[791 : 528] = dep_chan_data_170_169;
    assign token_in_vec_169[2] = token_170_169;
    assign dep_chan_vld_169_168 = out_chan_dep_vld_vec_169[0];
    assign dep_chan_data_169_168 = out_chan_dep_data_169;
    assign token_169_168 = token_out_vec_169[0];
    assign dep_chan_vld_169_170 = out_chan_dep_vld_vec_169[1];
    assign dep_chan_data_169_170 = out_chan_dep_data_169;
    assign token_169_170 = token_out_vec_169[1];
    assign dep_chan_vld_169_110 = out_chan_dep_vld_vec_169[2];
    assign dep_chan_data_169_110 = out_chan_dep_data_169;
    assign token_169_110 = token_out_vec_169[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_22_x1_U0
    top_hls_deadlock_detect_unit #(264, 170, 3, 3) top_hls_deadlock_detect_unit_170 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_170),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_170),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_170),
        .token_in_vec(token_in_vec_170),
        .dl_detect_in(dl_detect_out),
        .origin(origin[170]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_170),
        .out_chan_dep_data(out_chan_dep_data_170),
        .token_out_vec(token_out_vec_170),
        .dl_detect_out(dl_in_vec[170]));

    assign proc_170_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x1124_blk_n);
    assign proc_170_data_PIPO_blk[0] = 1'b0;
    assign proc_170_start_FIFO_blk[0] = 1'b0;
    assign proc_170_TLF_FIFO_blk[0] = 1'b0;
    assign proc_170_input_sync_blk[0] = 1'b0;
    assign proc_170_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_170[0] = dl_detect_out ? proc_dep_vld_vec_170_reg[0] : (proc_170_data_FIFO_blk[0] | proc_170_data_PIPO_blk[0] | proc_170_start_FIFO_blk[0] | proc_170_TLF_FIFO_blk[0] | proc_170_input_sync_blk[0] | proc_170_output_sync_blk[0]);
    assign proc_170_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_blk_n);
    assign proc_170_data_PIPO_blk[1] = 1'b0;
    assign proc_170_start_FIFO_blk[1] = 1'b0;
    assign proc_170_TLF_FIFO_blk[1] = 1'b0;
    assign proc_170_input_sync_blk[1] = 1'b0;
    assign proc_170_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_170[1] = dl_detect_out ? proc_dep_vld_vec_170_reg[1] : (proc_170_data_FIFO_blk[1] | proc_170_data_PIPO_blk[1] | proc_170_start_FIFO_blk[1] | proc_170_TLF_FIFO_blk[1] | proc_170_input_sync_blk[1] | proc_170_output_sync_blk[1]);
    assign proc_170_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_22_x1_U0.fifo_C_drain_PE_1_1_x197_blk_n);
    assign proc_170_data_PIPO_blk[2] = 1'b0;
    assign proc_170_start_FIFO_blk[2] = 1'b0;
    assign proc_170_TLF_FIFO_blk[2] = 1'b0;
    assign proc_170_input_sync_blk[2] = 1'b0;
    assign proc_170_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_170[2] = dl_detect_out ? proc_dep_vld_vec_170_reg[2] : (proc_170_data_FIFO_blk[2] | proc_170_data_PIPO_blk[2] | proc_170_start_FIFO_blk[2] | proc_170_TLF_FIFO_blk[2] | proc_170_input_sync_blk[2] | proc_170_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_170_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_170_reg <= proc_dep_vld_vec_170;
        end
    end
    assign in_chan_dep_vld_vec_170[0] = dep_chan_vld_108_170;
    assign in_chan_dep_data_vec_170[263 : 0] = dep_chan_data_108_170;
    assign token_in_vec_170[0] = token_108_170;
    assign in_chan_dep_vld_vec_170[1] = dep_chan_vld_169_170;
    assign in_chan_dep_data_vec_170[527 : 264] = dep_chan_data_169_170;
    assign token_in_vec_170[1] = token_169_170;
    assign in_chan_dep_vld_vec_170[2] = dep_chan_vld_171_170;
    assign in_chan_dep_data_vec_170[791 : 528] = dep_chan_data_171_170;
    assign token_in_vec_170[2] = token_171_170;
    assign dep_chan_vld_170_169 = out_chan_dep_vld_vec_170[0];
    assign dep_chan_data_170_169 = out_chan_dep_data_170;
    assign token_170_169 = token_out_vec_170[0];
    assign dep_chan_vld_170_171 = out_chan_dep_vld_vec_170[1];
    assign dep_chan_data_170_171 = out_chan_dep_data_170;
    assign token_170_171 = token_out_vec_170[1];
    assign dep_chan_vld_170_108 = out_chan_dep_vld_vec_170[2];
    assign dep_chan_data_170_108 = out_chan_dep_data_170;
    assign token_170_108 = token_out_vec_170[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L1_out_23_x1_U0
    top_hls_deadlock_detect_unit #(264, 171, 3, 3) top_hls_deadlock_detect_unit_171 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_171),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_171),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_171),
        .token_in_vec(token_in_vec_171),
        .dl_detect_in(dl_detect_out),
        .origin(origin[171]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_171),
        .out_chan_dep_data(out_chan_dep_data_171),
        .token_out_vec(token_out_vec_171),
        .dl_detect_out(dl_in_vec[171]));

    assign proc_171_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x1123_blk_n);
    assign proc_171_data_PIPO_blk[0] = 1'b0;
    assign proc_171_start_FIFO_blk[0] = 1'b0;
    assign proc_171_TLF_FIFO_blk[0] = 1'b0;
    assign proc_171_input_sync_blk[0] = 1'b0;
    assign proc_171_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_171[0] = dl_detect_out ? proc_dep_vld_vec_171_reg[0] : (proc_171_data_FIFO_blk[0] | proc_171_data_PIPO_blk[0] | proc_171_start_FIFO_blk[0] | proc_171_TLF_FIFO_blk[0] | proc_171_input_sync_blk[0] | proc_171_output_sync_blk[0]);
    assign proc_171_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_blk_n);
    assign proc_171_data_PIPO_blk[1] = 1'b0;
    assign proc_171_start_FIFO_blk[1] = 1'b0;
    assign proc_171_TLF_FIFO_blk[1] = 1'b0;
    assign proc_171_input_sync_blk[1] = 1'b0;
    assign proc_171_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_171[1] = dl_detect_out ? proc_dep_vld_vec_171_reg[1] : (proc_171_data_FIFO_blk[1] | proc_171_data_PIPO_blk[1] | proc_171_start_FIFO_blk[1] | proc_171_TLF_FIFO_blk[1] | proc_171_input_sync_blk[1] | proc_171_output_sync_blk[1]);
    assign proc_171_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L1_out_23_x1_U0.fifo_C_drain_PE_0_1_x196_blk_n);
    assign proc_171_data_PIPO_blk[2] = 1'b0;
    assign proc_171_start_FIFO_blk[2] = 1'b0;
    assign proc_171_TLF_FIFO_blk[2] = 1'b0;
    assign proc_171_input_sync_blk[2] = 1'b0;
    assign proc_171_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_171[2] = dl_detect_out ? proc_dep_vld_vec_171_reg[2] : (proc_171_data_FIFO_blk[2] | proc_171_data_PIPO_blk[2] | proc_171_start_FIFO_blk[2] | proc_171_TLF_FIFO_blk[2] | proc_171_input_sync_blk[2] | proc_171_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_171_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_171_reg <= proc_dep_vld_vec_171;
        end
    end
    assign in_chan_dep_vld_vec_171[0] = dep_chan_vld_106_171;
    assign in_chan_dep_data_vec_171[263 : 0] = dep_chan_data_106_171;
    assign token_in_vec_171[0] = token_106_171;
    assign in_chan_dep_vld_vec_171[1] = dep_chan_vld_170_171;
    assign in_chan_dep_data_vec_171[527 : 264] = dep_chan_data_170_171;
    assign token_in_vec_171[1] = token_170_171;
    assign in_chan_dep_vld_vec_171[2] = dep_chan_vld_172_171;
    assign in_chan_dep_data_vec_171[791 : 528] = dep_chan_data_172_171;
    assign token_in_vec_171[2] = token_172_171;
    assign dep_chan_vld_171_170 = out_chan_dep_vld_vec_171[0];
    assign dep_chan_data_171_170 = out_chan_dep_data_171;
    assign token_171_170 = token_out_vec_171[0];
    assign dep_chan_vld_171_172 = out_chan_dep_vld_vec_171[1];
    assign dep_chan_data_171_172 = out_chan_dep_data_171;
    assign token_171_172 = token_out_vec_171[1];
    assign dep_chan_vld_171_106 = out_chan_dep_vld_vec_171[2];
    assign dep_chan_data_171_106 = out_chan_dep_data_171;
    assign token_171_106 = token_out_vec_171[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L2_out_boundary_x1_U0
    top_hls_deadlock_detect_unit #(264, 172, 2, 2) top_hls_deadlock_detect_unit_172 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_172),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_172),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_172),
        .token_in_vec(token_in_vec_172),
        .dl_detect_in(dl_detect_out),
        .origin(origin[172]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_172),
        .out_chan_dep_data(out_chan_dep_data_172),
        .token_out_vec(token_out_vec_172),
        .dl_detect_out(dl_in_vec[172]));

    assign proc_172_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1136_blk_n);
    assign proc_172_data_PIPO_blk[0] = 1'b0;
    assign proc_172_start_FIFO_blk[0] = 1'b0;
    assign proc_172_TLF_FIFO_blk[0] = 1'b0;
    assign proc_172_input_sync_blk[0] = 1'b0;
    assign proc_172_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_172[0] = dl_detect_out ? proc_dep_vld_vec_172_reg[0] : (proc_172_data_FIFO_blk[0] | proc_172_data_PIPO_blk[0] | proc_172_start_FIFO_blk[0] | proc_172_TLF_FIFO_blk[0] | proc_172_input_sync_blk[0] | proc_172_output_sync_blk[0]);
    assign proc_172_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L2_out_boundary_x1_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x1122_blk_n);
    assign proc_172_data_PIPO_blk[1] = 1'b0;
    assign proc_172_start_FIFO_blk[1] = 1'b0;
    assign proc_172_TLF_FIFO_blk[1] = 1'b0;
    assign proc_172_input_sync_blk[1] = 1'b0;
    assign proc_172_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_172[1] = dl_detect_out ? proc_dep_vld_vec_172_reg[1] : (proc_172_data_FIFO_blk[1] | proc_172_data_PIPO_blk[1] | proc_172_start_FIFO_blk[1] | proc_172_TLF_FIFO_blk[1] | proc_172_input_sync_blk[1] | proc_172_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_172_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_172_reg <= proc_dep_vld_vec_172;
        end
    end
    assign in_chan_dep_vld_vec_172[0] = dep_chan_vld_171_172;
    assign in_chan_dep_data_vec_172[263 : 0] = dep_chan_data_171_172;
    assign token_in_vec_172[0] = token_171_172;
    assign in_chan_dep_vld_vec_172[1] = dep_chan_vld_173_172;
    assign in_chan_dep_data_vec_172[527 : 264] = dep_chan_data_173_172;
    assign token_in_vec_172[1] = token_173_172;
    assign dep_chan_vld_172_173 = out_chan_dep_vld_vec_172[0];
    assign dep_chan_data_172_173 = out_chan_dep_data_172;
    assign token_172_173 = token_out_vec_172[0];
    assign dep_chan_vld_172_171 = out_chan_dep_vld_vec_172[1];
    assign dep_chan_data_172_171 = out_chan_dep_data_172;
    assign token_172_171 = token_out_vec_172[1];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L2_out_x1_U0
    top_hls_deadlock_detect_unit #(264, 173, 3, 3) top_hls_deadlock_detect_unit_173 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_173),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_173),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_173),
        .token_in_vec(token_in_vec_173),
        .dl_detect_in(dl_detect_out),
        .origin(origin[173]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_173),
        .out_chan_dep_data(out_chan_dep_data_173),
        .token_out_vec(token_out_vec_173),
        .dl_detect_out(dl_in_vec[173]));

    assign proc_173_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L2_out_1_x1136_blk_n);
    assign proc_173_data_PIPO_blk[0] = 1'b0;
    assign proc_173_start_FIFO_blk[0] = 1'b0;
    assign proc_173_TLF_FIFO_blk[0] = 1'b0;
    assign proc_173_input_sync_blk[0] = 1'b0;
    assign proc_173_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_173[0] = dl_detect_out ? proc_dep_vld_vec_173_reg[0] : (proc_173_data_FIFO_blk[0] | proc_173_data_PIPO_blk[0] | proc_173_start_FIFO_blk[0] | proc_173_TLF_FIFO_blk[0] | proc_173_input_sync_blk[0] | proc_173_output_sync_blk[0]);
    assign proc_173_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L2_out_0_x1135_blk_n);
    assign proc_173_data_PIPO_blk[1] = 1'b0;
    assign proc_173_start_FIFO_blk[1] = 1'b0;
    assign proc_173_TLF_FIFO_blk[1] = 1'b0;
    assign proc_173_input_sync_blk[1] = 1'b0;
    assign proc_173_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_173[1] = dl_detect_out ? proc_dep_vld_vec_173_reg[1] : (proc_173_data_FIFO_blk[1] | proc_173_data_PIPO_blk[1] | proc_173_start_FIFO_blk[1] | proc_173_TLF_FIFO_blk[1] | proc_173_input_sync_blk[1] | proc_173_output_sync_blk[1]);
    assign proc_173_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L2_out_x1_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x1109_blk_n);
    assign proc_173_data_PIPO_blk[2] = 1'b0;
    assign proc_173_start_FIFO_blk[2] = 1'b0;
    assign proc_173_TLF_FIFO_blk[2] = 1'b0;
    assign proc_173_input_sync_blk[2] = 1'b0;
    assign proc_173_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_173[2] = dl_detect_out ? proc_dep_vld_vec_173_reg[2] : (proc_173_data_FIFO_blk[2] | proc_173_data_PIPO_blk[2] | proc_173_start_FIFO_blk[2] | proc_173_TLF_FIFO_blk[2] | proc_173_input_sync_blk[2] | proc_173_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_173_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_173_reg <= proc_dep_vld_vec_173;
        end
    end
    assign in_chan_dep_vld_vec_173[0] = dep_chan_vld_158_173;
    assign in_chan_dep_data_vec_173[263 : 0] = dep_chan_data_158_173;
    assign token_in_vec_173[0] = token_158_173;
    assign in_chan_dep_vld_vec_173[1] = dep_chan_vld_172_173;
    assign in_chan_dep_data_vec_173[527 : 264] = dep_chan_data_172_173;
    assign token_in_vec_173[1] = token_172_173;
    assign in_chan_dep_vld_vec_173[2] = dep_chan_vld_174_173;
    assign in_chan_dep_data_vec_173[791 : 528] = dep_chan_data_174_173;
    assign token_in_vec_173[2] = token_174_173;
    assign dep_chan_vld_173_172 = out_chan_dep_vld_vec_173[0];
    assign dep_chan_data_173_172 = out_chan_dep_data_173;
    assign token_173_172 = token_out_vec_173[0];
    assign dep_chan_vld_173_174 = out_chan_dep_vld_vec_173[1];
    assign dep_chan_data_173_174 = out_chan_dep_data_173;
    assign token_173_174 = token_out_vec_173[1];
    assign dep_chan_vld_173_158 = out_chan_dep_vld_vec_173[2];
    assign dep_chan_data_173_158 = out_chan_dep_data_173;
    assign token_173_158 = token_out_vec_173[2];

    // Process: grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0
    top_hls_deadlock_detect_unit #(264, 174, 16, 16) top_hls_deadlock_detect_unit_174 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_174),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_174),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_174),
        .token_in_vec(token_in_vec_174),
        .dl_detect_in(dl_detect_out),
        .origin(origin[174]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_174),
        .out_chan_dep_data(out_chan_dep_data_174),
        .token_out_vec(token_out_vec_174),
        .dl_detect_out(dl_in_vec[174]));

    assign proc_174_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.fifo_C_drain_C_drain_IO_L2_out_0_x1135_blk_n);
    assign proc_174_data_PIPO_blk[0] = 1'b0;
    assign proc_174_start_FIFO_blk[0] = 1'b0;
    assign proc_174_TLF_FIFO_blk[0] = 1'b0;
    assign proc_174_input_sync_blk[0] = 1'b0;
    assign proc_174_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_174[0] = dl_detect_out ? proc_dep_vld_vec_174_reg[0] : (proc_174_data_FIFO_blk[0] | proc_174_data_PIPO_blk[0] | proc_174_start_FIFO_blk[0] | proc_174_TLF_FIFO_blk[0] | proc_174_input_sync_blk[0] | proc_174_output_sync_blk[0]);
    assign proc_174_data_FIFO_blk[1] = 1'b0;
    assign proc_174_data_PIPO_blk[1] = 1'b0;
    assign proc_174_start_FIFO_blk[1] = 1'b0;
    assign proc_174_TLF_FIFO_blk[1] = 1'b0;
    assign proc_174_input_sync_blk[1] = 1'b0;
    assign proc_174_output_sync_blk[1] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[1] = dl_detect_out ? proc_dep_vld_vec_174_reg[1] : (proc_174_data_FIFO_blk[1] | proc_174_data_PIPO_blk[1] | proc_174_start_FIFO_blk[1] | proc_174_TLF_FIFO_blk[1] | proc_174_input_sync_blk[1] | proc_174_output_sync_blk[1]);
    assign proc_174_data_FIFO_blk[2] = 1'b0;
    assign proc_174_data_PIPO_blk[2] = 1'b0;
    assign proc_174_start_FIFO_blk[2] = 1'b0;
    assign proc_174_TLF_FIFO_blk[2] = 1'b0;
    assign proc_174_input_sync_blk[2] = 1'b0;
    assign proc_174_output_sync_blk[2] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[2] = dl_detect_out ? proc_dep_vld_vec_174_reg[2] : (proc_174_data_FIFO_blk[2] | proc_174_data_PIPO_blk[2] | proc_174_start_FIFO_blk[2] | proc_174_TLF_FIFO_blk[2] | proc_174_input_sync_blk[2] | proc_174_output_sync_blk[2]);
    assign proc_174_data_FIFO_blk[3] = 1'b0;
    assign proc_174_data_PIPO_blk[3] = 1'b0;
    assign proc_174_start_FIFO_blk[3] = 1'b0;
    assign proc_174_TLF_FIFO_blk[3] = 1'b0;
    assign proc_174_input_sync_blk[3] = 1'b0;
    assign proc_174_output_sync_blk[3] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[3] = dl_detect_out ? proc_dep_vld_vec_174_reg[3] : (proc_174_data_FIFO_blk[3] | proc_174_data_PIPO_blk[3] | proc_174_start_FIFO_blk[3] | proc_174_TLF_FIFO_blk[3] | proc_174_input_sync_blk[3] | proc_174_output_sync_blk[3]);
    assign proc_174_data_FIFO_blk[4] = 1'b0;
    assign proc_174_data_PIPO_blk[4] = 1'b0;
    assign proc_174_start_FIFO_blk[4] = 1'b0;
    assign proc_174_TLF_FIFO_blk[4] = 1'b0;
    assign proc_174_input_sync_blk[4] = 1'b0;
    assign proc_174_output_sync_blk[4] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[4] = dl_detect_out ? proc_dep_vld_vec_174_reg[4] : (proc_174_data_FIFO_blk[4] | proc_174_data_PIPO_blk[4] | proc_174_start_FIFO_blk[4] | proc_174_TLF_FIFO_blk[4] | proc_174_input_sync_blk[4] | proc_174_output_sync_blk[4]);
    assign proc_174_data_FIFO_blk[5] = 1'b0;
    assign proc_174_data_PIPO_blk[5] = 1'b0;
    assign proc_174_start_FIFO_blk[5] = 1'b0;
    assign proc_174_TLF_FIFO_blk[5] = 1'b0;
    assign proc_174_input_sync_blk[5] = 1'b0;
    assign proc_174_output_sync_blk[5] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[5] = dl_detect_out ? proc_dep_vld_vec_174_reg[5] : (proc_174_data_FIFO_blk[5] | proc_174_data_PIPO_blk[5] | proc_174_start_FIFO_blk[5] | proc_174_TLF_FIFO_blk[5] | proc_174_input_sync_blk[5] | proc_174_output_sync_blk[5]);
    assign proc_174_data_FIFO_blk[6] = 1'b0;
    assign proc_174_data_PIPO_blk[6] = 1'b0;
    assign proc_174_start_FIFO_blk[6] = 1'b0;
    assign proc_174_TLF_FIFO_blk[6] = 1'b0;
    assign proc_174_input_sync_blk[6] = 1'b0;
    assign proc_174_output_sync_blk[6] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[6] = dl_detect_out ? proc_dep_vld_vec_174_reg[6] : (proc_174_data_FIFO_blk[6] | proc_174_data_PIPO_blk[6] | proc_174_start_FIFO_blk[6] | proc_174_TLF_FIFO_blk[6] | proc_174_input_sync_blk[6] | proc_174_output_sync_blk[6]);
    assign proc_174_data_FIFO_blk[7] = 1'b0;
    assign proc_174_data_PIPO_blk[7] = 1'b0;
    assign proc_174_start_FIFO_blk[7] = 1'b0;
    assign proc_174_TLF_FIFO_blk[7] = 1'b0;
    assign proc_174_input_sync_blk[7] = 1'b0;
    assign proc_174_output_sync_blk[7] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[7] = dl_detect_out ? proc_dep_vld_vec_174_reg[7] : (proc_174_data_FIFO_blk[7] | proc_174_data_PIPO_blk[7] | proc_174_start_FIFO_blk[7] | proc_174_TLF_FIFO_blk[7] | proc_174_input_sync_blk[7] | proc_174_output_sync_blk[7]);
    assign proc_174_data_FIFO_blk[8] = 1'b0;
    assign proc_174_data_PIPO_blk[8] = 1'b0;
    assign proc_174_start_FIFO_blk[8] = 1'b0;
    assign proc_174_TLF_FIFO_blk[8] = 1'b0;
    assign proc_174_input_sync_blk[8] = 1'b0;
    assign proc_174_output_sync_blk[8] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[8] = dl_detect_out ? proc_dep_vld_vec_174_reg[8] : (proc_174_data_FIFO_blk[8] | proc_174_data_PIPO_blk[8] | proc_174_start_FIFO_blk[8] | proc_174_TLF_FIFO_blk[8] | proc_174_input_sync_blk[8] | proc_174_output_sync_blk[8]);
    assign proc_174_data_FIFO_blk[9] = 1'b0;
    assign proc_174_data_PIPO_blk[9] = 1'b0;
    assign proc_174_start_FIFO_blk[9] = 1'b0;
    assign proc_174_TLF_FIFO_blk[9] = 1'b0;
    assign proc_174_input_sync_blk[9] = 1'b0;
    assign proc_174_output_sync_blk[9] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_8_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[9] = dl_detect_out ? proc_dep_vld_vec_174_reg[9] : (proc_174_data_FIFO_blk[9] | proc_174_data_PIPO_blk[9] | proc_174_start_FIFO_blk[9] | proc_174_TLF_FIFO_blk[9] | proc_174_input_sync_blk[9] | proc_174_output_sync_blk[9]);
    assign proc_174_data_FIFO_blk[10] = 1'b0;
    assign proc_174_data_PIPO_blk[10] = 1'b0;
    assign proc_174_start_FIFO_blk[10] = 1'b0;
    assign proc_174_TLF_FIFO_blk[10] = 1'b0;
    assign proc_174_input_sync_blk[10] = 1'b0;
    assign proc_174_output_sync_blk[10] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_9_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[10] = dl_detect_out ? proc_dep_vld_vec_174_reg[10] : (proc_174_data_FIFO_blk[10] | proc_174_data_PIPO_blk[10] | proc_174_start_FIFO_blk[10] | proc_174_TLF_FIFO_blk[10] | proc_174_input_sync_blk[10] | proc_174_output_sync_blk[10]);
    assign proc_174_data_FIFO_blk[11] = 1'b0;
    assign proc_174_data_PIPO_blk[11] = 1'b0;
    assign proc_174_start_FIFO_blk[11] = 1'b0;
    assign proc_174_TLF_FIFO_blk[11] = 1'b0;
    assign proc_174_input_sync_blk[11] = 1'b0;
    assign proc_174_output_sync_blk[11] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_10_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[11] = dl_detect_out ? proc_dep_vld_vec_174_reg[11] : (proc_174_data_FIFO_blk[11] | proc_174_data_PIPO_blk[11] | proc_174_start_FIFO_blk[11] | proc_174_TLF_FIFO_blk[11] | proc_174_input_sync_blk[11] | proc_174_output_sync_blk[11]);
    assign proc_174_data_FIFO_blk[12] = 1'b0;
    assign proc_174_data_PIPO_blk[12] = 1'b0;
    assign proc_174_start_FIFO_blk[12] = 1'b0;
    assign proc_174_TLF_FIFO_blk[12] = 1'b0;
    assign proc_174_input_sync_blk[12] = 1'b0;
    assign proc_174_output_sync_blk[12] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_11_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[12] = dl_detect_out ? proc_dep_vld_vec_174_reg[12] : (proc_174_data_FIFO_blk[12] | proc_174_data_PIPO_blk[12] | proc_174_start_FIFO_blk[12] | proc_174_TLF_FIFO_blk[12] | proc_174_input_sync_blk[12] | proc_174_output_sync_blk[12]);
    assign proc_174_data_FIFO_blk[13] = 1'b0;
    assign proc_174_data_PIPO_blk[13] = 1'b0;
    assign proc_174_start_FIFO_blk[13] = 1'b0;
    assign proc_174_TLF_FIFO_blk[13] = 1'b0;
    assign proc_174_input_sync_blk[13] = 1'b0;
    assign proc_174_output_sync_blk[13] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.A_PE_dummy_12_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[13] = dl_detect_out ? proc_dep_vld_vec_174_reg[13] : (proc_174_data_FIFO_blk[13] | proc_174_data_PIPO_blk[13] | proc_174_start_FIFO_blk[13] | proc_174_TLF_FIFO_blk[13] | proc_174_input_sync_blk[13] | proc_174_output_sync_blk[13]);
    assign proc_174_data_FIFO_blk[14] = 1'b0;
    assign proc_174_data_PIPO_blk[14] = 1'b0;
    assign proc_174_start_FIFO_blk[14] = 1'b0;
    assign proc_174_TLF_FIFO_blk[14] = 1'b0;
    assign proc_174_input_sync_blk[14] = 1'b0;
    assign proc_174_output_sync_blk[14] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[14] = dl_detect_out ? proc_dep_vld_vec_174_reg[14] : (proc_174_data_FIFO_blk[14] | proc_174_data_PIPO_blk[14] | proc_174_start_FIFO_blk[14] | proc_174_TLF_FIFO_blk[14] | proc_174_input_sync_blk[14] | proc_174_output_sync_blk[14]);
    assign proc_174_data_FIFO_blk[15] = 1'b0;
    assign proc_174_data_PIPO_blk[15] = 1'b0;
    assign proc_174_start_FIFO_blk[15] = 1'b0;
    assign proc_174_TLF_FIFO_blk[15] = 1'b0;
    assign proc_174_input_sync_blk[15] = 1'b0;
    assign proc_174_output_sync_blk[15] = 1'b0 | (ap_done_reg_31 & grp_kernel3_x1_fu_118.C_drain_IO_L3_out_x1_U0.ap_done & ~grp_kernel3_x1_fu_118.B_PE_dummy_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_174[15] = dl_detect_out ? proc_dep_vld_vec_174_reg[15] : (proc_174_data_FIFO_blk[15] | proc_174_data_PIPO_blk[15] | proc_174_start_FIFO_blk[15] | proc_174_TLF_FIFO_blk[15] | proc_174_input_sync_blk[15] | proc_174_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_174_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_174_reg <= proc_dep_vld_vec_174;
        end
    end
    assign in_chan_dep_vld_vec_174[0] = dep_chan_vld_131_174;
    assign in_chan_dep_data_vec_174[263 : 0] = dep_chan_data_131_174;
    assign token_in_vec_174[0] = token_131_174;
    assign in_chan_dep_vld_vec_174[1] = dep_chan_vld_132_174;
    assign in_chan_dep_data_vec_174[527 : 264] = dep_chan_data_132_174;
    assign token_in_vec_174[1] = token_132_174;
    assign in_chan_dep_vld_vec_174[2] = dep_chan_vld_133_174;
    assign in_chan_dep_data_vec_174[791 : 528] = dep_chan_data_133_174;
    assign token_in_vec_174[2] = token_133_174;
    assign in_chan_dep_vld_vec_174[3] = dep_chan_vld_134_174;
    assign in_chan_dep_data_vec_174[1055 : 792] = dep_chan_data_134_174;
    assign token_in_vec_174[3] = token_134_174;
    assign in_chan_dep_vld_vec_174[4] = dep_chan_vld_135_174;
    assign in_chan_dep_data_vec_174[1319 : 1056] = dep_chan_data_135_174;
    assign token_in_vec_174[4] = token_135_174;
    assign in_chan_dep_vld_vec_174[5] = dep_chan_vld_136_174;
    assign in_chan_dep_data_vec_174[1583 : 1320] = dep_chan_data_136_174;
    assign token_in_vec_174[5] = token_136_174;
    assign in_chan_dep_vld_vec_174[6] = dep_chan_vld_137_174;
    assign in_chan_dep_data_vec_174[1847 : 1584] = dep_chan_data_137_174;
    assign token_in_vec_174[6] = token_137_174;
    assign in_chan_dep_vld_vec_174[7] = dep_chan_vld_138_174;
    assign in_chan_dep_data_vec_174[2111 : 1848] = dep_chan_data_138_174;
    assign token_in_vec_174[7] = token_138_174;
    assign in_chan_dep_vld_vec_174[8] = dep_chan_vld_139_174;
    assign in_chan_dep_data_vec_174[2375 : 2112] = dep_chan_data_139_174;
    assign token_in_vec_174[8] = token_139_174;
    assign in_chan_dep_vld_vec_174[9] = dep_chan_vld_140_174;
    assign in_chan_dep_data_vec_174[2639 : 2376] = dep_chan_data_140_174;
    assign token_in_vec_174[9] = token_140_174;
    assign in_chan_dep_vld_vec_174[10] = dep_chan_vld_141_174;
    assign in_chan_dep_data_vec_174[2903 : 2640] = dep_chan_data_141_174;
    assign token_in_vec_174[10] = token_141_174;
    assign in_chan_dep_vld_vec_174[11] = dep_chan_vld_142_174;
    assign in_chan_dep_data_vec_174[3167 : 2904] = dep_chan_data_142_174;
    assign token_in_vec_174[11] = token_142_174;
    assign in_chan_dep_vld_vec_174[12] = dep_chan_vld_143_174;
    assign in_chan_dep_data_vec_174[3431 : 3168] = dep_chan_data_143_174;
    assign token_in_vec_174[12] = token_143_174;
    assign in_chan_dep_vld_vec_174[13] = dep_chan_vld_144_174;
    assign in_chan_dep_data_vec_174[3695 : 3432] = dep_chan_data_144_174;
    assign token_in_vec_174[13] = token_144_174;
    assign in_chan_dep_vld_vec_174[14] = dep_chan_vld_145_174;
    assign in_chan_dep_data_vec_174[3959 : 3696] = dep_chan_data_145_174;
    assign token_in_vec_174[14] = token_145_174;
    assign in_chan_dep_vld_vec_174[15] = dep_chan_vld_173_174;
    assign in_chan_dep_data_vec_174[4223 : 3960] = dep_chan_data_173_174;
    assign token_in_vec_174[15] = token_173_174;
    assign dep_chan_vld_174_173 = out_chan_dep_vld_vec_174[0];
    assign dep_chan_data_174_173 = out_chan_dep_data_174;
    assign token_174_173 = token_out_vec_174[0];
    assign dep_chan_vld_174_131 = out_chan_dep_vld_vec_174[1];
    assign dep_chan_data_174_131 = out_chan_dep_data_174;
    assign token_174_131 = token_out_vec_174[1];
    assign dep_chan_vld_174_132 = out_chan_dep_vld_vec_174[2];
    assign dep_chan_data_174_132 = out_chan_dep_data_174;
    assign token_174_132 = token_out_vec_174[2];
    assign dep_chan_vld_174_133 = out_chan_dep_vld_vec_174[3];
    assign dep_chan_data_174_133 = out_chan_dep_data_174;
    assign token_174_133 = token_out_vec_174[3];
    assign dep_chan_vld_174_134 = out_chan_dep_vld_vec_174[4];
    assign dep_chan_data_174_134 = out_chan_dep_data_174;
    assign token_174_134 = token_out_vec_174[4];
    assign dep_chan_vld_174_135 = out_chan_dep_vld_vec_174[5];
    assign dep_chan_data_174_135 = out_chan_dep_data_174;
    assign token_174_135 = token_out_vec_174[5];
    assign dep_chan_vld_174_136 = out_chan_dep_vld_vec_174[6];
    assign dep_chan_data_174_136 = out_chan_dep_data_174;
    assign token_174_136 = token_out_vec_174[6];
    assign dep_chan_vld_174_137 = out_chan_dep_vld_vec_174[7];
    assign dep_chan_data_174_137 = out_chan_dep_data_174;
    assign token_174_137 = token_out_vec_174[7];
    assign dep_chan_vld_174_138 = out_chan_dep_vld_vec_174[8];
    assign dep_chan_data_174_138 = out_chan_dep_data_174;
    assign token_174_138 = token_out_vec_174[8];
    assign dep_chan_vld_174_139 = out_chan_dep_vld_vec_174[9];
    assign dep_chan_data_174_139 = out_chan_dep_data_174;
    assign token_174_139 = token_out_vec_174[9];
    assign dep_chan_vld_174_140 = out_chan_dep_vld_vec_174[10];
    assign dep_chan_data_174_140 = out_chan_dep_data_174;
    assign token_174_140 = token_out_vec_174[10];
    assign dep_chan_vld_174_141 = out_chan_dep_vld_vec_174[11];
    assign dep_chan_data_174_141 = out_chan_dep_data_174;
    assign token_174_141 = token_out_vec_174[11];
    assign dep_chan_vld_174_142 = out_chan_dep_vld_vec_174[12];
    assign dep_chan_data_174_142 = out_chan_dep_data_174;
    assign token_174_142 = token_out_vec_174[12];
    assign dep_chan_vld_174_143 = out_chan_dep_vld_vec_174[13];
    assign dep_chan_data_174_143 = out_chan_dep_data_174;
    assign token_174_143 = token_out_vec_174[13];
    assign dep_chan_vld_174_144 = out_chan_dep_vld_vec_174[14];
    assign dep_chan_data_174_144 = out_chan_dep_data_174;
    assign token_174_144 = token_out_vec_174[14];
    assign dep_chan_vld_174_145 = out_chan_dep_vld_vec_174[15];
    assign dep_chan_data_174_145 = out_chan_dep_data_174;
    assign token_174_145 = token_out_vec_174[15];

    // Process: grp_kernel3_x2_fu_124.kernel3_x2_entry48_U0
    top_hls_deadlock_detect_unit #(264, 175, 3, 3) top_hls_deadlock_detect_unit_175 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_175),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_175),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_175),
        .token_in_vec(token_in_vec_175),
        .dl_detect_in(dl_detect_out),
        .origin(origin[175]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_175),
        .out_chan_dep_data(out_chan_dep_data_175),
        .token_out_vec(token_out_vec_175),
        .dl_detect_out(dl_in_vec[175]));

    assign proc_175_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.kernel3_x2_entry48_U0.C_out_blk_n);
    assign proc_175_data_PIPO_blk[0] = 1'b0;
    assign proc_175_start_FIFO_blk[0] = 1'b0;
    assign proc_175_TLF_FIFO_blk[0] = 1'b0;
    assign proc_175_input_sync_blk[0] = 1'b0;
    assign proc_175_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_175[0] = dl_detect_out ? proc_dep_vld_vec_175_reg[0] : (proc_175_data_FIFO_blk[0] | proc_175_data_PIPO_blk[0] | proc_175_start_FIFO_blk[0] | proc_175_TLF_FIFO_blk[0] | proc_175_input_sync_blk[0] | proc_175_output_sync_blk[0]);
    assign proc_175_data_FIFO_blk[1] = 1'b0;
    assign proc_175_data_PIPO_blk[1] = 1'b0;
    assign proc_175_start_FIFO_blk[1] = 1'b0;
    assign proc_175_TLF_FIFO_blk[1] = 1'b0;
    assign proc_175_input_sync_blk[1] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_kernel3_x2_entry48_U0_ap_ready & grp_kernel3_x2_fu_124.kernel3_x2_entry48_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_A_IO_L3_in_x2_U0_ap_ready);
    assign proc_175_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_175[1] = dl_detect_out ? proc_dep_vld_vec_175_reg[1] : (proc_175_data_FIFO_blk[1] | proc_175_data_PIPO_blk[1] | proc_175_start_FIFO_blk[1] | proc_175_TLF_FIFO_blk[1] | proc_175_input_sync_blk[1] | proc_175_output_sync_blk[1]);
    assign proc_175_data_FIFO_blk[2] = 1'b0;
    assign proc_175_data_PIPO_blk[2] = 1'b0;
    assign proc_175_start_FIFO_blk[2] = 1'b0;
    assign proc_175_TLF_FIFO_blk[2] = 1'b0;
    assign proc_175_input_sync_blk[2] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_kernel3_x2_entry48_U0_ap_ready & grp_kernel3_x2_fu_124.kernel3_x2_entry48_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_B_IO_L3_in_x2_U0_ap_ready);
    assign proc_175_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_175[2] = dl_detect_out ? proc_dep_vld_vec_175_reg[2] : (proc_175_data_FIFO_blk[2] | proc_175_data_PIPO_blk[2] | proc_175_start_FIFO_blk[2] | proc_175_TLF_FIFO_blk[2] | proc_175_input_sync_blk[2] | proc_175_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_175_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_175_reg <= proc_dep_vld_vec_175;
        end
    end
    assign in_chan_dep_vld_vec_175[0] = dep_chan_vld_176_175;
    assign in_chan_dep_data_vec_175[263 : 0] = dep_chan_data_176_175;
    assign token_in_vec_175[0] = token_176_175;
    assign in_chan_dep_vld_vec_175[1] = dep_chan_vld_177_175;
    assign in_chan_dep_data_vec_175[527 : 264] = dep_chan_data_177_175;
    assign token_in_vec_175[1] = token_177_175;
    assign in_chan_dep_vld_vec_175[2] = dep_chan_vld_191_175;
    assign in_chan_dep_data_vec_175[791 : 528] = dep_chan_data_191_175;
    assign token_in_vec_175[2] = token_191_175;
    assign dep_chan_vld_175_176 = out_chan_dep_vld_vec_175[0];
    assign dep_chan_data_175_176 = out_chan_dep_data_175;
    assign token_175_176 = token_out_vec_175[0];
    assign dep_chan_vld_175_177 = out_chan_dep_vld_vec_175[1];
    assign dep_chan_data_175_177 = out_chan_dep_data_175;
    assign token_175_177 = token_out_vec_175[1];
    assign dep_chan_vld_175_191 = out_chan_dep_vld_vec_175[2];
    assign dep_chan_data_175_191 = out_chan_dep_data_175;
    assign token_175_191 = token_out_vec_175[2];

    // Process: grp_kernel3_x2_fu_124.kernel3_x2_entry65_U0
    top_hls_deadlock_detect_unit #(264, 176, 2, 2) top_hls_deadlock_detect_unit_176 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_176),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_176),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_176),
        .token_in_vec(token_in_vec_176),
        .dl_detect_in(dl_detect_out),
        .origin(origin[176]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_176),
        .out_chan_dep_data(out_chan_dep_data_176),
        .token_out_vec(token_out_vec_176),
        .dl_detect_out(dl_in_vec[176]));

    assign proc_176_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.kernel3_x2_entry65_U0.C_blk_n);
    assign proc_176_data_PIPO_blk[0] = 1'b0;
    assign proc_176_start_FIFO_blk[0] = 1'b0;
    assign proc_176_TLF_FIFO_blk[0] = 1'b0;
    assign proc_176_input_sync_blk[0] = 1'b0;
    assign proc_176_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_176[0] = dl_detect_out ? proc_dep_vld_vec_176_reg[0] : (proc_176_data_FIFO_blk[0] | proc_176_data_PIPO_blk[0] | proc_176_start_FIFO_blk[0] | proc_176_TLF_FIFO_blk[0] | proc_176_input_sync_blk[0] | proc_176_output_sync_blk[0]);
    assign proc_176_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.kernel3_x2_entry65_U0.C_out_blk_n);
    assign proc_176_data_PIPO_blk[1] = 1'b0;
    assign proc_176_start_FIFO_blk[1] = 1'b0;
    assign proc_176_TLF_FIFO_blk[1] = 1'b0;
    assign proc_176_input_sync_blk[1] = 1'b0;
    assign proc_176_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_176[1] = dl_detect_out ? proc_dep_vld_vec_176_reg[1] : (proc_176_data_FIFO_blk[1] | proc_176_data_PIPO_blk[1] | proc_176_start_FIFO_blk[1] | proc_176_TLF_FIFO_blk[1] | proc_176_input_sync_blk[1] | proc_176_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_176_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_176_reg <= proc_dep_vld_vec_176;
        end
    end
    assign in_chan_dep_vld_vec_176[0] = dep_chan_vld_175_176;
    assign in_chan_dep_data_vec_176[263 : 0] = dep_chan_data_175_176;
    assign token_in_vec_176[0] = token_175_176;
    assign in_chan_dep_vld_vec_176[1] = dep_chan_vld_263_176;
    assign in_chan_dep_data_vec_176[527 : 264] = dep_chan_data_263_176;
    assign token_in_vec_176[1] = token_263_176;
    assign dep_chan_vld_176_175 = out_chan_dep_vld_vec_176[0];
    assign dep_chan_data_176_175 = out_chan_dep_data_176;
    assign token_176_175 = token_out_vec_176[0];
    assign dep_chan_vld_176_263 = out_chan_dep_vld_vec_176[1];
    assign dep_chan_data_176_263 = out_chan_dep_data_176;
    assign token_176_263 = token_out_vec_176[1];

    // Process: grp_kernel3_x2_fu_124.A_IO_L3_in_x2_U0
    top_hls_deadlock_detect_unit #(264, 177, 3, 3) top_hls_deadlock_detect_unit_177 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_177),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_177),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_177),
        .token_in_vec(token_in_vec_177),
        .dl_detect_in(dl_detect_out),
        .origin(origin[177]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_177),
        .out_chan_dep_data(out_chan_dep_data_177),
        .token_out_vec(token_out_vec_177),
        .dl_detect_out(dl_in_vec[177]));

    assign proc_177_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L3_in_x2_U0.fifo_A_A_IO_L2_in_0_x21_blk_n);
    assign proc_177_data_PIPO_blk[0] = 1'b0;
    assign proc_177_start_FIFO_blk[0] = 1'b0;
    assign proc_177_TLF_FIFO_blk[0] = 1'b0;
    assign proc_177_input_sync_blk[0] = 1'b0;
    assign proc_177_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_177[0] = dl_detect_out ? proc_dep_vld_vec_177_reg[0] : (proc_177_data_FIFO_blk[0] | proc_177_data_PIPO_blk[0] | proc_177_start_FIFO_blk[0] | proc_177_TLF_FIFO_blk[0] | proc_177_input_sync_blk[0] | proc_177_output_sync_blk[0]);
    assign proc_177_data_FIFO_blk[1] = 1'b0;
    assign proc_177_data_PIPO_blk[1] = 1'b0;
    assign proc_177_start_FIFO_blk[1] = 1'b0;
    assign proc_177_TLF_FIFO_blk[1] = 1'b0;
    assign proc_177_input_sync_blk[1] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_A_IO_L3_in_x2_U0_ap_ready & grp_kernel3_x2_fu_124.A_IO_L3_in_x2_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_kernel3_x2_entry48_U0_ap_ready);
    assign proc_177_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_177[1] = dl_detect_out ? proc_dep_vld_vec_177_reg[1] : (proc_177_data_FIFO_blk[1] | proc_177_data_PIPO_blk[1] | proc_177_start_FIFO_blk[1] | proc_177_TLF_FIFO_blk[1] | proc_177_input_sync_blk[1] | proc_177_output_sync_blk[1]);
    assign proc_177_data_FIFO_blk[2] = 1'b0;
    assign proc_177_data_PIPO_blk[2] = 1'b0;
    assign proc_177_start_FIFO_blk[2] = 1'b0;
    assign proc_177_TLF_FIFO_blk[2] = 1'b0;
    assign proc_177_input_sync_blk[2] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_A_IO_L3_in_x2_U0_ap_ready & grp_kernel3_x2_fu_124.A_IO_L3_in_x2_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_B_IO_L3_in_x2_U0_ap_ready);
    assign proc_177_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_177[2] = dl_detect_out ? proc_dep_vld_vec_177_reg[2] : (proc_177_data_FIFO_blk[2] | proc_177_data_PIPO_blk[2] | proc_177_start_FIFO_blk[2] | proc_177_TLF_FIFO_blk[2] | proc_177_input_sync_blk[2] | proc_177_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_177_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_177_reg <= proc_dep_vld_vec_177;
        end
    end
    assign in_chan_dep_vld_vec_177[0] = dep_chan_vld_175_177;
    assign in_chan_dep_data_vec_177[263 : 0] = dep_chan_data_175_177;
    assign token_in_vec_177[0] = token_175_177;
    assign in_chan_dep_vld_vec_177[1] = dep_chan_vld_178_177;
    assign in_chan_dep_data_vec_177[527 : 264] = dep_chan_data_178_177;
    assign token_in_vec_177[1] = token_178_177;
    assign in_chan_dep_vld_vec_177[2] = dep_chan_vld_191_177;
    assign in_chan_dep_data_vec_177[791 : 528] = dep_chan_data_191_177;
    assign token_in_vec_177[2] = token_191_177;
    assign dep_chan_vld_177_178 = out_chan_dep_vld_vec_177[0];
    assign dep_chan_data_177_178 = out_chan_dep_data_177;
    assign token_177_178 = token_out_vec_177[0];
    assign dep_chan_vld_177_175 = out_chan_dep_vld_vec_177[1];
    assign dep_chan_data_177_175 = out_chan_dep_data_177;
    assign token_177_175 = token_out_vec_177[1];
    assign dep_chan_vld_177_191 = out_chan_dep_vld_vec_177[2];
    assign dep_chan_data_177_191 = out_chan_dep_data_177;
    assign token_177_191 = token_out_vec_177[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 178, 3, 3) top_hls_deadlock_detect_unit_178 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_178),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_178),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_178),
        .token_in_vec(token_in_vec_178),
        .dl_detect_in(dl_detect_out),
        .origin(origin[178]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_178),
        .out_chan_dep_data(out_chan_dep_data_178),
        .token_out_vec(token_out_vec_178),
        .dl_detect_out(dl_in_vec[178]));

    assign proc_178_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_0_x2_U0.fifo_A_A_IO_L2_in_0_x21_blk_n);
    assign proc_178_data_PIPO_blk[0] = 1'b0;
    assign proc_178_start_FIFO_blk[0] = 1'b0;
    assign proc_178_TLF_FIFO_blk[0] = 1'b0;
    assign proc_178_input_sync_blk[0] = 1'b0;
    assign proc_178_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_178[0] = dl_detect_out ? proc_dep_vld_vec_178_reg[0] : (proc_178_data_FIFO_blk[0] | proc_178_data_PIPO_blk[0] | proc_178_start_FIFO_blk[0] | proc_178_TLF_FIFO_blk[0] | proc_178_input_sync_blk[0] | proc_178_output_sync_blk[0]);
    assign proc_178_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_0_x2_U0.fifo_A_A_IO_L2_in_1_x22_blk_n);
    assign proc_178_data_PIPO_blk[1] = 1'b0;
    assign proc_178_start_FIFO_blk[1] = 1'b0;
    assign proc_178_TLF_FIFO_blk[1] = 1'b0;
    assign proc_178_input_sync_blk[1] = 1'b0;
    assign proc_178_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_178[1] = dl_detect_out ? proc_dep_vld_vec_178_reg[1] : (proc_178_data_FIFO_blk[1] | proc_178_data_PIPO_blk[1] | proc_178_start_FIFO_blk[1] | proc_178_TLF_FIFO_blk[1] | proc_178_input_sync_blk[1] | proc_178_output_sync_blk[1]);
    assign proc_178_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_0_x2_U0.fifo_A_PE_0_0_x216_blk_n);
    assign proc_178_data_PIPO_blk[2] = 1'b0;
    assign proc_178_start_FIFO_blk[2] = 1'b0;
    assign proc_178_TLF_FIFO_blk[2] = 1'b0;
    assign proc_178_input_sync_blk[2] = 1'b0;
    assign proc_178_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_178[2] = dl_detect_out ? proc_dep_vld_vec_178_reg[2] : (proc_178_data_FIFO_blk[2] | proc_178_data_PIPO_blk[2] | proc_178_start_FIFO_blk[2] | proc_178_TLF_FIFO_blk[2] | proc_178_input_sync_blk[2] | proc_178_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_178_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_178_reg <= proc_dep_vld_vec_178;
        end
    end
    assign in_chan_dep_vld_vec_178[0] = dep_chan_vld_177_178;
    assign in_chan_dep_data_vec_178[263 : 0] = dep_chan_data_177_178;
    assign token_in_vec_178[0] = token_177_178;
    assign in_chan_dep_vld_vec_178[1] = dep_chan_vld_179_178;
    assign in_chan_dep_data_vec_178[527 : 264] = dep_chan_data_179_178;
    assign token_in_vec_178[1] = token_179_178;
    assign in_chan_dep_vld_vec_178[2] = dep_chan_vld_194_178;
    assign in_chan_dep_data_vec_178[791 : 528] = dep_chan_data_194_178;
    assign token_in_vec_178[2] = token_194_178;
    assign dep_chan_vld_178_177 = out_chan_dep_vld_vec_178[0];
    assign dep_chan_data_178_177 = out_chan_dep_data_178;
    assign token_178_177 = token_out_vec_178[0];
    assign dep_chan_vld_178_179 = out_chan_dep_vld_vec_178[1];
    assign dep_chan_data_178_179 = out_chan_dep_data_178;
    assign token_178_179 = token_out_vec_178[1];
    assign dep_chan_vld_178_194 = out_chan_dep_vld_vec_178[2];
    assign dep_chan_data_178_194 = out_chan_dep_data_178;
    assign token_178_194 = token_out_vec_178[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 179, 3, 3) top_hls_deadlock_detect_unit_179 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_179),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_179),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_179),
        .token_in_vec(token_in_vec_179),
        .dl_detect_in(dl_detect_out),
        .origin(origin[179]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_179),
        .out_chan_dep_data(out_chan_dep_data_179),
        .token_out_vec(token_out_vec_179),
        .dl_detect_out(dl_in_vec[179]));

    assign proc_179_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_1_x2_U0.fifo_A_A_IO_L2_in_1_x22_blk_n);
    assign proc_179_data_PIPO_blk[0] = 1'b0;
    assign proc_179_start_FIFO_blk[0] = 1'b0;
    assign proc_179_TLF_FIFO_blk[0] = 1'b0;
    assign proc_179_input_sync_blk[0] = 1'b0;
    assign proc_179_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_179[0] = dl_detect_out ? proc_dep_vld_vec_179_reg[0] : (proc_179_data_FIFO_blk[0] | proc_179_data_PIPO_blk[0] | proc_179_start_FIFO_blk[0] | proc_179_TLF_FIFO_blk[0] | proc_179_input_sync_blk[0] | proc_179_output_sync_blk[0]);
    assign proc_179_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_1_x2_U0.fifo_A_A_IO_L2_in_2_x23_blk_n);
    assign proc_179_data_PIPO_blk[1] = 1'b0;
    assign proc_179_start_FIFO_blk[1] = 1'b0;
    assign proc_179_TLF_FIFO_blk[1] = 1'b0;
    assign proc_179_input_sync_blk[1] = 1'b0;
    assign proc_179_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_179[1] = dl_detect_out ? proc_dep_vld_vec_179_reg[1] : (proc_179_data_FIFO_blk[1] | proc_179_data_PIPO_blk[1] | proc_179_start_FIFO_blk[1] | proc_179_TLF_FIFO_blk[1] | proc_179_input_sync_blk[1] | proc_179_output_sync_blk[1]);
    assign proc_179_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_1_x2_U0.fifo_A_PE_1_0_x219_blk_n);
    assign proc_179_data_PIPO_blk[2] = 1'b0;
    assign proc_179_start_FIFO_blk[2] = 1'b0;
    assign proc_179_TLF_FIFO_blk[2] = 1'b0;
    assign proc_179_input_sync_blk[2] = 1'b0;
    assign proc_179_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_179[2] = dl_detect_out ? proc_dep_vld_vec_179_reg[2] : (proc_179_data_FIFO_blk[2] | proc_179_data_PIPO_blk[2] | proc_179_start_FIFO_blk[2] | proc_179_TLF_FIFO_blk[2] | proc_179_input_sync_blk[2] | proc_179_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_179_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_179_reg <= proc_dep_vld_vec_179;
        end
    end
    assign in_chan_dep_vld_vec_179[0] = dep_chan_vld_178_179;
    assign in_chan_dep_data_vec_179[263 : 0] = dep_chan_data_178_179;
    assign token_in_vec_179[0] = token_178_179;
    assign in_chan_dep_vld_vec_179[1] = dep_chan_vld_180_179;
    assign in_chan_dep_data_vec_179[527 : 264] = dep_chan_data_180_179;
    assign token_in_vec_179[1] = token_180_179;
    assign in_chan_dep_vld_vec_179[2] = dep_chan_vld_196_179;
    assign in_chan_dep_data_vec_179[791 : 528] = dep_chan_data_196_179;
    assign token_in_vec_179[2] = token_196_179;
    assign dep_chan_vld_179_178 = out_chan_dep_vld_vec_179[0];
    assign dep_chan_data_179_178 = out_chan_dep_data_179;
    assign token_179_178 = token_out_vec_179[0];
    assign dep_chan_vld_179_180 = out_chan_dep_vld_vec_179[1];
    assign dep_chan_data_179_180 = out_chan_dep_data_179;
    assign token_179_180 = token_out_vec_179[1];
    assign dep_chan_vld_179_196 = out_chan_dep_vld_vec_179[2];
    assign dep_chan_data_179_196 = out_chan_dep_data_179;
    assign token_179_196 = token_out_vec_179[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_2_x2_U0
    top_hls_deadlock_detect_unit #(264, 180, 3, 3) top_hls_deadlock_detect_unit_180 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_180),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_180),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_180),
        .token_in_vec(token_in_vec_180),
        .dl_detect_in(dl_detect_out),
        .origin(origin[180]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_180),
        .out_chan_dep_data(out_chan_dep_data_180),
        .token_out_vec(token_out_vec_180),
        .dl_detect_out(dl_in_vec[180]));

    assign proc_180_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_2_x2_U0.fifo_A_A_IO_L2_in_2_x23_blk_n);
    assign proc_180_data_PIPO_blk[0] = 1'b0;
    assign proc_180_start_FIFO_blk[0] = 1'b0;
    assign proc_180_TLF_FIFO_blk[0] = 1'b0;
    assign proc_180_input_sync_blk[0] = 1'b0;
    assign proc_180_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_180[0] = dl_detect_out ? proc_dep_vld_vec_180_reg[0] : (proc_180_data_FIFO_blk[0] | proc_180_data_PIPO_blk[0] | proc_180_start_FIFO_blk[0] | proc_180_TLF_FIFO_blk[0] | proc_180_input_sync_blk[0] | proc_180_output_sync_blk[0]);
    assign proc_180_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_2_x2_U0.fifo_A_A_IO_L2_in_3_x24_blk_n);
    assign proc_180_data_PIPO_blk[1] = 1'b0;
    assign proc_180_start_FIFO_blk[1] = 1'b0;
    assign proc_180_TLF_FIFO_blk[1] = 1'b0;
    assign proc_180_input_sync_blk[1] = 1'b0;
    assign proc_180_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_180[1] = dl_detect_out ? proc_dep_vld_vec_180_reg[1] : (proc_180_data_FIFO_blk[1] | proc_180_data_PIPO_blk[1] | proc_180_start_FIFO_blk[1] | proc_180_TLF_FIFO_blk[1] | proc_180_input_sync_blk[1] | proc_180_output_sync_blk[1]);
    assign proc_180_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_2_x2_U0.fifo_A_PE_2_0_x222_blk_n);
    assign proc_180_data_PIPO_blk[2] = 1'b0;
    assign proc_180_start_FIFO_blk[2] = 1'b0;
    assign proc_180_TLF_FIFO_blk[2] = 1'b0;
    assign proc_180_input_sync_blk[2] = 1'b0;
    assign proc_180_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_180[2] = dl_detect_out ? proc_dep_vld_vec_180_reg[2] : (proc_180_data_FIFO_blk[2] | proc_180_data_PIPO_blk[2] | proc_180_start_FIFO_blk[2] | proc_180_TLF_FIFO_blk[2] | proc_180_input_sync_blk[2] | proc_180_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_180_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_180_reg <= proc_dep_vld_vec_180;
        end
    end
    assign in_chan_dep_vld_vec_180[0] = dep_chan_vld_179_180;
    assign in_chan_dep_data_vec_180[263 : 0] = dep_chan_data_179_180;
    assign token_in_vec_180[0] = token_179_180;
    assign in_chan_dep_vld_vec_180[1] = dep_chan_vld_181_180;
    assign in_chan_dep_data_vec_180[527 : 264] = dep_chan_data_181_180;
    assign token_in_vec_180[1] = token_181_180;
    assign in_chan_dep_vld_vec_180[2] = dep_chan_vld_198_180;
    assign in_chan_dep_data_vec_180[791 : 528] = dep_chan_data_198_180;
    assign token_in_vec_180[2] = token_198_180;
    assign dep_chan_vld_180_179 = out_chan_dep_vld_vec_180[0];
    assign dep_chan_data_180_179 = out_chan_dep_data_180;
    assign token_180_179 = token_out_vec_180[0];
    assign dep_chan_vld_180_181 = out_chan_dep_vld_vec_180[1];
    assign dep_chan_data_180_181 = out_chan_dep_data_180;
    assign token_180_181 = token_out_vec_180[1];
    assign dep_chan_vld_180_198 = out_chan_dep_vld_vec_180[2];
    assign dep_chan_data_180_198 = out_chan_dep_data_180;
    assign token_180_198 = token_out_vec_180[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_3_x2_U0
    top_hls_deadlock_detect_unit #(264, 181, 3, 3) top_hls_deadlock_detect_unit_181 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_181),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_181),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_181),
        .token_in_vec(token_in_vec_181),
        .dl_detect_in(dl_detect_out),
        .origin(origin[181]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_181),
        .out_chan_dep_data(out_chan_dep_data_181),
        .token_out_vec(token_out_vec_181),
        .dl_detect_out(dl_in_vec[181]));

    assign proc_181_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_3_x2_U0.fifo_A_A_IO_L2_in_3_x24_blk_n);
    assign proc_181_data_PIPO_blk[0] = 1'b0;
    assign proc_181_start_FIFO_blk[0] = 1'b0;
    assign proc_181_TLF_FIFO_blk[0] = 1'b0;
    assign proc_181_input_sync_blk[0] = 1'b0;
    assign proc_181_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_181[0] = dl_detect_out ? proc_dep_vld_vec_181_reg[0] : (proc_181_data_FIFO_blk[0] | proc_181_data_PIPO_blk[0] | proc_181_start_FIFO_blk[0] | proc_181_TLF_FIFO_blk[0] | proc_181_input_sync_blk[0] | proc_181_output_sync_blk[0]);
    assign proc_181_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_3_x2_U0.fifo_A_A_IO_L2_in_4_x25_blk_n);
    assign proc_181_data_PIPO_blk[1] = 1'b0;
    assign proc_181_start_FIFO_blk[1] = 1'b0;
    assign proc_181_TLF_FIFO_blk[1] = 1'b0;
    assign proc_181_input_sync_blk[1] = 1'b0;
    assign proc_181_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_181[1] = dl_detect_out ? proc_dep_vld_vec_181_reg[1] : (proc_181_data_FIFO_blk[1] | proc_181_data_PIPO_blk[1] | proc_181_start_FIFO_blk[1] | proc_181_TLF_FIFO_blk[1] | proc_181_input_sync_blk[1] | proc_181_output_sync_blk[1]);
    assign proc_181_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_3_x2_U0.fifo_A_PE_3_0_x225_blk_n);
    assign proc_181_data_PIPO_blk[2] = 1'b0;
    assign proc_181_start_FIFO_blk[2] = 1'b0;
    assign proc_181_TLF_FIFO_blk[2] = 1'b0;
    assign proc_181_input_sync_blk[2] = 1'b0;
    assign proc_181_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_181[2] = dl_detect_out ? proc_dep_vld_vec_181_reg[2] : (proc_181_data_FIFO_blk[2] | proc_181_data_PIPO_blk[2] | proc_181_start_FIFO_blk[2] | proc_181_TLF_FIFO_blk[2] | proc_181_input_sync_blk[2] | proc_181_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_181_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_181_reg <= proc_dep_vld_vec_181;
        end
    end
    assign in_chan_dep_vld_vec_181[0] = dep_chan_vld_180_181;
    assign in_chan_dep_data_vec_181[263 : 0] = dep_chan_data_180_181;
    assign token_in_vec_181[0] = token_180_181;
    assign in_chan_dep_vld_vec_181[1] = dep_chan_vld_182_181;
    assign in_chan_dep_data_vec_181[527 : 264] = dep_chan_data_182_181;
    assign token_in_vec_181[1] = token_182_181;
    assign in_chan_dep_vld_vec_181[2] = dep_chan_vld_200_181;
    assign in_chan_dep_data_vec_181[791 : 528] = dep_chan_data_200_181;
    assign token_in_vec_181[2] = token_200_181;
    assign dep_chan_vld_181_180 = out_chan_dep_vld_vec_181[0];
    assign dep_chan_data_181_180 = out_chan_dep_data_181;
    assign token_181_180 = token_out_vec_181[0];
    assign dep_chan_vld_181_182 = out_chan_dep_vld_vec_181[1];
    assign dep_chan_data_181_182 = out_chan_dep_data_181;
    assign token_181_182 = token_out_vec_181[1];
    assign dep_chan_vld_181_200 = out_chan_dep_vld_vec_181[2];
    assign dep_chan_data_181_200 = out_chan_dep_data_181;
    assign token_181_200 = token_out_vec_181[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_4_x2_U0
    top_hls_deadlock_detect_unit #(264, 182, 3, 3) top_hls_deadlock_detect_unit_182 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_182),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_182),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_182),
        .token_in_vec(token_in_vec_182),
        .dl_detect_in(dl_detect_out),
        .origin(origin[182]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_182),
        .out_chan_dep_data(out_chan_dep_data_182),
        .token_out_vec(token_out_vec_182),
        .dl_detect_out(dl_in_vec[182]));

    assign proc_182_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_4_x2_U0.fifo_A_A_IO_L2_in_4_x25_blk_n);
    assign proc_182_data_PIPO_blk[0] = 1'b0;
    assign proc_182_start_FIFO_blk[0] = 1'b0;
    assign proc_182_TLF_FIFO_blk[0] = 1'b0;
    assign proc_182_input_sync_blk[0] = 1'b0;
    assign proc_182_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_182[0] = dl_detect_out ? proc_dep_vld_vec_182_reg[0] : (proc_182_data_FIFO_blk[0] | proc_182_data_PIPO_blk[0] | proc_182_start_FIFO_blk[0] | proc_182_TLF_FIFO_blk[0] | proc_182_input_sync_blk[0] | proc_182_output_sync_blk[0]);
    assign proc_182_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_4_x2_U0.fifo_A_A_IO_L2_in_5_x26_blk_n);
    assign proc_182_data_PIPO_blk[1] = 1'b0;
    assign proc_182_start_FIFO_blk[1] = 1'b0;
    assign proc_182_TLF_FIFO_blk[1] = 1'b0;
    assign proc_182_input_sync_blk[1] = 1'b0;
    assign proc_182_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_182[1] = dl_detect_out ? proc_dep_vld_vec_182_reg[1] : (proc_182_data_FIFO_blk[1] | proc_182_data_PIPO_blk[1] | proc_182_start_FIFO_blk[1] | proc_182_TLF_FIFO_blk[1] | proc_182_input_sync_blk[1] | proc_182_output_sync_blk[1]);
    assign proc_182_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_4_x2_U0.fifo_A_PE_4_0_x228_blk_n);
    assign proc_182_data_PIPO_blk[2] = 1'b0;
    assign proc_182_start_FIFO_blk[2] = 1'b0;
    assign proc_182_TLF_FIFO_blk[2] = 1'b0;
    assign proc_182_input_sync_blk[2] = 1'b0;
    assign proc_182_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_182[2] = dl_detect_out ? proc_dep_vld_vec_182_reg[2] : (proc_182_data_FIFO_blk[2] | proc_182_data_PIPO_blk[2] | proc_182_start_FIFO_blk[2] | proc_182_TLF_FIFO_blk[2] | proc_182_input_sync_blk[2] | proc_182_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_182_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_182_reg <= proc_dep_vld_vec_182;
        end
    end
    assign in_chan_dep_vld_vec_182[0] = dep_chan_vld_181_182;
    assign in_chan_dep_data_vec_182[263 : 0] = dep_chan_data_181_182;
    assign token_in_vec_182[0] = token_181_182;
    assign in_chan_dep_vld_vec_182[1] = dep_chan_vld_183_182;
    assign in_chan_dep_data_vec_182[527 : 264] = dep_chan_data_183_182;
    assign token_in_vec_182[1] = token_183_182;
    assign in_chan_dep_vld_vec_182[2] = dep_chan_vld_202_182;
    assign in_chan_dep_data_vec_182[791 : 528] = dep_chan_data_202_182;
    assign token_in_vec_182[2] = token_202_182;
    assign dep_chan_vld_182_181 = out_chan_dep_vld_vec_182[0];
    assign dep_chan_data_182_181 = out_chan_dep_data_182;
    assign token_182_181 = token_out_vec_182[0];
    assign dep_chan_vld_182_183 = out_chan_dep_vld_vec_182[1];
    assign dep_chan_data_182_183 = out_chan_dep_data_182;
    assign token_182_183 = token_out_vec_182[1];
    assign dep_chan_vld_182_202 = out_chan_dep_vld_vec_182[2];
    assign dep_chan_data_182_202 = out_chan_dep_data_182;
    assign token_182_202 = token_out_vec_182[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_5_x2_U0
    top_hls_deadlock_detect_unit #(264, 183, 3, 3) top_hls_deadlock_detect_unit_183 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_183),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_183),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_183),
        .token_in_vec(token_in_vec_183),
        .dl_detect_in(dl_detect_out),
        .origin(origin[183]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_183),
        .out_chan_dep_data(out_chan_dep_data_183),
        .token_out_vec(token_out_vec_183),
        .dl_detect_out(dl_in_vec[183]));

    assign proc_183_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_5_x2_U0.fifo_A_A_IO_L2_in_5_x26_blk_n);
    assign proc_183_data_PIPO_blk[0] = 1'b0;
    assign proc_183_start_FIFO_blk[0] = 1'b0;
    assign proc_183_TLF_FIFO_blk[0] = 1'b0;
    assign proc_183_input_sync_blk[0] = 1'b0;
    assign proc_183_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_183[0] = dl_detect_out ? proc_dep_vld_vec_183_reg[0] : (proc_183_data_FIFO_blk[0] | proc_183_data_PIPO_blk[0] | proc_183_start_FIFO_blk[0] | proc_183_TLF_FIFO_blk[0] | proc_183_input_sync_blk[0] | proc_183_output_sync_blk[0]);
    assign proc_183_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_5_x2_U0.fifo_A_A_IO_L2_in_6_x27_blk_n);
    assign proc_183_data_PIPO_blk[1] = 1'b0;
    assign proc_183_start_FIFO_blk[1] = 1'b0;
    assign proc_183_TLF_FIFO_blk[1] = 1'b0;
    assign proc_183_input_sync_blk[1] = 1'b0;
    assign proc_183_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_183[1] = dl_detect_out ? proc_dep_vld_vec_183_reg[1] : (proc_183_data_FIFO_blk[1] | proc_183_data_PIPO_blk[1] | proc_183_start_FIFO_blk[1] | proc_183_TLF_FIFO_blk[1] | proc_183_input_sync_blk[1] | proc_183_output_sync_blk[1]);
    assign proc_183_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_5_x2_U0.fifo_A_PE_5_0_x231_blk_n);
    assign proc_183_data_PIPO_blk[2] = 1'b0;
    assign proc_183_start_FIFO_blk[2] = 1'b0;
    assign proc_183_TLF_FIFO_blk[2] = 1'b0;
    assign proc_183_input_sync_blk[2] = 1'b0;
    assign proc_183_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_183[2] = dl_detect_out ? proc_dep_vld_vec_183_reg[2] : (proc_183_data_FIFO_blk[2] | proc_183_data_PIPO_blk[2] | proc_183_start_FIFO_blk[2] | proc_183_TLF_FIFO_blk[2] | proc_183_input_sync_blk[2] | proc_183_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_183_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_183_reg <= proc_dep_vld_vec_183;
        end
    end
    assign in_chan_dep_vld_vec_183[0] = dep_chan_vld_182_183;
    assign in_chan_dep_data_vec_183[263 : 0] = dep_chan_data_182_183;
    assign token_in_vec_183[0] = token_182_183;
    assign in_chan_dep_vld_vec_183[1] = dep_chan_vld_184_183;
    assign in_chan_dep_data_vec_183[527 : 264] = dep_chan_data_184_183;
    assign token_in_vec_183[1] = token_184_183;
    assign in_chan_dep_vld_vec_183[2] = dep_chan_vld_204_183;
    assign in_chan_dep_data_vec_183[791 : 528] = dep_chan_data_204_183;
    assign token_in_vec_183[2] = token_204_183;
    assign dep_chan_vld_183_182 = out_chan_dep_vld_vec_183[0];
    assign dep_chan_data_183_182 = out_chan_dep_data_183;
    assign token_183_182 = token_out_vec_183[0];
    assign dep_chan_vld_183_184 = out_chan_dep_vld_vec_183[1];
    assign dep_chan_data_183_184 = out_chan_dep_data_183;
    assign token_183_184 = token_out_vec_183[1];
    assign dep_chan_vld_183_204 = out_chan_dep_vld_vec_183[2];
    assign dep_chan_data_183_204 = out_chan_dep_data_183;
    assign token_183_204 = token_out_vec_183[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_6_x2_U0
    top_hls_deadlock_detect_unit #(264, 184, 3, 3) top_hls_deadlock_detect_unit_184 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_184),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_184),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_184),
        .token_in_vec(token_in_vec_184),
        .dl_detect_in(dl_detect_out),
        .origin(origin[184]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_184),
        .out_chan_dep_data(out_chan_dep_data_184),
        .token_out_vec(token_out_vec_184),
        .dl_detect_out(dl_in_vec[184]));

    assign proc_184_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_6_x2_U0.fifo_A_A_IO_L2_in_6_x27_blk_n);
    assign proc_184_data_PIPO_blk[0] = 1'b0;
    assign proc_184_start_FIFO_blk[0] = 1'b0;
    assign proc_184_TLF_FIFO_blk[0] = 1'b0;
    assign proc_184_input_sync_blk[0] = 1'b0;
    assign proc_184_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_184[0] = dl_detect_out ? proc_dep_vld_vec_184_reg[0] : (proc_184_data_FIFO_blk[0] | proc_184_data_PIPO_blk[0] | proc_184_start_FIFO_blk[0] | proc_184_TLF_FIFO_blk[0] | proc_184_input_sync_blk[0] | proc_184_output_sync_blk[0]);
    assign proc_184_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_6_x2_U0.fifo_A_A_IO_L2_in_7_x28_blk_n);
    assign proc_184_data_PIPO_blk[1] = 1'b0;
    assign proc_184_start_FIFO_blk[1] = 1'b0;
    assign proc_184_TLF_FIFO_blk[1] = 1'b0;
    assign proc_184_input_sync_blk[1] = 1'b0;
    assign proc_184_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_184[1] = dl_detect_out ? proc_dep_vld_vec_184_reg[1] : (proc_184_data_FIFO_blk[1] | proc_184_data_PIPO_blk[1] | proc_184_start_FIFO_blk[1] | proc_184_TLF_FIFO_blk[1] | proc_184_input_sync_blk[1] | proc_184_output_sync_blk[1]);
    assign proc_184_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_6_x2_U0.fifo_A_PE_6_0_x234_blk_n);
    assign proc_184_data_PIPO_blk[2] = 1'b0;
    assign proc_184_start_FIFO_blk[2] = 1'b0;
    assign proc_184_TLF_FIFO_blk[2] = 1'b0;
    assign proc_184_input_sync_blk[2] = 1'b0;
    assign proc_184_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_184[2] = dl_detect_out ? proc_dep_vld_vec_184_reg[2] : (proc_184_data_FIFO_blk[2] | proc_184_data_PIPO_blk[2] | proc_184_start_FIFO_blk[2] | proc_184_TLF_FIFO_blk[2] | proc_184_input_sync_blk[2] | proc_184_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_184_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_184_reg <= proc_dep_vld_vec_184;
        end
    end
    assign in_chan_dep_vld_vec_184[0] = dep_chan_vld_183_184;
    assign in_chan_dep_data_vec_184[263 : 0] = dep_chan_data_183_184;
    assign token_in_vec_184[0] = token_183_184;
    assign in_chan_dep_vld_vec_184[1] = dep_chan_vld_185_184;
    assign in_chan_dep_data_vec_184[527 : 264] = dep_chan_data_185_184;
    assign token_in_vec_184[1] = token_185_184;
    assign in_chan_dep_vld_vec_184[2] = dep_chan_vld_206_184;
    assign in_chan_dep_data_vec_184[791 : 528] = dep_chan_data_206_184;
    assign token_in_vec_184[2] = token_206_184;
    assign dep_chan_vld_184_183 = out_chan_dep_vld_vec_184[0];
    assign dep_chan_data_184_183 = out_chan_dep_data_184;
    assign token_184_183 = token_out_vec_184[0];
    assign dep_chan_vld_184_185 = out_chan_dep_vld_vec_184[1];
    assign dep_chan_data_184_185 = out_chan_dep_data_184;
    assign token_184_185 = token_out_vec_184[1];
    assign dep_chan_vld_184_206 = out_chan_dep_vld_vec_184[2];
    assign dep_chan_data_184_206 = out_chan_dep_data_184;
    assign token_184_206 = token_out_vec_184[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_7_x2_U0
    top_hls_deadlock_detect_unit #(264, 185, 3, 3) top_hls_deadlock_detect_unit_185 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_185),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_185),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_185),
        .token_in_vec(token_in_vec_185),
        .dl_detect_in(dl_detect_out),
        .origin(origin[185]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_185),
        .out_chan_dep_data(out_chan_dep_data_185),
        .token_out_vec(token_out_vec_185),
        .dl_detect_out(dl_in_vec[185]));

    assign proc_185_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_7_x2_U0.fifo_A_A_IO_L2_in_7_x28_blk_n);
    assign proc_185_data_PIPO_blk[0] = 1'b0;
    assign proc_185_start_FIFO_blk[0] = 1'b0;
    assign proc_185_TLF_FIFO_blk[0] = 1'b0;
    assign proc_185_input_sync_blk[0] = 1'b0;
    assign proc_185_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_185[0] = dl_detect_out ? proc_dep_vld_vec_185_reg[0] : (proc_185_data_FIFO_blk[0] | proc_185_data_PIPO_blk[0] | proc_185_start_FIFO_blk[0] | proc_185_TLF_FIFO_blk[0] | proc_185_input_sync_blk[0] | proc_185_output_sync_blk[0]);
    assign proc_185_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_7_x2_U0.fifo_A_A_IO_L2_in_8_x29_blk_n);
    assign proc_185_data_PIPO_blk[1] = 1'b0;
    assign proc_185_start_FIFO_blk[1] = 1'b0;
    assign proc_185_TLF_FIFO_blk[1] = 1'b0;
    assign proc_185_input_sync_blk[1] = 1'b0;
    assign proc_185_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_185[1] = dl_detect_out ? proc_dep_vld_vec_185_reg[1] : (proc_185_data_FIFO_blk[1] | proc_185_data_PIPO_blk[1] | proc_185_start_FIFO_blk[1] | proc_185_TLF_FIFO_blk[1] | proc_185_input_sync_blk[1] | proc_185_output_sync_blk[1]);
    assign proc_185_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_7_x2_U0.fifo_A_PE_7_0_x237_blk_n);
    assign proc_185_data_PIPO_blk[2] = 1'b0;
    assign proc_185_start_FIFO_blk[2] = 1'b0;
    assign proc_185_TLF_FIFO_blk[2] = 1'b0;
    assign proc_185_input_sync_blk[2] = 1'b0;
    assign proc_185_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_185[2] = dl_detect_out ? proc_dep_vld_vec_185_reg[2] : (proc_185_data_FIFO_blk[2] | proc_185_data_PIPO_blk[2] | proc_185_start_FIFO_blk[2] | proc_185_TLF_FIFO_blk[2] | proc_185_input_sync_blk[2] | proc_185_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_185_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_185_reg <= proc_dep_vld_vec_185;
        end
    end
    assign in_chan_dep_vld_vec_185[0] = dep_chan_vld_184_185;
    assign in_chan_dep_data_vec_185[263 : 0] = dep_chan_data_184_185;
    assign token_in_vec_185[0] = token_184_185;
    assign in_chan_dep_vld_vec_185[1] = dep_chan_vld_186_185;
    assign in_chan_dep_data_vec_185[527 : 264] = dep_chan_data_186_185;
    assign token_in_vec_185[1] = token_186_185;
    assign in_chan_dep_vld_vec_185[2] = dep_chan_vld_208_185;
    assign in_chan_dep_data_vec_185[791 : 528] = dep_chan_data_208_185;
    assign token_in_vec_185[2] = token_208_185;
    assign dep_chan_vld_185_184 = out_chan_dep_vld_vec_185[0];
    assign dep_chan_data_185_184 = out_chan_dep_data_185;
    assign token_185_184 = token_out_vec_185[0];
    assign dep_chan_vld_185_186 = out_chan_dep_vld_vec_185[1];
    assign dep_chan_data_185_186 = out_chan_dep_data_185;
    assign token_185_186 = token_out_vec_185[1];
    assign dep_chan_vld_185_208 = out_chan_dep_vld_vec_185[2];
    assign dep_chan_data_185_208 = out_chan_dep_data_185;
    assign token_185_208 = token_out_vec_185[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_8_x2_U0
    top_hls_deadlock_detect_unit #(264, 186, 3, 3) top_hls_deadlock_detect_unit_186 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_186),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_186),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_186),
        .token_in_vec(token_in_vec_186),
        .dl_detect_in(dl_detect_out),
        .origin(origin[186]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_186),
        .out_chan_dep_data(out_chan_dep_data_186),
        .token_out_vec(token_out_vec_186),
        .dl_detect_out(dl_in_vec[186]));

    assign proc_186_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_8_x2_U0.fifo_A_A_IO_L2_in_8_x29_blk_n);
    assign proc_186_data_PIPO_blk[0] = 1'b0;
    assign proc_186_start_FIFO_blk[0] = 1'b0;
    assign proc_186_TLF_FIFO_blk[0] = 1'b0;
    assign proc_186_input_sync_blk[0] = 1'b0;
    assign proc_186_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_186[0] = dl_detect_out ? proc_dep_vld_vec_186_reg[0] : (proc_186_data_FIFO_blk[0] | proc_186_data_PIPO_blk[0] | proc_186_start_FIFO_blk[0] | proc_186_TLF_FIFO_blk[0] | proc_186_input_sync_blk[0] | proc_186_output_sync_blk[0]);
    assign proc_186_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_8_x2_U0.fifo_A_A_IO_L2_in_9_x210_blk_n);
    assign proc_186_data_PIPO_blk[1] = 1'b0;
    assign proc_186_start_FIFO_blk[1] = 1'b0;
    assign proc_186_TLF_FIFO_blk[1] = 1'b0;
    assign proc_186_input_sync_blk[1] = 1'b0;
    assign proc_186_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_186[1] = dl_detect_out ? proc_dep_vld_vec_186_reg[1] : (proc_186_data_FIFO_blk[1] | proc_186_data_PIPO_blk[1] | proc_186_start_FIFO_blk[1] | proc_186_TLF_FIFO_blk[1] | proc_186_input_sync_blk[1] | proc_186_output_sync_blk[1]);
    assign proc_186_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_8_x2_U0.fifo_A_PE_8_0_x240_blk_n);
    assign proc_186_data_PIPO_blk[2] = 1'b0;
    assign proc_186_start_FIFO_blk[2] = 1'b0;
    assign proc_186_TLF_FIFO_blk[2] = 1'b0;
    assign proc_186_input_sync_blk[2] = 1'b0;
    assign proc_186_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_186[2] = dl_detect_out ? proc_dep_vld_vec_186_reg[2] : (proc_186_data_FIFO_blk[2] | proc_186_data_PIPO_blk[2] | proc_186_start_FIFO_blk[2] | proc_186_TLF_FIFO_blk[2] | proc_186_input_sync_blk[2] | proc_186_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_186_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_186_reg <= proc_dep_vld_vec_186;
        end
    end
    assign in_chan_dep_vld_vec_186[0] = dep_chan_vld_185_186;
    assign in_chan_dep_data_vec_186[263 : 0] = dep_chan_data_185_186;
    assign token_in_vec_186[0] = token_185_186;
    assign in_chan_dep_vld_vec_186[1] = dep_chan_vld_187_186;
    assign in_chan_dep_data_vec_186[527 : 264] = dep_chan_data_187_186;
    assign token_in_vec_186[1] = token_187_186;
    assign in_chan_dep_vld_vec_186[2] = dep_chan_vld_210_186;
    assign in_chan_dep_data_vec_186[791 : 528] = dep_chan_data_210_186;
    assign token_in_vec_186[2] = token_210_186;
    assign dep_chan_vld_186_185 = out_chan_dep_vld_vec_186[0];
    assign dep_chan_data_186_185 = out_chan_dep_data_186;
    assign token_186_185 = token_out_vec_186[0];
    assign dep_chan_vld_186_187 = out_chan_dep_vld_vec_186[1];
    assign dep_chan_data_186_187 = out_chan_dep_data_186;
    assign token_186_187 = token_out_vec_186[1];
    assign dep_chan_vld_186_210 = out_chan_dep_vld_vec_186[2];
    assign dep_chan_data_186_210 = out_chan_dep_data_186;
    assign token_186_210 = token_out_vec_186[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_9_x2_U0
    top_hls_deadlock_detect_unit #(264, 187, 3, 3) top_hls_deadlock_detect_unit_187 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_187),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_187),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_187),
        .token_in_vec(token_in_vec_187),
        .dl_detect_in(dl_detect_out),
        .origin(origin[187]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_187),
        .out_chan_dep_data(out_chan_dep_data_187),
        .token_out_vec(token_out_vec_187),
        .dl_detect_out(dl_in_vec[187]));

    assign proc_187_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_9_x2_U0.fifo_A_A_IO_L2_in_9_x210_blk_n);
    assign proc_187_data_PIPO_blk[0] = 1'b0;
    assign proc_187_start_FIFO_blk[0] = 1'b0;
    assign proc_187_TLF_FIFO_blk[0] = 1'b0;
    assign proc_187_input_sync_blk[0] = 1'b0;
    assign proc_187_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_187[0] = dl_detect_out ? proc_dep_vld_vec_187_reg[0] : (proc_187_data_FIFO_blk[0] | proc_187_data_PIPO_blk[0] | proc_187_start_FIFO_blk[0] | proc_187_TLF_FIFO_blk[0] | proc_187_input_sync_blk[0] | proc_187_output_sync_blk[0]);
    assign proc_187_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_9_x2_U0.fifo_A_A_IO_L2_in_10_x211_blk_n);
    assign proc_187_data_PIPO_blk[1] = 1'b0;
    assign proc_187_start_FIFO_blk[1] = 1'b0;
    assign proc_187_TLF_FIFO_blk[1] = 1'b0;
    assign proc_187_input_sync_blk[1] = 1'b0;
    assign proc_187_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_187[1] = dl_detect_out ? proc_dep_vld_vec_187_reg[1] : (proc_187_data_FIFO_blk[1] | proc_187_data_PIPO_blk[1] | proc_187_start_FIFO_blk[1] | proc_187_TLF_FIFO_blk[1] | proc_187_input_sync_blk[1] | proc_187_output_sync_blk[1]);
    assign proc_187_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_9_x2_U0.fifo_A_PE_9_0_x243_blk_n);
    assign proc_187_data_PIPO_blk[2] = 1'b0;
    assign proc_187_start_FIFO_blk[2] = 1'b0;
    assign proc_187_TLF_FIFO_blk[2] = 1'b0;
    assign proc_187_input_sync_blk[2] = 1'b0;
    assign proc_187_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_187[2] = dl_detect_out ? proc_dep_vld_vec_187_reg[2] : (proc_187_data_FIFO_blk[2] | proc_187_data_PIPO_blk[2] | proc_187_start_FIFO_blk[2] | proc_187_TLF_FIFO_blk[2] | proc_187_input_sync_blk[2] | proc_187_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_187_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_187_reg <= proc_dep_vld_vec_187;
        end
    end
    assign in_chan_dep_vld_vec_187[0] = dep_chan_vld_186_187;
    assign in_chan_dep_data_vec_187[263 : 0] = dep_chan_data_186_187;
    assign token_in_vec_187[0] = token_186_187;
    assign in_chan_dep_vld_vec_187[1] = dep_chan_vld_188_187;
    assign in_chan_dep_data_vec_187[527 : 264] = dep_chan_data_188_187;
    assign token_in_vec_187[1] = token_188_187;
    assign in_chan_dep_vld_vec_187[2] = dep_chan_vld_212_187;
    assign in_chan_dep_data_vec_187[791 : 528] = dep_chan_data_212_187;
    assign token_in_vec_187[2] = token_212_187;
    assign dep_chan_vld_187_186 = out_chan_dep_vld_vec_187[0];
    assign dep_chan_data_187_186 = out_chan_dep_data_187;
    assign token_187_186 = token_out_vec_187[0];
    assign dep_chan_vld_187_188 = out_chan_dep_vld_vec_187[1];
    assign dep_chan_data_187_188 = out_chan_dep_data_187;
    assign token_187_188 = token_out_vec_187[1];
    assign dep_chan_vld_187_212 = out_chan_dep_vld_vec_187[2];
    assign dep_chan_data_187_212 = out_chan_dep_data_187;
    assign token_187_212 = token_out_vec_187[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_10_x2_U0
    top_hls_deadlock_detect_unit #(264, 188, 3, 3) top_hls_deadlock_detect_unit_188 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_188),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_188),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_188),
        .token_in_vec(token_in_vec_188),
        .dl_detect_in(dl_detect_out),
        .origin(origin[188]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_188),
        .out_chan_dep_data(out_chan_dep_data_188),
        .token_out_vec(token_out_vec_188),
        .dl_detect_out(dl_in_vec[188]));

    assign proc_188_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_10_x2_U0.fifo_A_A_IO_L2_in_10_x211_blk_n);
    assign proc_188_data_PIPO_blk[0] = 1'b0;
    assign proc_188_start_FIFO_blk[0] = 1'b0;
    assign proc_188_TLF_FIFO_blk[0] = 1'b0;
    assign proc_188_input_sync_blk[0] = 1'b0;
    assign proc_188_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_188[0] = dl_detect_out ? proc_dep_vld_vec_188_reg[0] : (proc_188_data_FIFO_blk[0] | proc_188_data_PIPO_blk[0] | proc_188_start_FIFO_blk[0] | proc_188_TLF_FIFO_blk[0] | proc_188_input_sync_blk[0] | proc_188_output_sync_blk[0]);
    assign proc_188_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_10_x2_U0.fifo_A_A_IO_L2_in_11_x212_blk_n);
    assign proc_188_data_PIPO_blk[1] = 1'b0;
    assign proc_188_start_FIFO_blk[1] = 1'b0;
    assign proc_188_TLF_FIFO_blk[1] = 1'b0;
    assign proc_188_input_sync_blk[1] = 1'b0;
    assign proc_188_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_188[1] = dl_detect_out ? proc_dep_vld_vec_188_reg[1] : (proc_188_data_FIFO_blk[1] | proc_188_data_PIPO_blk[1] | proc_188_start_FIFO_blk[1] | proc_188_TLF_FIFO_blk[1] | proc_188_input_sync_blk[1] | proc_188_output_sync_blk[1]);
    assign proc_188_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_10_x2_U0.fifo_A_PE_10_0_x246_blk_n);
    assign proc_188_data_PIPO_blk[2] = 1'b0;
    assign proc_188_start_FIFO_blk[2] = 1'b0;
    assign proc_188_TLF_FIFO_blk[2] = 1'b0;
    assign proc_188_input_sync_blk[2] = 1'b0;
    assign proc_188_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_188[2] = dl_detect_out ? proc_dep_vld_vec_188_reg[2] : (proc_188_data_FIFO_blk[2] | proc_188_data_PIPO_blk[2] | proc_188_start_FIFO_blk[2] | proc_188_TLF_FIFO_blk[2] | proc_188_input_sync_blk[2] | proc_188_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_188_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_188_reg <= proc_dep_vld_vec_188;
        end
    end
    assign in_chan_dep_vld_vec_188[0] = dep_chan_vld_187_188;
    assign in_chan_dep_data_vec_188[263 : 0] = dep_chan_data_187_188;
    assign token_in_vec_188[0] = token_187_188;
    assign in_chan_dep_vld_vec_188[1] = dep_chan_vld_189_188;
    assign in_chan_dep_data_vec_188[527 : 264] = dep_chan_data_189_188;
    assign token_in_vec_188[1] = token_189_188;
    assign in_chan_dep_vld_vec_188[2] = dep_chan_vld_214_188;
    assign in_chan_dep_data_vec_188[791 : 528] = dep_chan_data_214_188;
    assign token_in_vec_188[2] = token_214_188;
    assign dep_chan_vld_188_187 = out_chan_dep_vld_vec_188[0];
    assign dep_chan_data_188_187 = out_chan_dep_data_188;
    assign token_188_187 = token_out_vec_188[0];
    assign dep_chan_vld_188_189 = out_chan_dep_vld_vec_188[1];
    assign dep_chan_data_188_189 = out_chan_dep_data_188;
    assign token_188_189 = token_out_vec_188[1];
    assign dep_chan_vld_188_214 = out_chan_dep_vld_vec_188[2];
    assign dep_chan_data_188_214 = out_chan_dep_data_188;
    assign token_188_214 = token_out_vec_188[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_11_x2_U0
    top_hls_deadlock_detect_unit #(264, 189, 3, 3) top_hls_deadlock_detect_unit_189 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_189),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_189),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_189),
        .token_in_vec(token_in_vec_189),
        .dl_detect_in(dl_detect_out),
        .origin(origin[189]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_189),
        .out_chan_dep_data(out_chan_dep_data_189),
        .token_out_vec(token_out_vec_189),
        .dl_detect_out(dl_in_vec[189]));

    assign proc_189_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_11_x2_U0.fifo_A_A_IO_L2_in_11_x212_blk_n);
    assign proc_189_data_PIPO_blk[0] = 1'b0;
    assign proc_189_start_FIFO_blk[0] = 1'b0;
    assign proc_189_TLF_FIFO_blk[0] = 1'b0;
    assign proc_189_input_sync_blk[0] = 1'b0;
    assign proc_189_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_189[0] = dl_detect_out ? proc_dep_vld_vec_189_reg[0] : (proc_189_data_FIFO_blk[0] | proc_189_data_PIPO_blk[0] | proc_189_start_FIFO_blk[0] | proc_189_TLF_FIFO_blk[0] | proc_189_input_sync_blk[0] | proc_189_output_sync_blk[0]);
    assign proc_189_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_11_x2_U0.fifo_A_A_IO_L2_in_12_x213_blk_n);
    assign proc_189_data_PIPO_blk[1] = 1'b0;
    assign proc_189_start_FIFO_blk[1] = 1'b0;
    assign proc_189_TLF_FIFO_blk[1] = 1'b0;
    assign proc_189_input_sync_blk[1] = 1'b0;
    assign proc_189_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_189[1] = dl_detect_out ? proc_dep_vld_vec_189_reg[1] : (proc_189_data_FIFO_blk[1] | proc_189_data_PIPO_blk[1] | proc_189_start_FIFO_blk[1] | proc_189_TLF_FIFO_blk[1] | proc_189_input_sync_blk[1] | proc_189_output_sync_blk[1]);
    assign proc_189_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_11_x2_U0.fifo_A_PE_11_0_x249_blk_n);
    assign proc_189_data_PIPO_blk[2] = 1'b0;
    assign proc_189_start_FIFO_blk[2] = 1'b0;
    assign proc_189_TLF_FIFO_blk[2] = 1'b0;
    assign proc_189_input_sync_blk[2] = 1'b0;
    assign proc_189_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_189[2] = dl_detect_out ? proc_dep_vld_vec_189_reg[2] : (proc_189_data_FIFO_blk[2] | proc_189_data_PIPO_blk[2] | proc_189_start_FIFO_blk[2] | proc_189_TLF_FIFO_blk[2] | proc_189_input_sync_blk[2] | proc_189_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_189_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_189_reg <= proc_dep_vld_vec_189;
        end
    end
    assign in_chan_dep_vld_vec_189[0] = dep_chan_vld_188_189;
    assign in_chan_dep_data_vec_189[263 : 0] = dep_chan_data_188_189;
    assign token_in_vec_189[0] = token_188_189;
    assign in_chan_dep_vld_vec_189[1] = dep_chan_vld_190_189;
    assign in_chan_dep_data_vec_189[527 : 264] = dep_chan_data_190_189;
    assign token_in_vec_189[1] = token_190_189;
    assign in_chan_dep_vld_vec_189[2] = dep_chan_vld_216_189;
    assign in_chan_dep_data_vec_189[791 : 528] = dep_chan_data_216_189;
    assign token_in_vec_189[2] = token_216_189;
    assign dep_chan_vld_189_188 = out_chan_dep_vld_vec_189[0];
    assign dep_chan_data_189_188 = out_chan_dep_data_189;
    assign token_189_188 = token_out_vec_189[0];
    assign dep_chan_vld_189_190 = out_chan_dep_vld_vec_189[1];
    assign dep_chan_data_189_190 = out_chan_dep_data_189;
    assign token_189_190 = token_out_vec_189[1];
    assign dep_chan_vld_189_216 = out_chan_dep_vld_vec_189[2];
    assign dep_chan_data_189_216 = out_chan_dep_data_189;
    assign token_189_216 = token_out_vec_189[2];

    // Process: grp_kernel3_x2_fu_124.A_IO_L2_in_boundary_x2_U0
    top_hls_deadlock_detect_unit #(264, 190, 2, 2) top_hls_deadlock_detect_unit_190 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_190),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_190),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_190),
        .token_in_vec(token_in_vec_190),
        .dl_detect_in(dl_detect_out),
        .origin(origin[190]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_190),
        .out_chan_dep_data(out_chan_dep_data_190),
        .token_out_vec(token_out_vec_190),
        .dl_detect_out(dl_in_vec[190]));

    assign proc_190_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_boundary_x2_U0.fifo_A_A_IO_L2_in_12_x213_blk_n);
    assign proc_190_data_PIPO_blk[0] = 1'b0;
    assign proc_190_start_FIFO_blk[0] = 1'b0;
    assign proc_190_TLF_FIFO_blk[0] = 1'b0;
    assign proc_190_input_sync_blk[0] = 1'b0;
    assign proc_190_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_190[0] = dl_detect_out ? proc_dep_vld_vec_190_reg[0] : (proc_190_data_FIFO_blk[0] | proc_190_data_PIPO_blk[0] | proc_190_start_FIFO_blk[0] | proc_190_TLF_FIFO_blk[0] | proc_190_input_sync_blk[0] | proc_190_output_sync_blk[0]);
    assign proc_190_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.A_IO_L2_in_boundary_x2_U0.fifo_A_PE_12_0_x252_blk_n);
    assign proc_190_data_PIPO_blk[1] = 1'b0;
    assign proc_190_start_FIFO_blk[1] = 1'b0;
    assign proc_190_TLF_FIFO_blk[1] = 1'b0;
    assign proc_190_input_sync_blk[1] = 1'b0;
    assign proc_190_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_190[1] = dl_detect_out ? proc_dep_vld_vec_190_reg[1] : (proc_190_data_FIFO_blk[1] | proc_190_data_PIPO_blk[1] | proc_190_start_FIFO_blk[1] | proc_190_TLF_FIFO_blk[1] | proc_190_input_sync_blk[1] | proc_190_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_190_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_190_reg <= proc_dep_vld_vec_190;
        end
    end
    assign in_chan_dep_vld_vec_190[0] = dep_chan_vld_189_190;
    assign in_chan_dep_data_vec_190[263 : 0] = dep_chan_data_189_190;
    assign token_in_vec_190[0] = token_189_190;
    assign in_chan_dep_vld_vec_190[1] = dep_chan_vld_218_190;
    assign in_chan_dep_data_vec_190[527 : 264] = dep_chan_data_218_190;
    assign token_in_vec_190[1] = token_218_190;
    assign dep_chan_vld_190_189 = out_chan_dep_vld_vec_190[0];
    assign dep_chan_data_190_189 = out_chan_dep_data_190;
    assign token_190_189 = token_out_vec_190[0];
    assign dep_chan_vld_190_218 = out_chan_dep_vld_vec_190[1];
    assign dep_chan_data_190_218 = out_chan_dep_data_190;
    assign token_190_218 = token_out_vec_190[1];

    // Process: grp_kernel3_x2_fu_124.B_IO_L3_in_x2_U0
    top_hls_deadlock_detect_unit #(264, 191, 3, 3) top_hls_deadlock_detect_unit_191 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_191),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_191),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_191),
        .token_in_vec(token_in_vec_191),
        .dl_detect_in(dl_detect_out),
        .origin(origin[191]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_191),
        .out_chan_dep_data(out_chan_dep_data_191),
        .token_out_vec(token_out_vec_191),
        .dl_detect_out(dl_in_vec[191]));

    assign proc_191_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L3_in_x2_U0.fifo_B_B_IO_L2_in_0_x214_blk_n);
    assign proc_191_data_PIPO_blk[0] = 1'b0;
    assign proc_191_start_FIFO_blk[0] = 1'b0;
    assign proc_191_TLF_FIFO_blk[0] = 1'b0;
    assign proc_191_input_sync_blk[0] = 1'b0;
    assign proc_191_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_191[0] = dl_detect_out ? proc_dep_vld_vec_191_reg[0] : (proc_191_data_FIFO_blk[0] | proc_191_data_PIPO_blk[0] | proc_191_start_FIFO_blk[0] | proc_191_TLF_FIFO_blk[0] | proc_191_input_sync_blk[0] | proc_191_output_sync_blk[0]);
    assign proc_191_data_FIFO_blk[1] = 1'b0;
    assign proc_191_data_PIPO_blk[1] = 1'b0;
    assign proc_191_start_FIFO_blk[1] = 1'b0;
    assign proc_191_TLF_FIFO_blk[1] = 1'b0;
    assign proc_191_input_sync_blk[1] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_B_IO_L3_in_x2_U0_ap_ready & grp_kernel3_x2_fu_124.B_IO_L3_in_x2_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_kernel3_x2_entry48_U0_ap_ready);
    assign proc_191_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_191[1] = dl_detect_out ? proc_dep_vld_vec_191_reg[1] : (proc_191_data_FIFO_blk[1] | proc_191_data_PIPO_blk[1] | proc_191_start_FIFO_blk[1] | proc_191_TLF_FIFO_blk[1] | proc_191_input_sync_blk[1] | proc_191_output_sync_blk[1]);
    assign proc_191_data_FIFO_blk[2] = 1'b0;
    assign proc_191_data_PIPO_blk[2] = 1'b0;
    assign proc_191_start_FIFO_blk[2] = 1'b0;
    assign proc_191_TLF_FIFO_blk[2] = 1'b0;
    assign proc_191_input_sync_blk[2] = 1'b0 | (grp_kernel3_x2_fu_124.ap_sync_B_IO_L3_in_x2_U0_ap_ready & grp_kernel3_x2_fu_124.B_IO_L3_in_x2_U0.ap_idle & ~grp_kernel3_x2_fu_124.ap_sync_A_IO_L3_in_x2_U0_ap_ready);
    assign proc_191_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_191[2] = dl_detect_out ? proc_dep_vld_vec_191_reg[2] : (proc_191_data_FIFO_blk[2] | proc_191_data_PIPO_blk[2] | proc_191_start_FIFO_blk[2] | proc_191_TLF_FIFO_blk[2] | proc_191_input_sync_blk[2] | proc_191_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_191_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_191_reg <= proc_dep_vld_vec_191;
        end
    end
    assign in_chan_dep_vld_vec_191[0] = dep_chan_vld_175_191;
    assign in_chan_dep_data_vec_191[263 : 0] = dep_chan_data_175_191;
    assign token_in_vec_191[0] = token_175_191;
    assign in_chan_dep_vld_vec_191[1] = dep_chan_vld_177_191;
    assign in_chan_dep_data_vec_191[527 : 264] = dep_chan_data_177_191;
    assign token_in_vec_191[1] = token_177_191;
    assign in_chan_dep_vld_vec_191[2] = dep_chan_vld_192_191;
    assign in_chan_dep_data_vec_191[791 : 528] = dep_chan_data_192_191;
    assign token_in_vec_191[2] = token_192_191;
    assign dep_chan_vld_191_192 = out_chan_dep_vld_vec_191[0];
    assign dep_chan_data_191_192 = out_chan_dep_data_191;
    assign token_191_192 = token_out_vec_191[0];
    assign dep_chan_vld_191_175 = out_chan_dep_vld_vec_191[1];
    assign dep_chan_data_191_175 = out_chan_dep_data_191;
    assign token_191_175 = token_out_vec_191[1];
    assign dep_chan_vld_191_177 = out_chan_dep_vld_vec_191[2];
    assign dep_chan_data_191_177 = out_chan_dep_data_191;
    assign token_191_177 = token_out_vec_191[2];

    // Process: grp_kernel3_x2_fu_124.B_IO_L2_in_x2_U0
    top_hls_deadlock_detect_unit #(264, 192, 3, 3) top_hls_deadlock_detect_unit_192 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_192),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_192),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_192),
        .token_in_vec(token_in_vec_192),
        .dl_detect_in(dl_detect_out),
        .origin(origin[192]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_192),
        .out_chan_dep_data(out_chan_dep_data_192),
        .token_out_vec(token_out_vec_192),
        .dl_detect_out(dl_in_vec[192]));

    assign proc_192_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L2_in_x2_U0.fifo_B_B_IO_L2_in_0_x214_blk_n);
    assign proc_192_data_PIPO_blk[0] = 1'b0;
    assign proc_192_start_FIFO_blk[0] = 1'b0;
    assign proc_192_TLF_FIFO_blk[0] = 1'b0;
    assign proc_192_input_sync_blk[0] = 1'b0;
    assign proc_192_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_192[0] = dl_detect_out ? proc_dep_vld_vec_192_reg[0] : (proc_192_data_FIFO_blk[0] | proc_192_data_PIPO_blk[0] | proc_192_start_FIFO_blk[0] | proc_192_TLF_FIFO_blk[0] | proc_192_input_sync_blk[0] | proc_192_output_sync_blk[0]);
    assign proc_192_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L2_in_x2_U0.fifo_B_B_IO_L2_in_1_x215_blk_n);
    assign proc_192_data_PIPO_blk[1] = 1'b0;
    assign proc_192_start_FIFO_blk[1] = 1'b0;
    assign proc_192_TLF_FIFO_blk[1] = 1'b0;
    assign proc_192_input_sync_blk[1] = 1'b0;
    assign proc_192_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_192[1] = dl_detect_out ? proc_dep_vld_vec_192_reg[1] : (proc_192_data_FIFO_blk[1] | proc_192_data_PIPO_blk[1] | proc_192_start_FIFO_blk[1] | proc_192_TLF_FIFO_blk[1] | proc_192_input_sync_blk[1] | proc_192_output_sync_blk[1]);
    assign proc_192_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L2_in_x2_U0.fifo_B_PE_0_0_x255_blk_n);
    assign proc_192_data_PIPO_blk[2] = 1'b0;
    assign proc_192_start_FIFO_blk[2] = 1'b0;
    assign proc_192_TLF_FIFO_blk[2] = 1'b0;
    assign proc_192_input_sync_blk[2] = 1'b0;
    assign proc_192_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_192[2] = dl_detect_out ? proc_dep_vld_vec_192_reg[2] : (proc_192_data_FIFO_blk[2] | proc_192_data_PIPO_blk[2] | proc_192_start_FIFO_blk[2] | proc_192_TLF_FIFO_blk[2] | proc_192_input_sync_blk[2] | proc_192_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_192_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_192_reg <= proc_dep_vld_vec_192;
        end
    end
    assign in_chan_dep_vld_vec_192[0] = dep_chan_vld_191_192;
    assign in_chan_dep_data_vec_192[263 : 0] = dep_chan_data_191_192;
    assign token_in_vec_192[0] = token_191_192;
    assign in_chan_dep_vld_vec_192[1] = dep_chan_vld_193_192;
    assign in_chan_dep_data_vec_192[527 : 264] = dep_chan_data_193_192;
    assign token_in_vec_192[1] = token_193_192;
    assign in_chan_dep_vld_vec_192[2] = dep_chan_vld_194_192;
    assign in_chan_dep_data_vec_192[791 : 528] = dep_chan_data_194_192;
    assign token_in_vec_192[2] = token_194_192;
    assign dep_chan_vld_192_191 = out_chan_dep_vld_vec_192[0];
    assign dep_chan_data_192_191 = out_chan_dep_data_192;
    assign token_192_191 = token_out_vec_192[0];
    assign dep_chan_vld_192_193 = out_chan_dep_vld_vec_192[1];
    assign dep_chan_data_192_193 = out_chan_dep_data_192;
    assign token_192_193 = token_out_vec_192[1];
    assign dep_chan_vld_192_194 = out_chan_dep_vld_vec_192[2];
    assign dep_chan_data_192_194 = out_chan_dep_data_192;
    assign token_192_194 = token_out_vec_192[2];

    // Process: grp_kernel3_x2_fu_124.B_IO_L2_in_boundary_x2_U0
    top_hls_deadlock_detect_unit #(264, 193, 2, 2) top_hls_deadlock_detect_unit_193 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_193),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_193),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_193),
        .token_in_vec(token_in_vec_193),
        .dl_detect_in(dl_detect_out),
        .origin(origin[193]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_193),
        .out_chan_dep_data(out_chan_dep_data_193),
        .token_out_vec(token_out_vec_193),
        .dl_detect_out(dl_in_vec[193]));

    assign proc_193_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L2_in_boundary_x2_U0.fifo_B_B_IO_L2_in_1_x215_blk_n);
    assign proc_193_data_PIPO_blk[0] = 1'b0;
    assign proc_193_start_FIFO_blk[0] = 1'b0;
    assign proc_193_TLF_FIFO_blk[0] = 1'b0;
    assign proc_193_input_sync_blk[0] = 1'b0;
    assign proc_193_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_193[0] = dl_detect_out ? proc_dep_vld_vec_193_reg[0] : (proc_193_data_FIFO_blk[0] | proc_193_data_PIPO_blk[0] | proc_193_start_FIFO_blk[0] | proc_193_TLF_FIFO_blk[0] | proc_193_input_sync_blk[0] | proc_193_output_sync_blk[0]);
    assign proc_193_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.B_IO_L2_in_boundary_x2_U0.fifo_B_PE_0_1_x269_blk_n);
    assign proc_193_data_PIPO_blk[1] = 1'b0;
    assign proc_193_start_FIFO_blk[1] = 1'b0;
    assign proc_193_TLF_FIFO_blk[1] = 1'b0;
    assign proc_193_input_sync_blk[1] = 1'b0;
    assign proc_193_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_193[1] = dl_detect_out ? proc_dep_vld_vec_193_reg[1] : (proc_193_data_FIFO_blk[1] | proc_193_data_PIPO_blk[1] | proc_193_start_FIFO_blk[1] | proc_193_TLF_FIFO_blk[1] | proc_193_input_sync_blk[1] | proc_193_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_193_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_193_reg <= proc_dep_vld_vec_193;
        end
    end
    assign in_chan_dep_vld_vec_193[0] = dep_chan_vld_192_193;
    assign in_chan_dep_data_vec_193[263 : 0] = dep_chan_data_192_193;
    assign token_in_vec_193[0] = token_192_193;
    assign in_chan_dep_vld_vec_193[1] = dep_chan_vld_195_193;
    assign in_chan_dep_data_vec_193[527 : 264] = dep_chan_data_195_193;
    assign token_in_vec_193[1] = token_195_193;
    assign dep_chan_vld_193_192 = out_chan_dep_vld_vec_193[0];
    assign dep_chan_data_193_192 = out_chan_dep_data_193;
    assign token_193_192 = token_out_vec_193[0];
    assign dep_chan_vld_193_195 = out_chan_dep_vld_vec_193[1];
    assign dep_chan_data_193_195 = out_chan_dep_data_193;
    assign token_193_195 = token_out_vec_193[1];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 194, 5, 5) top_hls_deadlock_detect_unit_194 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_194),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_194),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_194),
        .token_in_vec(token_in_vec_194),
        .dl_detect_in(dl_detect_out),
        .origin(origin[194]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_194),
        .out_chan_dep_data(out_chan_dep_data_194),
        .token_out_vec(token_out_vec_194),
        .dl_detect_out(dl_in_vec[194]));

    assign proc_194_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0.fifo_A_PE_0_0_x216_blk_n);
    assign proc_194_data_PIPO_blk[0] = 1'b0;
    assign proc_194_start_FIFO_blk[0] = 1'b0;
    assign proc_194_TLF_FIFO_blk[0] = 1'b0;
    assign proc_194_input_sync_blk[0] = 1'b0;
    assign proc_194_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_194[0] = dl_detect_out ? proc_dep_vld_vec_194_reg[0] : (proc_194_data_FIFO_blk[0] | proc_194_data_PIPO_blk[0] | proc_194_start_FIFO_blk[0] | proc_194_TLF_FIFO_blk[0] | proc_194_input_sync_blk[0] | proc_194_output_sync_blk[0]);
    assign proc_194_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0.fifo_A_PE_0_1_x217_blk_n);
    assign proc_194_data_PIPO_blk[1] = 1'b0;
    assign proc_194_start_FIFO_blk[1] = 1'b0;
    assign proc_194_TLF_FIFO_blk[1] = 1'b0;
    assign proc_194_input_sync_blk[1] = 1'b0;
    assign proc_194_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_194[1] = dl_detect_out ? proc_dep_vld_vec_194_reg[1] : (proc_194_data_FIFO_blk[1] | proc_194_data_PIPO_blk[1] | proc_194_start_FIFO_blk[1] | proc_194_TLF_FIFO_blk[1] | proc_194_input_sync_blk[1] | proc_194_output_sync_blk[1]);
    assign proc_194_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0.fifo_B_PE_0_0_x255_blk_n);
    assign proc_194_data_PIPO_blk[2] = 1'b0;
    assign proc_194_start_FIFO_blk[2] = 1'b0;
    assign proc_194_TLF_FIFO_blk[2] = 1'b0;
    assign proc_194_input_sync_blk[2] = 1'b0;
    assign proc_194_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_194[2] = dl_detect_out ? proc_dep_vld_vec_194_reg[2] : (proc_194_data_FIFO_blk[2] | proc_194_data_PIPO_blk[2] | proc_194_start_FIFO_blk[2] | proc_194_TLF_FIFO_blk[2] | proc_194_input_sync_blk[2] | proc_194_output_sync_blk[2]);
    assign proc_194_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0.fifo_B_PE_1_0_x256_blk_n);
    assign proc_194_data_PIPO_blk[3] = 1'b0;
    assign proc_194_start_FIFO_blk[3] = 1'b0;
    assign proc_194_TLF_FIFO_blk[3] = 1'b0;
    assign proc_194_input_sync_blk[3] = 1'b0;
    assign proc_194_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_194[3] = dl_detect_out ? proc_dep_vld_vec_194_reg[3] : (proc_194_data_FIFO_blk[3] | proc_194_data_PIPO_blk[3] | proc_194_start_FIFO_blk[3] | proc_194_TLF_FIFO_blk[3] | proc_194_input_sync_blk[3] | proc_194_output_sync_blk[3]);
    assign proc_194_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_0_x2_U0.fifo_C_drain_PE_0_0_x283_blk_n);
    assign proc_194_data_PIPO_blk[4] = 1'b0;
    assign proc_194_start_FIFO_blk[4] = 1'b0;
    assign proc_194_TLF_FIFO_blk[4] = 1'b0;
    assign proc_194_input_sync_blk[4] = 1'b0;
    assign proc_194_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_194[4] = dl_detect_out ? proc_dep_vld_vec_194_reg[4] : (proc_194_data_FIFO_blk[4] | proc_194_data_PIPO_blk[4] | proc_194_start_FIFO_blk[4] | proc_194_TLF_FIFO_blk[4] | proc_194_input_sync_blk[4] | proc_194_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_194_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_194_reg <= proc_dep_vld_vec_194;
        end
    end
    assign in_chan_dep_vld_vec_194[0] = dep_chan_vld_178_194;
    assign in_chan_dep_data_vec_194[263 : 0] = dep_chan_data_178_194;
    assign token_in_vec_194[0] = token_178_194;
    assign in_chan_dep_vld_vec_194[1] = dep_chan_vld_192_194;
    assign in_chan_dep_data_vec_194[527 : 264] = dep_chan_data_192_194;
    assign token_in_vec_194[1] = token_192_194;
    assign in_chan_dep_vld_vec_194[2] = dep_chan_vld_195_194;
    assign in_chan_dep_data_vec_194[791 : 528] = dep_chan_data_195_194;
    assign token_in_vec_194[2] = token_195_194;
    assign in_chan_dep_vld_vec_194[3] = dep_chan_vld_196_194;
    assign in_chan_dep_data_vec_194[1055 : 792] = dep_chan_data_196_194;
    assign token_in_vec_194[3] = token_196_194;
    assign in_chan_dep_vld_vec_194[4] = dep_chan_vld_247_194;
    assign in_chan_dep_data_vec_194[1319 : 1056] = dep_chan_data_247_194;
    assign token_in_vec_194[4] = token_247_194;
    assign dep_chan_vld_194_178 = out_chan_dep_vld_vec_194[0];
    assign dep_chan_data_194_178 = out_chan_dep_data_194;
    assign token_194_178 = token_out_vec_194[0];
    assign dep_chan_vld_194_195 = out_chan_dep_vld_vec_194[1];
    assign dep_chan_data_194_195 = out_chan_dep_data_194;
    assign token_194_195 = token_out_vec_194[1];
    assign dep_chan_vld_194_192 = out_chan_dep_vld_vec_194[2];
    assign dep_chan_data_194_192 = out_chan_dep_data_194;
    assign token_194_192 = token_out_vec_194[2];
    assign dep_chan_vld_194_196 = out_chan_dep_vld_vec_194[3];
    assign dep_chan_data_194_196 = out_chan_dep_data_194;
    assign token_194_196 = token_out_vec_194[3];
    assign dep_chan_vld_194_247 = out_chan_dep_vld_vec_194[4];
    assign dep_chan_data_194_247 = out_chan_dep_data_194;
    assign token_194_247 = token_out_vec_194[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 195, 5, 5) top_hls_deadlock_detect_unit_195 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_195),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_195),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_195),
        .token_in_vec(token_in_vec_195),
        .dl_detect_in(dl_detect_out),
        .origin(origin[195]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_195),
        .out_chan_dep_data(out_chan_dep_data_195),
        .token_out_vec(token_out_vec_195),
        .dl_detect_out(dl_in_vec[195]));

    assign proc_195_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0.fifo_A_PE_0_1_x217_blk_n);
    assign proc_195_data_PIPO_blk[0] = 1'b0;
    assign proc_195_start_FIFO_blk[0] = 1'b0;
    assign proc_195_TLF_FIFO_blk[0] = 1'b0;
    assign proc_195_input_sync_blk[0] = 1'b0;
    assign proc_195_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_195[0] = dl_detect_out ? proc_dep_vld_vec_195_reg[0] : (proc_195_data_FIFO_blk[0] | proc_195_data_PIPO_blk[0] | proc_195_start_FIFO_blk[0] | proc_195_TLF_FIFO_blk[0] | proc_195_input_sync_blk[0] | proc_195_output_sync_blk[0]);
    assign proc_195_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0.fifo_A_PE_0_2_x218_blk_n);
    assign proc_195_data_PIPO_blk[1] = 1'b0;
    assign proc_195_start_FIFO_blk[1] = 1'b0;
    assign proc_195_TLF_FIFO_blk[1] = 1'b0;
    assign proc_195_input_sync_blk[1] = 1'b0;
    assign proc_195_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_195[1] = dl_detect_out ? proc_dep_vld_vec_195_reg[1] : (proc_195_data_FIFO_blk[1] | proc_195_data_PIPO_blk[1] | proc_195_start_FIFO_blk[1] | proc_195_TLF_FIFO_blk[1] | proc_195_input_sync_blk[1] | proc_195_output_sync_blk[1]);
    assign proc_195_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0.fifo_B_PE_0_1_x269_blk_n);
    assign proc_195_data_PIPO_blk[2] = 1'b0;
    assign proc_195_start_FIFO_blk[2] = 1'b0;
    assign proc_195_TLF_FIFO_blk[2] = 1'b0;
    assign proc_195_input_sync_blk[2] = 1'b0;
    assign proc_195_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_195[2] = dl_detect_out ? proc_dep_vld_vec_195_reg[2] : (proc_195_data_FIFO_blk[2] | proc_195_data_PIPO_blk[2] | proc_195_start_FIFO_blk[2] | proc_195_TLF_FIFO_blk[2] | proc_195_input_sync_blk[2] | proc_195_output_sync_blk[2]);
    assign proc_195_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0.fifo_B_PE_1_1_x270_blk_n);
    assign proc_195_data_PIPO_blk[3] = 1'b0;
    assign proc_195_start_FIFO_blk[3] = 1'b0;
    assign proc_195_TLF_FIFO_blk[3] = 1'b0;
    assign proc_195_input_sync_blk[3] = 1'b0;
    assign proc_195_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_195[3] = dl_detect_out ? proc_dep_vld_vec_195_reg[3] : (proc_195_data_FIFO_blk[3] | proc_195_data_PIPO_blk[3] | proc_195_start_FIFO_blk[3] | proc_195_TLF_FIFO_blk[3] | proc_195_input_sync_blk[3] | proc_195_output_sync_blk[3]);
    assign proc_195_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_0_1_x2_U0.fifo_C_drain_PE_0_1_x296_blk_n);
    assign proc_195_data_PIPO_blk[4] = 1'b0;
    assign proc_195_start_FIFO_blk[4] = 1'b0;
    assign proc_195_TLF_FIFO_blk[4] = 1'b0;
    assign proc_195_input_sync_blk[4] = 1'b0;
    assign proc_195_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_195[4] = dl_detect_out ? proc_dep_vld_vec_195_reg[4] : (proc_195_data_FIFO_blk[4] | proc_195_data_PIPO_blk[4] | proc_195_start_FIFO_blk[4] | proc_195_TLF_FIFO_blk[4] | proc_195_input_sync_blk[4] | proc_195_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_195_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_195_reg <= proc_dep_vld_vec_195;
        end
    end
    assign in_chan_dep_vld_vec_195[0] = dep_chan_vld_193_195;
    assign in_chan_dep_data_vec_195[263 : 0] = dep_chan_data_193_195;
    assign token_in_vec_195[0] = token_193_195;
    assign in_chan_dep_vld_vec_195[1] = dep_chan_vld_194_195;
    assign in_chan_dep_data_vec_195[527 : 264] = dep_chan_data_194_195;
    assign token_in_vec_195[1] = token_194_195;
    assign in_chan_dep_vld_vec_195[2] = dep_chan_vld_197_195;
    assign in_chan_dep_data_vec_195[791 : 528] = dep_chan_data_197_195;
    assign token_in_vec_195[2] = token_197_195;
    assign in_chan_dep_vld_vec_195[3] = dep_chan_vld_220_195;
    assign in_chan_dep_data_vec_195[1055 : 792] = dep_chan_data_220_195;
    assign token_in_vec_195[3] = token_220_195;
    assign in_chan_dep_vld_vec_195[4] = dep_chan_vld_260_195;
    assign in_chan_dep_data_vec_195[1319 : 1056] = dep_chan_data_260_195;
    assign token_in_vec_195[4] = token_260_195;
    assign dep_chan_vld_195_194 = out_chan_dep_vld_vec_195[0];
    assign dep_chan_data_195_194 = out_chan_dep_data_195;
    assign token_195_194 = token_out_vec_195[0];
    assign dep_chan_vld_195_220 = out_chan_dep_vld_vec_195[1];
    assign dep_chan_data_195_220 = out_chan_dep_data_195;
    assign token_195_220 = token_out_vec_195[1];
    assign dep_chan_vld_195_193 = out_chan_dep_vld_vec_195[2];
    assign dep_chan_data_195_193 = out_chan_dep_data_195;
    assign token_195_193 = token_out_vec_195[2];
    assign dep_chan_vld_195_197 = out_chan_dep_vld_vec_195[3];
    assign dep_chan_data_195_197 = out_chan_dep_data_195;
    assign token_195_197 = token_out_vec_195[3];
    assign dep_chan_vld_195_260 = out_chan_dep_vld_vec_195[4];
    assign dep_chan_data_195_260 = out_chan_dep_data_195;
    assign token_195_260 = token_out_vec_195[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 196, 5, 5) top_hls_deadlock_detect_unit_196 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_196),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_196),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_196),
        .token_in_vec(token_in_vec_196),
        .dl_detect_in(dl_detect_out),
        .origin(origin[196]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_196),
        .out_chan_dep_data(out_chan_dep_data_196),
        .token_out_vec(token_out_vec_196),
        .dl_detect_out(dl_in_vec[196]));

    assign proc_196_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0.fifo_A_PE_1_0_x219_blk_n);
    assign proc_196_data_PIPO_blk[0] = 1'b0;
    assign proc_196_start_FIFO_blk[0] = 1'b0;
    assign proc_196_TLF_FIFO_blk[0] = 1'b0;
    assign proc_196_input_sync_blk[0] = 1'b0;
    assign proc_196_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_196[0] = dl_detect_out ? proc_dep_vld_vec_196_reg[0] : (proc_196_data_FIFO_blk[0] | proc_196_data_PIPO_blk[0] | proc_196_start_FIFO_blk[0] | proc_196_TLF_FIFO_blk[0] | proc_196_input_sync_blk[0] | proc_196_output_sync_blk[0]);
    assign proc_196_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0.fifo_A_PE_1_1_x220_blk_n);
    assign proc_196_data_PIPO_blk[1] = 1'b0;
    assign proc_196_start_FIFO_blk[1] = 1'b0;
    assign proc_196_TLF_FIFO_blk[1] = 1'b0;
    assign proc_196_input_sync_blk[1] = 1'b0;
    assign proc_196_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_196[1] = dl_detect_out ? proc_dep_vld_vec_196_reg[1] : (proc_196_data_FIFO_blk[1] | proc_196_data_PIPO_blk[1] | proc_196_start_FIFO_blk[1] | proc_196_TLF_FIFO_blk[1] | proc_196_input_sync_blk[1] | proc_196_output_sync_blk[1]);
    assign proc_196_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0.fifo_B_PE_1_0_x256_blk_n);
    assign proc_196_data_PIPO_blk[2] = 1'b0;
    assign proc_196_start_FIFO_blk[2] = 1'b0;
    assign proc_196_TLF_FIFO_blk[2] = 1'b0;
    assign proc_196_input_sync_blk[2] = 1'b0;
    assign proc_196_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_196[2] = dl_detect_out ? proc_dep_vld_vec_196_reg[2] : (proc_196_data_FIFO_blk[2] | proc_196_data_PIPO_blk[2] | proc_196_start_FIFO_blk[2] | proc_196_TLF_FIFO_blk[2] | proc_196_input_sync_blk[2] | proc_196_output_sync_blk[2]);
    assign proc_196_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0.fifo_B_PE_2_0_x257_blk_n);
    assign proc_196_data_PIPO_blk[3] = 1'b0;
    assign proc_196_start_FIFO_blk[3] = 1'b0;
    assign proc_196_TLF_FIFO_blk[3] = 1'b0;
    assign proc_196_input_sync_blk[3] = 1'b0;
    assign proc_196_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_196[3] = dl_detect_out ? proc_dep_vld_vec_196_reg[3] : (proc_196_data_FIFO_blk[3] | proc_196_data_PIPO_blk[3] | proc_196_start_FIFO_blk[3] | proc_196_TLF_FIFO_blk[3] | proc_196_input_sync_blk[3] | proc_196_output_sync_blk[3]);
    assign proc_196_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_0_x2_U0.fifo_C_drain_PE_1_0_x284_blk_n);
    assign proc_196_data_PIPO_blk[4] = 1'b0;
    assign proc_196_start_FIFO_blk[4] = 1'b0;
    assign proc_196_TLF_FIFO_blk[4] = 1'b0;
    assign proc_196_input_sync_blk[4] = 1'b0;
    assign proc_196_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_196[4] = dl_detect_out ? proc_dep_vld_vec_196_reg[4] : (proc_196_data_FIFO_blk[4] | proc_196_data_PIPO_blk[4] | proc_196_start_FIFO_blk[4] | proc_196_TLF_FIFO_blk[4] | proc_196_input_sync_blk[4] | proc_196_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_196_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_196_reg <= proc_dep_vld_vec_196;
        end
    end
    assign in_chan_dep_vld_vec_196[0] = dep_chan_vld_179_196;
    assign in_chan_dep_data_vec_196[263 : 0] = dep_chan_data_179_196;
    assign token_in_vec_196[0] = token_179_196;
    assign in_chan_dep_vld_vec_196[1] = dep_chan_vld_194_196;
    assign in_chan_dep_data_vec_196[527 : 264] = dep_chan_data_194_196;
    assign token_in_vec_196[1] = token_194_196;
    assign in_chan_dep_vld_vec_196[2] = dep_chan_vld_197_196;
    assign in_chan_dep_data_vec_196[791 : 528] = dep_chan_data_197_196;
    assign token_in_vec_196[2] = token_197_196;
    assign in_chan_dep_vld_vec_196[3] = dep_chan_vld_198_196;
    assign in_chan_dep_data_vec_196[1055 : 792] = dep_chan_data_198_196;
    assign token_in_vec_196[3] = token_198_196;
    assign in_chan_dep_vld_vec_196[4] = dep_chan_vld_246_196;
    assign in_chan_dep_data_vec_196[1319 : 1056] = dep_chan_data_246_196;
    assign token_in_vec_196[4] = token_246_196;
    assign dep_chan_vld_196_179 = out_chan_dep_vld_vec_196[0];
    assign dep_chan_data_196_179 = out_chan_dep_data_196;
    assign token_196_179 = token_out_vec_196[0];
    assign dep_chan_vld_196_197 = out_chan_dep_vld_vec_196[1];
    assign dep_chan_data_196_197 = out_chan_dep_data_196;
    assign token_196_197 = token_out_vec_196[1];
    assign dep_chan_vld_196_194 = out_chan_dep_vld_vec_196[2];
    assign dep_chan_data_196_194 = out_chan_dep_data_196;
    assign token_196_194 = token_out_vec_196[2];
    assign dep_chan_vld_196_198 = out_chan_dep_vld_vec_196[3];
    assign dep_chan_data_196_198 = out_chan_dep_data_196;
    assign token_196_198 = token_out_vec_196[3];
    assign dep_chan_vld_196_246 = out_chan_dep_vld_vec_196[4];
    assign dep_chan_data_196_246 = out_chan_dep_data_196;
    assign token_196_246 = token_out_vec_196[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 197, 5, 5) top_hls_deadlock_detect_unit_197 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_197),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_197),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_197),
        .token_in_vec(token_in_vec_197),
        .dl_detect_in(dl_detect_out),
        .origin(origin[197]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_197),
        .out_chan_dep_data(out_chan_dep_data_197),
        .token_out_vec(token_out_vec_197),
        .dl_detect_out(dl_in_vec[197]));

    assign proc_197_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0.fifo_A_PE_1_1_x220_blk_n);
    assign proc_197_data_PIPO_blk[0] = 1'b0;
    assign proc_197_start_FIFO_blk[0] = 1'b0;
    assign proc_197_TLF_FIFO_blk[0] = 1'b0;
    assign proc_197_input_sync_blk[0] = 1'b0;
    assign proc_197_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_197[0] = dl_detect_out ? proc_dep_vld_vec_197_reg[0] : (proc_197_data_FIFO_blk[0] | proc_197_data_PIPO_blk[0] | proc_197_start_FIFO_blk[0] | proc_197_TLF_FIFO_blk[0] | proc_197_input_sync_blk[0] | proc_197_output_sync_blk[0]);
    assign proc_197_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0.fifo_A_PE_1_2_x221_blk_n);
    assign proc_197_data_PIPO_blk[1] = 1'b0;
    assign proc_197_start_FIFO_blk[1] = 1'b0;
    assign proc_197_TLF_FIFO_blk[1] = 1'b0;
    assign proc_197_input_sync_blk[1] = 1'b0;
    assign proc_197_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_197[1] = dl_detect_out ? proc_dep_vld_vec_197_reg[1] : (proc_197_data_FIFO_blk[1] | proc_197_data_PIPO_blk[1] | proc_197_start_FIFO_blk[1] | proc_197_TLF_FIFO_blk[1] | proc_197_input_sync_blk[1] | proc_197_output_sync_blk[1]);
    assign proc_197_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0.fifo_B_PE_1_1_x270_blk_n);
    assign proc_197_data_PIPO_blk[2] = 1'b0;
    assign proc_197_start_FIFO_blk[2] = 1'b0;
    assign proc_197_TLF_FIFO_blk[2] = 1'b0;
    assign proc_197_input_sync_blk[2] = 1'b0;
    assign proc_197_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_197[2] = dl_detect_out ? proc_dep_vld_vec_197_reg[2] : (proc_197_data_FIFO_blk[2] | proc_197_data_PIPO_blk[2] | proc_197_start_FIFO_blk[2] | proc_197_TLF_FIFO_blk[2] | proc_197_input_sync_blk[2] | proc_197_output_sync_blk[2]);
    assign proc_197_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0.fifo_B_PE_2_1_x271_blk_n);
    assign proc_197_data_PIPO_blk[3] = 1'b0;
    assign proc_197_start_FIFO_blk[3] = 1'b0;
    assign proc_197_TLF_FIFO_blk[3] = 1'b0;
    assign proc_197_input_sync_blk[3] = 1'b0;
    assign proc_197_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_197[3] = dl_detect_out ? proc_dep_vld_vec_197_reg[3] : (proc_197_data_FIFO_blk[3] | proc_197_data_PIPO_blk[3] | proc_197_start_FIFO_blk[3] | proc_197_TLF_FIFO_blk[3] | proc_197_input_sync_blk[3] | proc_197_output_sync_blk[3]);
    assign proc_197_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_1_1_x2_U0.fifo_C_drain_PE_1_1_x297_blk_n);
    assign proc_197_data_PIPO_blk[4] = 1'b0;
    assign proc_197_start_FIFO_blk[4] = 1'b0;
    assign proc_197_TLF_FIFO_blk[4] = 1'b0;
    assign proc_197_input_sync_blk[4] = 1'b0;
    assign proc_197_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_197[4] = dl_detect_out ? proc_dep_vld_vec_197_reg[4] : (proc_197_data_FIFO_blk[4] | proc_197_data_PIPO_blk[4] | proc_197_start_FIFO_blk[4] | proc_197_TLF_FIFO_blk[4] | proc_197_input_sync_blk[4] | proc_197_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_197_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_197_reg <= proc_dep_vld_vec_197;
        end
    end
    assign in_chan_dep_vld_vec_197[0] = dep_chan_vld_195_197;
    assign in_chan_dep_data_vec_197[263 : 0] = dep_chan_data_195_197;
    assign token_in_vec_197[0] = token_195_197;
    assign in_chan_dep_vld_vec_197[1] = dep_chan_vld_196_197;
    assign in_chan_dep_data_vec_197[527 : 264] = dep_chan_data_196_197;
    assign token_in_vec_197[1] = token_196_197;
    assign in_chan_dep_vld_vec_197[2] = dep_chan_vld_199_197;
    assign in_chan_dep_data_vec_197[791 : 528] = dep_chan_data_199_197;
    assign token_in_vec_197[2] = token_199_197;
    assign in_chan_dep_vld_vec_197[3] = dep_chan_vld_221_197;
    assign in_chan_dep_data_vec_197[1055 : 792] = dep_chan_data_221_197;
    assign token_in_vec_197[3] = token_221_197;
    assign in_chan_dep_vld_vec_197[4] = dep_chan_vld_259_197;
    assign in_chan_dep_data_vec_197[1319 : 1056] = dep_chan_data_259_197;
    assign token_in_vec_197[4] = token_259_197;
    assign dep_chan_vld_197_196 = out_chan_dep_vld_vec_197[0];
    assign dep_chan_data_197_196 = out_chan_dep_data_197;
    assign token_197_196 = token_out_vec_197[0];
    assign dep_chan_vld_197_221 = out_chan_dep_vld_vec_197[1];
    assign dep_chan_data_197_221 = out_chan_dep_data_197;
    assign token_197_221 = token_out_vec_197[1];
    assign dep_chan_vld_197_195 = out_chan_dep_vld_vec_197[2];
    assign dep_chan_data_197_195 = out_chan_dep_data_197;
    assign token_197_195 = token_out_vec_197[2];
    assign dep_chan_vld_197_199 = out_chan_dep_vld_vec_197[3];
    assign dep_chan_data_197_199 = out_chan_dep_data_197;
    assign token_197_199 = token_out_vec_197[3];
    assign dep_chan_vld_197_259 = out_chan_dep_vld_vec_197[4];
    assign dep_chan_data_197_259 = out_chan_dep_data_197;
    assign token_197_259 = token_out_vec_197[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 198, 5, 5) top_hls_deadlock_detect_unit_198 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_198),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_198),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_198),
        .token_in_vec(token_in_vec_198),
        .dl_detect_in(dl_detect_out),
        .origin(origin[198]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_198),
        .out_chan_dep_data(out_chan_dep_data_198),
        .token_out_vec(token_out_vec_198),
        .dl_detect_out(dl_in_vec[198]));

    assign proc_198_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0.fifo_A_PE_2_0_x222_blk_n);
    assign proc_198_data_PIPO_blk[0] = 1'b0;
    assign proc_198_start_FIFO_blk[0] = 1'b0;
    assign proc_198_TLF_FIFO_blk[0] = 1'b0;
    assign proc_198_input_sync_blk[0] = 1'b0;
    assign proc_198_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_198[0] = dl_detect_out ? proc_dep_vld_vec_198_reg[0] : (proc_198_data_FIFO_blk[0] | proc_198_data_PIPO_blk[0] | proc_198_start_FIFO_blk[0] | proc_198_TLF_FIFO_blk[0] | proc_198_input_sync_blk[0] | proc_198_output_sync_blk[0]);
    assign proc_198_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0.fifo_A_PE_2_1_x223_blk_n);
    assign proc_198_data_PIPO_blk[1] = 1'b0;
    assign proc_198_start_FIFO_blk[1] = 1'b0;
    assign proc_198_TLF_FIFO_blk[1] = 1'b0;
    assign proc_198_input_sync_blk[1] = 1'b0;
    assign proc_198_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_198[1] = dl_detect_out ? proc_dep_vld_vec_198_reg[1] : (proc_198_data_FIFO_blk[1] | proc_198_data_PIPO_blk[1] | proc_198_start_FIFO_blk[1] | proc_198_TLF_FIFO_blk[1] | proc_198_input_sync_blk[1] | proc_198_output_sync_blk[1]);
    assign proc_198_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0.fifo_B_PE_2_0_x257_blk_n);
    assign proc_198_data_PIPO_blk[2] = 1'b0;
    assign proc_198_start_FIFO_blk[2] = 1'b0;
    assign proc_198_TLF_FIFO_blk[2] = 1'b0;
    assign proc_198_input_sync_blk[2] = 1'b0;
    assign proc_198_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_198[2] = dl_detect_out ? proc_dep_vld_vec_198_reg[2] : (proc_198_data_FIFO_blk[2] | proc_198_data_PIPO_blk[2] | proc_198_start_FIFO_blk[2] | proc_198_TLF_FIFO_blk[2] | proc_198_input_sync_blk[2] | proc_198_output_sync_blk[2]);
    assign proc_198_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0.fifo_B_PE_3_0_x258_blk_n);
    assign proc_198_data_PIPO_blk[3] = 1'b0;
    assign proc_198_start_FIFO_blk[3] = 1'b0;
    assign proc_198_TLF_FIFO_blk[3] = 1'b0;
    assign proc_198_input_sync_blk[3] = 1'b0;
    assign proc_198_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_198[3] = dl_detect_out ? proc_dep_vld_vec_198_reg[3] : (proc_198_data_FIFO_blk[3] | proc_198_data_PIPO_blk[3] | proc_198_start_FIFO_blk[3] | proc_198_TLF_FIFO_blk[3] | proc_198_input_sync_blk[3] | proc_198_output_sync_blk[3]);
    assign proc_198_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_0_x2_U0.fifo_C_drain_PE_2_0_x285_blk_n);
    assign proc_198_data_PIPO_blk[4] = 1'b0;
    assign proc_198_start_FIFO_blk[4] = 1'b0;
    assign proc_198_TLF_FIFO_blk[4] = 1'b0;
    assign proc_198_input_sync_blk[4] = 1'b0;
    assign proc_198_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_198[4] = dl_detect_out ? proc_dep_vld_vec_198_reg[4] : (proc_198_data_FIFO_blk[4] | proc_198_data_PIPO_blk[4] | proc_198_start_FIFO_blk[4] | proc_198_TLF_FIFO_blk[4] | proc_198_input_sync_blk[4] | proc_198_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_198_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_198_reg <= proc_dep_vld_vec_198;
        end
    end
    assign in_chan_dep_vld_vec_198[0] = dep_chan_vld_180_198;
    assign in_chan_dep_data_vec_198[263 : 0] = dep_chan_data_180_198;
    assign token_in_vec_198[0] = token_180_198;
    assign in_chan_dep_vld_vec_198[1] = dep_chan_vld_196_198;
    assign in_chan_dep_data_vec_198[527 : 264] = dep_chan_data_196_198;
    assign token_in_vec_198[1] = token_196_198;
    assign in_chan_dep_vld_vec_198[2] = dep_chan_vld_199_198;
    assign in_chan_dep_data_vec_198[791 : 528] = dep_chan_data_199_198;
    assign token_in_vec_198[2] = token_199_198;
    assign in_chan_dep_vld_vec_198[3] = dep_chan_vld_200_198;
    assign in_chan_dep_data_vec_198[1055 : 792] = dep_chan_data_200_198;
    assign token_in_vec_198[3] = token_200_198;
    assign in_chan_dep_vld_vec_198[4] = dep_chan_vld_245_198;
    assign in_chan_dep_data_vec_198[1319 : 1056] = dep_chan_data_245_198;
    assign token_in_vec_198[4] = token_245_198;
    assign dep_chan_vld_198_180 = out_chan_dep_vld_vec_198[0];
    assign dep_chan_data_198_180 = out_chan_dep_data_198;
    assign token_198_180 = token_out_vec_198[0];
    assign dep_chan_vld_198_199 = out_chan_dep_vld_vec_198[1];
    assign dep_chan_data_198_199 = out_chan_dep_data_198;
    assign token_198_199 = token_out_vec_198[1];
    assign dep_chan_vld_198_196 = out_chan_dep_vld_vec_198[2];
    assign dep_chan_data_198_196 = out_chan_dep_data_198;
    assign token_198_196 = token_out_vec_198[2];
    assign dep_chan_vld_198_200 = out_chan_dep_vld_vec_198[3];
    assign dep_chan_data_198_200 = out_chan_dep_data_198;
    assign token_198_200 = token_out_vec_198[3];
    assign dep_chan_vld_198_245 = out_chan_dep_vld_vec_198[4];
    assign dep_chan_data_198_245 = out_chan_dep_data_198;
    assign token_198_245 = token_out_vec_198[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 199, 5, 5) top_hls_deadlock_detect_unit_199 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_199),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_199),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_199),
        .token_in_vec(token_in_vec_199),
        .dl_detect_in(dl_detect_out),
        .origin(origin[199]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_199),
        .out_chan_dep_data(out_chan_dep_data_199),
        .token_out_vec(token_out_vec_199),
        .dl_detect_out(dl_in_vec[199]));

    assign proc_199_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0.fifo_A_PE_2_1_x223_blk_n);
    assign proc_199_data_PIPO_blk[0] = 1'b0;
    assign proc_199_start_FIFO_blk[0] = 1'b0;
    assign proc_199_TLF_FIFO_blk[0] = 1'b0;
    assign proc_199_input_sync_blk[0] = 1'b0;
    assign proc_199_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_199[0] = dl_detect_out ? proc_dep_vld_vec_199_reg[0] : (proc_199_data_FIFO_blk[0] | proc_199_data_PIPO_blk[0] | proc_199_start_FIFO_blk[0] | proc_199_TLF_FIFO_blk[0] | proc_199_input_sync_blk[0] | proc_199_output_sync_blk[0]);
    assign proc_199_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0.fifo_A_PE_2_2_x224_blk_n);
    assign proc_199_data_PIPO_blk[1] = 1'b0;
    assign proc_199_start_FIFO_blk[1] = 1'b0;
    assign proc_199_TLF_FIFO_blk[1] = 1'b0;
    assign proc_199_input_sync_blk[1] = 1'b0;
    assign proc_199_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_199[1] = dl_detect_out ? proc_dep_vld_vec_199_reg[1] : (proc_199_data_FIFO_blk[1] | proc_199_data_PIPO_blk[1] | proc_199_start_FIFO_blk[1] | proc_199_TLF_FIFO_blk[1] | proc_199_input_sync_blk[1] | proc_199_output_sync_blk[1]);
    assign proc_199_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0.fifo_B_PE_2_1_x271_blk_n);
    assign proc_199_data_PIPO_blk[2] = 1'b0;
    assign proc_199_start_FIFO_blk[2] = 1'b0;
    assign proc_199_TLF_FIFO_blk[2] = 1'b0;
    assign proc_199_input_sync_blk[2] = 1'b0;
    assign proc_199_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_199[2] = dl_detect_out ? proc_dep_vld_vec_199_reg[2] : (proc_199_data_FIFO_blk[2] | proc_199_data_PIPO_blk[2] | proc_199_start_FIFO_blk[2] | proc_199_TLF_FIFO_blk[2] | proc_199_input_sync_blk[2] | proc_199_output_sync_blk[2]);
    assign proc_199_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0.fifo_B_PE_3_1_x272_blk_n);
    assign proc_199_data_PIPO_blk[3] = 1'b0;
    assign proc_199_start_FIFO_blk[3] = 1'b0;
    assign proc_199_TLF_FIFO_blk[3] = 1'b0;
    assign proc_199_input_sync_blk[3] = 1'b0;
    assign proc_199_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_199[3] = dl_detect_out ? proc_dep_vld_vec_199_reg[3] : (proc_199_data_FIFO_blk[3] | proc_199_data_PIPO_blk[3] | proc_199_start_FIFO_blk[3] | proc_199_TLF_FIFO_blk[3] | proc_199_input_sync_blk[3] | proc_199_output_sync_blk[3]);
    assign proc_199_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_2_1_x2_U0.fifo_C_drain_PE_2_1_x298_blk_n);
    assign proc_199_data_PIPO_blk[4] = 1'b0;
    assign proc_199_start_FIFO_blk[4] = 1'b0;
    assign proc_199_TLF_FIFO_blk[4] = 1'b0;
    assign proc_199_input_sync_blk[4] = 1'b0;
    assign proc_199_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_199[4] = dl_detect_out ? proc_dep_vld_vec_199_reg[4] : (proc_199_data_FIFO_blk[4] | proc_199_data_PIPO_blk[4] | proc_199_start_FIFO_blk[4] | proc_199_TLF_FIFO_blk[4] | proc_199_input_sync_blk[4] | proc_199_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_199_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_199_reg <= proc_dep_vld_vec_199;
        end
    end
    assign in_chan_dep_vld_vec_199[0] = dep_chan_vld_197_199;
    assign in_chan_dep_data_vec_199[263 : 0] = dep_chan_data_197_199;
    assign token_in_vec_199[0] = token_197_199;
    assign in_chan_dep_vld_vec_199[1] = dep_chan_vld_198_199;
    assign in_chan_dep_data_vec_199[527 : 264] = dep_chan_data_198_199;
    assign token_in_vec_199[1] = token_198_199;
    assign in_chan_dep_vld_vec_199[2] = dep_chan_vld_201_199;
    assign in_chan_dep_data_vec_199[791 : 528] = dep_chan_data_201_199;
    assign token_in_vec_199[2] = token_201_199;
    assign in_chan_dep_vld_vec_199[3] = dep_chan_vld_222_199;
    assign in_chan_dep_data_vec_199[1055 : 792] = dep_chan_data_222_199;
    assign token_in_vec_199[3] = token_222_199;
    assign in_chan_dep_vld_vec_199[4] = dep_chan_vld_258_199;
    assign in_chan_dep_data_vec_199[1319 : 1056] = dep_chan_data_258_199;
    assign token_in_vec_199[4] = token_258_199;
    assign dep_chan_vld_199_198 = out_chan_dep_vld_vec_199[0];
    assign dep_chan_data_199_198 = out_chan_dep_data_199;
    assign token_199_198 = token_out_vec_199[0];
    assign dep_chan_vld_199_222 = out_chan_dep_vld_vec_199[1];
    assign dep_chan_data_199_222 = out_chan_dep_data_199;
    assign token_199_222 = token_out_vec_199[1];
    assign dep_chan_vld_199_197 = out_chan_dep_vld_vec_199[2];
    assign dep_chan_data_199_197 = out_chan_dep_data_199;
    assign token_199_197 = token_out_vec_199[2];
    assign dep_chan_vld_199_201 = out_chan_dep_vld_vec_199[3];
    assign dep_chan_data_199_201 = out_chan_dep_data_199;
    assign token_199_201 = token_out_vec_199[3];
    assign dep_chan_vld_199_258 = out_chan_dep_vld_vec_199[4];
    assign dep_chan_data_199_258 = out_chan_dep_data_199;
    assign token_199_258 = token_out_vec_199[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 200, 5, 5) top_hls_deadlock_detect_unit_200 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_200),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_200),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_200),
        .token_in_vec(token_in_vec_200),
        .dl_detect_in(dl_detect_out),
        .origin(origin[200]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_200),
        .out_chan_dep_data(out_chan_dep_data_200),
        .token_out_vec(token_out_vec_200),
        .dl_detect_out(dl_in_vec[200]));

    assign proc_200_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0.fifo_A_PE_3_0_x225_blk_n);
    assign proc_200_data_PIPO_blk[0] = 1'b0;
    assign proc_200_start_FIFO_blk[0] = 1'b0;
    assign proc_200_TLF_FIFO_blk[0] = 1'b0;
    assign proc_200_input_sync_blk[0] = 1'b0;
    assign proc_200_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_200[0] = dl_detect_out ? proc_dep_vld_vec_200_reg[0] : (proc_200_data_FIFO_blk[0] | proc_200_data_PIPO_blk[0] | proc_200_start_FIFO_blk[0] | proc_200_TLF_FIFO_blk[0] | proc_200_input_sync_blk[0] | proc_200_output_sync_blk[0]);
    assign proc_200_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0.fifo_A_PE_3_1_x226_blk_n);
    assign proc_200_data_PIPO_blk[1] = 1'b0;
    assign proc_200_start_FIFO_blk[1] = 1'b0;
    assign proc_200_TLF_FIFO_blk[1] = 1'b0;
    assign proc_200_input_sync_blk[1] = 1'b0;
    assign proc_200_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_200[1] = dl_detect_out ? proc_dep_vld_vec_200_reg[1] : (proc_200_data_FIFO_blk[1] | proc_200_data_PIPO_blk[1] | proc_200_start_FIFO_blk[1] | proc_200_TLF_FIFO_blk[1] | proc_200_input_sync_blk[1] | proc_200_output_sync_blk[1]);
    assign proc_200_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0.fifo_B_PE_3_0_x258_blk_n);
    assign proc_200_data_PIPO_blk[2] = 1'b0;
    assign proc_200_start_FIFO_blk[2] = 1'b0;
    assign proc_200_TLF_FIFO_blk[2] = 1'b0;
    assign proc_200_input_sync_blk[2] = 1'b0;
    assign proc_200_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_200[2] = dl_detect_out ? proc_dep_vld_vec_200_reg[2] : (proc_200_data_FIFO_blk[2] | proc_200_data_PIPO_blk[2] | proc_200_start_FIFO_blk[2] | proc_200_TLF_FIFO_blk[2] | proc_200_input_sync_blk[2] | proc_200_output_sync_blk[2]);
    assign proc_200_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0.fifo_B_PE_4_0_x259_blk_n);
    assign proc_200_data_PIPO_blk[3] = 1'b0;
    assign proc_200_start_FIFO_blk[3] = 1'b0;
    assign proc_200_TLF_FIFO_blk[3] = 1'b0;
    assign proc_200_input_sync_blk[3] = 1'b0;
    assign proc_200_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_200[3] = dl_detect_out ? proc_dep_vld_vec_200_reg[3] : (proc_200_data_FIFO_blk[3] | proc_200_data_PIPO_blk[3] | proc_200_start_FIFO_blk[3] | proc_200_TLF_FIFO_blk[3] | proc_200_input_sync_blk[3] | proc_200_output_sync_blk[3]);
    assign proc_200_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_0_x2_U0.fifo_C_drain_PE_3_0_x286_blk_n);
    assign proc_200_data_PIPO_blk[4] = 1'b0;
    assign proc_200_start_FIFO_blk[4] = 1'b0;
    assign proc_200_TLF_FIFO_blk[4] = 1'b0;
    assign proc_200_input_sync_blk[4] = 1'b0;
    assign proc_200_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_200[4] = dl_detect_out ? proc_dep_vld_vec_200_reg[4] : (proc_200_data_FIFO_blk[4] | proc_200_data_PIPO_blk[4] | proc_200_start_FIFO_blk[4] | proc_200_TLF_FIFO_blk[4] | proc_200_input_sync_blk[4] | proc_200_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_200_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_200_reg <= proc_dep_vld_vec_200;
        end
    end
    assign in_chan_dep_vld_vec_200[0] = dep_chan_vld_181_200;
    assign in_chan_dep_data_vec_200[263 : 0] = dep_chan_data_181_200;
    assign token_in_vec_200[0] = token_181_200;
    assign in_chan_dep_vld_vec_200[1] = dep_chan_vld_198_200;
    assign in_chan_dep_data_vec_200[527 : 264] = dep_chan_data_198_200;
    assign token_in_vec_200[1] = token_198_200;
    assign in_chan_dep_vld_vec_200[2] = dep_chan_vld_201_200;
    assign in_chan_dep_data_vec_200[791 : 528] = dep_chan_data_201_200;
    assign token_in_vec_200[2] = token_201_200;
    assign in_chan_dep_vld_vec_200[3] = dep_chan_vld_202_200;
    assign in_chan_dep_data_vec_200[1055 : 792] = dep_chan_data_202_200;
    assign token_in_vec_200[3] = token_202_200;
    assign in_chan_dep_vld_vec_200[4] = dep_chan_vld_244_200;
    assign in_chan_dep_data_vec_200[1319 : 1056] = dep_chan_data_244_200;
    assign token_in_vec_200[4] = token_244_200;
    assign dep_chan_vld_200_181 = out_chan_dep_vld_vec_200[0];
    assign dep_chan_data_200_181 = out_chan_dep_data_200;
    assign token_200_181 = token_out_vec_200[0];
    assign dep_chan_vld_200_201 = out_chan_dep_vld_vec_200[1];
    assign dep_chan_data_200_201 = out_chan_dep_data_200;
    assign token_200_201 = token_out_vec_200[1];
    assign dep_chan_vld_200_198 = out_chan_dep_vld_vec_200[2];
    assign dep_chan_data_200_198 = out_chan_dep_data_200;
    assign token_200_198 = token_out_vec_200[2];
    assign dep_chan_vld_200_202 = out_chan_dep_vld_vec_200[3];
    assign dep_chan_data_200_202 = out_chan_dep_data_200;
    assign token_200_202 = token_out_vec_200[3];
    assign dep_chan_vld_200_244 = out_chan_dep_vld_vec_200[4];
    assign dep_chan_data_200_244 = out_chan_dep_data_200;
    assign token_200_244 = token_out_vec_200[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 201, 5, 5) top_hls_deadlock_detect_unit_201 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_201),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_201),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_201),
        .token_in_vec(token_in_vec_201),
        .dl_detect_in(dl_detect_out),
        .origin(origin[201]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_201),
        .out_chan_dep_data(out_chan_dep_data_201),
        .token_out_vec(token_out_vec_201),
        .dl_detect_out(dl_in_vec[201]));

    assign proc_201_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0.fifo_A_PE_3_1_x226_blk_n);
    assign proc_201_data_PIPO_blk[0] = 1'b0;
    assign proc_201_start_FIFO_blk[0] = 1'b0;
    assign proc_201_TLF_FIFO_blk[0] = 1'b0;
    assign proc_201_input_sync_blk[0] = 1'b0;
    assign proc_201_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_201[0] = dl_detect_out ? proc_dep_vld_vec_201_reg[0] : (proc_201_data_FIFO_blk[0] | proc_201_data_PIPO_blk[0] | proc_201_start_FIFO_blk[0] | proc_201_TLF_FIFO_blk[0] | proc_201_input_sync_blk[0] | proc_201_output_sync_blk[0]);
    assign proc_201_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0.fifo_A_PE_3_2_x227_blk_n);
    assign proc_201_data_PIPO_blk[1] = 1'b0;
    assign proc_201_start_FIFO_blk[1] = 1'b0;
    assign proc_201_TLF_FIFO_blk[1] = 1'b0;
    assign proc_201_input_sync_blk[1] = 1'b0;
    assign proc_201_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_201[1] = dl_detect_out ? proc_dep_vld_vec_201_reg[1] : (proc_201_data_FIFO_blk[1] | proc_201_data_PIPO_blk[1] | proc_201_start_FIFO_blk[1] | proc_201_TLF_FIFO_blk[1] | proc_201_input_sync_blk[1] | proc_201_output_sync_blk[1]);
    assign proc_201_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0.fifo_B_PE_3_1_x272_blk_n);
    assign proc_201_data_PIPO_blk[2] = 1'b0;
    assign proc_201_start_FIFO_blk[2] = 1'b0;
    assign proc_201_TLF_FIFO_blk[2] = 1'b0;
    assign proc_201_input_sync_blk[2] = 1'b0;
    assign proc_201_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_201[2] = dl_detect_out ? proc_dep_vld_vec_201_reg[2] : (proc_201_data_FIFO_blk[2] | proc_201_data_PIPO_blk[2] | proc_201_start_FIFO_blk[2] | proc_201_TLF_FIFO_blk[2] | proc_201_input_sync_blk[2] | proc_201_output_sync_blk[2]);
    assign proc_201_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0.fifo_B_PE_4_1_x273_blk_n);
    assign proc_201_data_PIPO_blk[3] = 1'b0;
    assign proc_201_start_FIFO_blk[3] = 1'b0;
    assign proc_201_TLF_FIFO_blk[3] = 1'b0;
    assign proc_201_input_sync_blk[3] = 1'b0;
    assign proc_201_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_201[3] = dl_detect_out ? proc_dep_vld_vec_201_reg[3] : (proc_201_data_FIFO_blk[3] | proc_201_data_PIPO_blk[3] | proc_201_start_FIFO_blk[3] | proc_201_TLF_FIFO_blk[3] | proc_201_input_sync_blk[3] | proc_201_output_sync_blk[3]);
    assign proc_201_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_3_1_x2_U0.fifo_C_drain_PE_3_1_x299_blk_n);
    assign proc_201_data_PIPO_blk[4] = 1'b0;
    assign proc_201_start_FIFO_blk[4] = 1'b0;
    assign proc_201_TLF_FIFO_blk[4] = 1'b0;
    assign proc_201_input_sync_blk[4] = 1'b0;
    assign proc_201_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_201[4] = dl_detect_out ? proc_dep_vld_vec_201_reg[4] : (proc_201_data_FIFO_blk[4] | proc_201_data_PIPO_blk[4] | proc_201_start_FIFO_blk[4] | proc_201_TLF_FIFO_blk[4] | proc_201_input_sync_blk[4] | proc_201_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_201_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_201_reg <= proc_dep_vld_vec_201;
        end
    end
    assign in_chan_dep_vld_vec_201[0] = dep_chan_vld_199_201;
    assign in_chan_dep_data_vec_201[263 : 0] = dep_chan_data_199_201;
    assign token_in_vec_201[0] = token_199_201;
    assign in_chan_dep_vld_vec_201[1] = dep_chan_vld_200_201;
    assign in_chan_dep_data_vec_201[527 : 264] = dep_chan_data_200_201;
    assign token_in_vec_201[1] = token_200_201;
    assign in_chan_dep_vld_vec_201[2] = dep_chan_vld_203_201;
    assign in_chan_dep_data_vec_201[791 : 528] = dep_chan_data_203_201;
    assign token_in_vec_201[2] = token_203_201;
    assign in_chan_dep_vld_vec_201[3] = dep_chan_vld_223_201;
    assign in_chan_dep_data_vec_201[1055 : 792] = dep_chan_data_223_201;
    assign token_in_vec_201[3] = token_223_201;
    assign in_chan_dep_vld_vec_201[4] = dep_chan_vld_257_201;
    assign in_chan_dep_data_vec_201[1319 : 1056] = dep_chan_data_257_201;
    assign token_in_vec_201[4] = token_257_201;
    assign dep_chan_vld_201_200 = out_chan_dep_vld_vec_201[0];
    assign dep_chan_data_201_200 = out_chan_dep_data_201;
    assign token_201_200 = token_out_vec_201[0];
    assign dep_chan_vld_201_223 = out_chan_dep_vld_vec_201[1];
    assign dep_chan_data_201_223 = out_chan_dep_data_201;
    assign token_201_223 = token_out_vec_201[1];
    assign dep_chan_vld_201_199 = out_chan_dep_vld_vec_201[2];
    assign dep_chan_data_201_199 = out_chan_dep_data_201;
    assign token_201_199 = token_out_vec_201[2];
    assign dep_chan_vld_201_203 = out_chan_dep_vld_vec_201[3];
    assign dep_chan_data_201_203 = out_chan_dep_data_201;
    assign token_201_203 = token_out_vec_201[3];
    assign dep_chan_vld_201_257 = out_chan_dep_vld_vec_201[4];
    assign dep_chan_data_201_257 = out_chan_dep_data_201;
    assign token_201_257 = token_out_vec_201[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 202, 5, 5) top_hls_deadlock_detect_unit_202 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_202),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_202),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_202),
        .token_in_vec(token_in_vec_202),
        .dl_detect_in(dl_detect_out),
        .origin(origin[202]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_202),
        .out_chan_dep_data(out_chan_dep_data_202),
        .token_out_vec(token_out_vec_202),
        .dl_detect_out(dl_in_vec[202]));

    assign proc_202_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0.fifo_A_PE_4_0_x228_blk_n);
    assign proc_202_data_PIPO_blk[0] = 1'b0;
    assign proc_202_start_FIFO_blk[0] = 1'b0;
    assign proc_202_TLF_FIFO_blk[0] = 1'b0;
    assign proc_202_input_sync_blk[0] = 1'b0;
    assign proc_202_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_202[0] = dl_detect_out ? proc_dep_vld_vec_202_reg[0] : (proc_202_data_FIFO_blk[0] | proc_202_data_PIPO_blk[0] | proc_202_start_FIFO_blk[0] | proc_202_TLF_FIFO_blk[0] | proc_202_input_sync_blk[0] | proc_202_output_sync_blk[0]);
    assign proc_202_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0.fifo_A_PE_4_1_x229_blk_n);
    assign proc_202_data_PIPO_blk[1] = 1'b0;
    assign proc_202_start_FIFO_blk[1] = 1'b0;
    assign proc_202_TLF_FIFO_blk[1] = 1'b0;
    assign proc_202_input_sync_blk[1] = 1'b0;
    assign proc_202_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_202[1] = dl_detect_out ? proc_dep_vld_vec_202_reg[1] : (proc_202_data_FIFO_blk[1] | proc_202_data_PIPO_blk[1] | proc_202_start_FIFO_blk[1] | proc_202_TLF_FIFO_blk[1] | proc_202_input_sync_blk[1] | proc_202_output_sync_blk[1]);
    assign proc_202_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0.fifo_B_PE_4_0_x259_blk_n);
    assign proc_202_data_PIPO_blk[2] = 1'b0;
    assign proc_202_start_FIFO_blk[2] = 1'b0;
    assign proc_202_TLF_FIFO_blk[2] = 1'b0;
    assign proc_202_input_sync_blk[2] = 1'b0;
    assign proc_202_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_202[2] = dl_detect_out ? proc_dep_vld_vec_202_reg[2] : (proc_202_data_FIFO_blk[2] | proc_202_data_PIPO_blk[2] | proc_202_start_FIFO_blk[2] | proc_202_TLF_FIFO_blk[2] | proc_202_input_sync_blk[2] | proc_202_output_sync_blk[2]);
    assign proc_202_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0.fifo_B_PE_5_0_x260_blk_n);
    assign proc_202_data_PIPO_blk[3] = 1'b0;
    assign proc_202_start_FIFO_blk[3] = 1'b0;
    assign proc_202_TLF_FIFO_blk[3] = 1'b0;
    assign proc_202_input_sync_blk[3] = 1'b0;
    assign proc_202_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_202[3] = dl_detect_out ? proc_dep_vld_vec_202_reg[3] : (proc_202_data_FIFO_blk[3] | proc_202_data_PIPO_blk[3] | proc_202_start_FIFO_blk[3] | proc_202_TLF_FIFO_blk[3] | proc_202_input_sync_blk[3] | proc_202_output_sync_blk[3]);
    assign proc_202_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_0_x2_U0.fifo_C_drain_PE_4_0_x287_blk_n);
    assign proc_202_data_PIPO_blk[4] = 1'b0;
    assign proc_202_start_FIFO_blk[4] = 1'b0;
    assign proc_202_TLF_FIFO_blk[4] = 1'b0;
    assign proc_202_input_sync_blk[4] = 1'b0;
    assign proc_202_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_202[4] = dl_detect_out ? proc_dep_vld_vec_202_reg[4] : (proc_202_data_FIFO_blk[4] | proc_202_data_PIPO_blk[4] | proc_202_start_FIFO_blk[4] | proc_202_TLF_FIFO_blk[4] | proc_202_input_sync_blk[4] | proc_202_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_202_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_202_reg <= proc_dep_vld_vec_202;
        end
    end
    assign in_chan_dep_vld_vec_202[0] = dep_chan_vld_182_202;
    assign in_chan_dep_data_vec_202[263 : 0] = dep_chan_data_182_202;
    assign token_in_vec_202[0] = token_182_202;
    assign in_chan_dep_vld_vec_202[1] = dep_chan_vld_200_202;
    assign in_chan_dep_data_vec_202[527 : 264] = dep_chan_data_200_202;
    assign token_in_vec_202[1] = token_200_202;
    assign in_chan_dep_vld_vec_202[2] = dep_chan_vld_203_202;
    assign in_chan_dep_data_vec_202[791 : 528] = dep_chan_data_203_202;
    assign token_in_vec_202[2] = token_203_202;
    assign in_chan_dep_vld_vec_202[3] = dep_chan_vld_204_202;
    assign in_chan_dep_data_vec_202[1055 : 792] = dep_chan_data_204_202;
    assign token_in_vec_202[3] = token_204_202;
    assign in_chan_dep_vld_vec_202[4] = dep_chan_vld_243_202;
    assign in_chan_dep_data_vec_202[1319 : 1056] = dep_chan_data_243_202;
    assign token_in_vec_202[4] = token_243_202;
    assign dep_chan_vld_202_182 = out_chan_dep_vld_vec_202[0];
    assign dep_chan_data_202_182 = out_chan_dep_data_202;
    assign token_202_182 = token_out_vec_202[0];
    assign dep_chan_vld_202_203 = out_chan_dep_vld_vec_202[1];
    assign dep_chan_data_202_203 = out_chan_dep_data_202;
    assign token_202_203 = token_out_vec_202[1];
    assign dep_chan_vld_202_200 = out_chan_dep_vld_vec_202[2];
    assign dep_chan_data_202_200 = out_chan_dep_data_202;
    assign token_202_200 = token_out_vec_202[2];
    assign dep_chan_vld_202_204 = out_chan_dep_vld_vec_202[3];
    assign dep_chan_data_202_204 = out_chan_dep_data_202;
    assign token_202_204 = token_out_vec_202[3];
    assign dep_chan_vld_202_243 = out_chan_dep_vld_vec_202[4];
    assign dep_chan_data_202_243 = out_chan_dep_data_202;
    assign token_202_243 = token_out_vec_202[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 203, 5, 5) top_hls_deadlock_detect_unit_203 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_203),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_203),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_203),
        .token_in_vec(token_in_vec_203),
        .dl_detect_in(dl_detect_out),
        .origin(origin[203]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_203),
        .out_chan_dep_data(out_chan_dep_data_203),
        .token_out_vec(token_out_vec_203),
        .dl_detect_out(dl_in_vec[203]));

    assign proc_203_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0.fifo_A_PE_4_1_x229_blk_n);
    assign proc_203_data_PIPO_blk[0] = 1'b0;
    assign proc_203_start_FIFO_blk[0] = 1'b0;
    assign proc_203_TLF_FIFO_blk[0] = 1'b0;
    assign proc_203_input_sync_blk[0] = 1'b0;
    assign proc_203_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_203[0] = dl_detect_out ? proc_dep_vld_vec_203_reg[0] : (proc_203_data_FIFO_blk[0] | proc_203_data_PIPO_blk[0] | proc_203_start_FIFO_blk[0] | proc_203_TLF_FIFO_blk[0] | proc_203_input_sync_blk[0] | proc_203_output_sync_blk[0]);
    assign proc_203_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0.fifo_A_PE_4_2_x230_blk_n);
    assign proc_203_data_PIPO_blk[1] = 1'b0;
    assign proc_203_start_FIFO_blk[1] = 1'b0;
    assign proc_203_TLF_FIFO_blk[1] = 1'b0;
    assign proc_203_input_sync_blk[1] = 1'b0;
    assign proc_203_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_203[1] = dl_detect_out ? proc_dep_vld_vec_203_reg[1] : (proc_203_data_FIFO_blk[1] | proc_203_data_PIPO_blk[1] | proc_203_start_FIFO_blk[1] | proc_203_TLF_FIFO_blk[1] | proc_203_input_sync_blk[1] | proc_203_output_sync_blk[1]);
    assign proc_203_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0.fifo_B_PE_4_1_x273_blk_n);
    assign proc_203_data_PIPO_blk[2] = 1'b0;
    assign proc_203_start_FIFO_blk[2] = 1'b0;
    assign proc_203_TLF_FIFO_blk[2] = 1'b0;
    assign proc_203_input_sync_blk[2] = 1'b0;
    assign proc_203_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_203[2] = dl_detect_out ? proc_dep_vld_vec_203_reg[2] : (proc_203_data_FIFO_blk[2] | proc_203_data_PIPO_blk[2] | proc_203_start_FIFO_blk[2] | proc_203_TLF_FIFO_blk[2] | proc_203_input_sync_blk[2] | proc_203_output_sync_blk[2]);
    assign proc_203_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0.fifo_B_PE_5_1_x274_blk_n);
    assign proc_203_data_PIPO_blk[3] = 1'b0;
    assign proc_203_start_FIFO_blk[3] = 1'b0;
    assign proc_203_TLF_FIFO_blk[3] = 1'b0;
    assign proc_203_input_sync_blk[3] = 1'b0;
    assign proc_203_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_203[3] = dl_detect_out ? proc_dep_vld_vec_203_reg[3] : (proc_203_data_FIFO_blk[3] | proc_203_data_PIPO_blk[3] | proc_203_start_FIFO_blk[3] | proc_203_TLF_FIFO_blk[3] | proc_203_input_sync_blk[3] | proc_203_output_sync_blk[3]);
    assign proc_203_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_4_1_x2_U0.fifo_C_drain_PE_4_1_x2100_blk_n);
    assign proc_203_data_PIPO_blk[4] = 1'b0;
    assign proc_203_start_FIFO_blk[4] = 1'b0;
    assign proc_203_TLF_FIFO_blk[4] = 1'b0;
    assign proc_203_input_sync_blk[4] = 1'b0;
    assign proc_203_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_203[4] = dl_detect_out ? proc_dep_vld_vec_203_reg[4] : (proc_203_data_FIFO_blk[4] | proc_203_data_PIPO_blk[4] | proc_203_start_FIFO_blk[4] | proc_203_TLF_FIFO_blk[4] | proc_203_input_sync_blk[4] | proc_203_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_203_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_203_reg <= proc_dep_vld_vec_203;
        end
    end
    assign in_chan_dep_vld_vec_203[0] = dep_chan_vld_201_203;
    assign in_chan_dep_data_vec_203[263 : 0] = dep_chan_data_201_203;
    assign token_in_vec_203[0] = token_201_203;
    assign in_chan_dep_vld_vec_203[1] = dep_chan_vld_202_203;
    assign in_chan_dep_data_vec_203[527 : 264] = dep_chan_data_202_203;
    assign token_in_vec_203[1] = token_202_203;
    assign in_chan_dep_vld_vec_203[2] = dep_chan_vld_205_203;
    assign in_chan_dep_data_vec_203[791 : 528] = dep_chan_data_205_203;
    assign token_in_vec_203[2] = token_205_203;
    assign in_chan_dep_vld_vec_203[3] = dep_chan_vld_224_203;
    assign in_chan_dep_data_vec_203[1055 : 792] = dep_chan_data_224_203;
    assign token_in_vec_203[3] = token_224_203;
    assign in_chan_dep_vld_vec_203[4] = dep_chan_vld_256_203;
    assign in_chan_dep_data_vec_203[1319 : 1056] = dep_chan_data_256_203;
    assign token_in_vec_203[4] = token_256_203;
    assign dep_chan_vld_203_202 = out_chan_dep_vld_vec_203[0];
    assign dep_chan_data_203_202 = out_chan_dep_data_203;
    assign token_203_202 = token_out_vec_203[0];
    assign dep_chan_vld_203_224 = out_chan_dep_vld_vec_203[1];
    assign dep_chan_data_203_224 = out_chan_dep_data_203;
    assign token_203_224 = token_out_vec_203[1];
    assign dep_chan_vld_203_201 = out_chan_dep_vld_vec_203[2];
    assign dep_chan_data_203_201 = out_chan_dep_data_203;
    assign token_203_201 = token_out_vec_203[2];
    assign dep_chan_vld_203_205 = out_chan_dep_vld_vec_203[3];
    assign dep_chan_data_203_205 = out_chan_dep_data_203;
    assign token_203_205 = token_out_vec_203[3];
    assign dep_chan_vld_203_256 = out_chan_dep_vld_vec_203[4];
    assign dep_chan_data_203_256 = out_chan_dep_data_203;
    assign token_203_256 = token_out_vec_203[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 204, 5, 5) top_hls_deadlock_detect_unit_204 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_204),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_204),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_204),
        .token_in_vec(token_in_vec_204),
        .dl_detect_in(dl_detect_out),
        .origin(origin[204]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_204),
        .out_chan_dep_data(out_chan_dep_data_204),
        .token_out_vec(token_out_vec_204),
        .dl_detect_out(dl_in_vec[204]));

    assign proc_204_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0.fifo_A_PE_5_0_x231_blk_n);
    assign proc_204_data_PIPO_blk[0] = 1'b0;
    assign proc_204_start_FIFO_blk[0] = 1'b0;
    assign proc_204_TLF_FIFO_blk[0] = 1'b0;
    assign proc_204_input_sync_blk[0] = 1'b0;
    assign proc_204_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_204[0] = dl_detect_out ? proc_dep_vld_vec_204_reg[0] : (proc_204_data_FIFO_blk[0] | proc_204_data_PIPO_blk[0] | proc_204_start_FIFO_blk[0] | proc_204_TLF_FIFO_blk[0] | proc_204_input_sync_blk[0] | proc_204_output_sync_blk[0]);
    assign proc_204_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0.fifo_A_PE_5_1_x232_blk_n);
    assign proc_204_data_PIPO_blk[1] = 1'b0;
    assign proc_204_start_FIFO_blk[1] = 1'b0;
    assign proc_204_TLF_FIFO_blk[1] = 1'b0;
    assign proc_204_input_sync_blk[1] = 1'b0;
    assign proc_204_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_204[1] = dl_detect_out ? proc_dep_vld_vec_204_reg[1] : (proc_204_data_FIFO_blk[1] | proc_204_data_PIPO_blk[1] | proc_204_start_FIFO_blk[1] | proc_204_TLF_FIFO_blk[1] | proc_204_input_sync_blk[1] | proc_204_output_sync_blk[1]);
    assign proc_204_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0.fifo_B_PE_5_0_x260_blk_n);
    assign proc_204_data_PIPO_blk[2] = 1'b0;
    assign proc_204_start_FIFO_blk[2] = 1'b0;
    assign proc_204_TLF_FIFO_blk[2] = 1'b0;
    assign proc_204_input_sync_blk[2] = 1'b0;
    assign proc_204_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_204[2] = dl_detect_out ? proc_dep_vld_vec_204_reg[2] : (proc_204_data_FIFO_blk[2] | proc_204_data_PIPO_blk[2] | proc_204_start_FIFO_blk[2] | proc_204_TLF_FIFO_blk[2] | proc_204_input_sync_blk[2] | proc_204_output_sync_blk[2]);
    assign proc_204_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0.fifo_B_PE_6_0_x261_blk_n);
    assign proc_204_data_PIPO_blk[3] = 1'b0;
    assign proc_204_start_FIFO_blk[3] = 1'b0;
    assign proc_204_TLF_FIFO_blk[3] = 1'b0;
    assign proc_204_input_sync_blk[3] = 1'b0;
    assign proc_204_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_204[3] = dl_detect_out ? proc_dep_vld_vec_204_reg[3] : (proc_204_data_FIFO_blk[3] | proc_204_data_PIPO_blk[3] | proc_204_start_FIFO_blk[3] | proc_204_TLF_FIFO_blk[3] | proc_204_input_sync_blk[3] | proc_204_output_sync_blk[3]);
    assign proc_204_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_0_x2_U0.fifo_C_drain_PE_5_0_x288_blk_n);
    assign proc_204_data_PIPO_blk[4] = 1'b0;
    assign proc_204_start_FIFO_blk[4] = 1'b0;
    assign proc_204_TLF_FIFO_blk[4] = 1'b0;
    assign proc_204_input_sync_blk[4] = 1'b0;
    assign proc_204_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_204[4] = dl_detect_out ? proc_dep_vld_vec_204_reg[4] : (proc_204_data_FIFO_blk[4] | proc_204_data_PIPO_blk[4] | proc_204_start_FIFO_blk[4] | proc_204_TLF_FIFO_blk[4] | proc_204_input_sync_blk[4] | proc_204_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_204_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_204_reg <= proc_dep_vld_vec_204;
        end
    end
    assign in_chan_dep_vld_vec_204[0] = dep_chan_vld_183_204;
    assign in_chan_dep_data_vec_204[263 : 0] = dep_chan_data_183_204;
    assign token_in_vec_204[0] = token_183_204;
    assign in_chan_dep_vld_vec_204[1] = dep_chan_vld_202_204;
    assign in_chan_dep_data_vec_204[527 : 264] = dep_chan_data_202_204;
    assign token_in_vec_204[1] = token_202_204;
    assign in_chan_dep_vld_vec_204[2] = dep_chan_vld_205_204;
    assign in_chan_dep_data_vec_204[791 : 528] = dep_chan_data_205_204;
    assign token_in_vec_204[2] = token_205_204;
    assign in_chan_dep_vld_vec_204[3] = dep_chan_vld_206_204;
    assign in_chan_dep_data_vec_204[1055 : 792] = dep_chan_data_206_204;
    assign token_in_vec_204[3] = token_206_204;
    assign in_chan_dep_vld_vec_204[4] = dep_chan_vld_242_204;
    assign in_chan_dep_data_vec_204[1319 : 1056] = dep_chan_data_242_204;
    assign token_in_vec_204[4] = token_242_204;
    assign dep_chan_vld_204_183 = out_chan_dep_vld_vec_204[0];
    assign dep_chan_data_204_183 = out_chan_dep_data_204;
    assign token_204_183 = token_out_vec_204[0];
    assign dep_chan_vld_204_205 = out_chan_dep_vld_vec_204[1];
    assign dep_chan_data_204_205 = out_chan_dep_data_204;
    assign token_204_205 = token_out_vec_204[1];
    assign dep_chan_vld_204_202 = out_chan_dep_vld_vec_204[2];
    assign dep_chan_data_204_202 = out_chan_dep_data_204;
    assign token_204_202 = token_out_vec_204[2];
    assign dep_chan_vld_204_206 = out_chan_dep_vld_vec_204[3];
    assign dep_chan_data_204_206 = out_chan_dep_data_204;
    assign token_204_206 = token_out_vec_204[3];
    assign dep_chan_vld_204_242 = out_chan_dep_vld_vec_204[4];
    assign dep_chan_data_204_242 = out_chan_dep_data_204;
    assign token_204_242 = token_out_vec_204[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 205, 5, 5) top_hls_deadlock_detect_unit_205 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_205),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_205),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_205),
        .token_in_vec(token_in_vec_205),
        .dl_detect_in(dl_detect_out),
        .origin(origin[205]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_205),
        .out_chan_dep_data(out_chan_dep_data_205),
        .token_out_vec(token_out_vec_205),
        .dl_detect_out(dl_in_vec[205]));

    assign proc_205_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0.fifo_A_PE_5_1_x232_blk_n);
    assign proc_205_data_PIPO_blk[0] = 1'b0;
    assign proc_205_start_FIFO_blk[0] = 1'b0;
    assign proc_205_TLF_FIFO_blk[0] = 1'b0;
    assign proc_205_input_sync_blk[0] = 1'b0;
    assign proc_205_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_205[0] = dl_detect_out ? proc_dep_vld_vec_205_reg[0] : (proc_205_data_FIFO_blk[0] | proc_205_data_PIPO_blk[0] | proc_205_start_FIFO_blk[0] | proc_205_TLF_FIFO_blk[0] | proc_205_input_sync_blk[0] | proc_205_output_sync_blk[0]);
    assign proc_205_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0.fifo_A_PE_5_2_x233_blk_n);
    assign proc_205_data_PIPO_blk[1] = 1'b0;
    assign proc_205_start_FIFO_blk[1] = 1'b0;
    assign proc_205_TLF_FIFO_blk[1] = 1'b0;
    assign proc_205_input_sync_blk[1] = 1'b0;
    assign proc_205_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_205[1] = dl_detect_out ? proc_dep_vld_vec_205_reg[1] : (proc_205_data_FIFO_blk[1] | proc_205_data_PIPO_blk[1] | proc_205_start_FIFO_blk[1] | proc_205_TLF_FIFO_blk[1] | proc_205_input_sync_blk[1] | proc_205_output_sync_blk[1]);
    assign proc_205_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0.fifo_B_PE_5_1_x274_blk_n);
    assign proc_205_data_PIPO_blk[2] = 1'b0;
    assign proc_205_start_FIFO_blk[2] = 1'b0;
    assign proc_205_TLF_FIFO_blk[2] = 1'b0;
    assign proc_205_input_sync_blk[2] = 1'b0;
    assign proc_205_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_205[2] = dl_detect_out ? proc_dep_vld_vec_205_reg[2] : (proc_205_data_FIFO_blk[2] | proc_205_data_PIPO_blk[2] | proc_205_start_FIFO_blk[2] | proc_205_TLF_FIFO_blk[2] | proc_205_input_sync_blk[2] | proc_205_output_sync_blk[2]);
    assign proc_205_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0.fifo_B_PE_6_1_x275_blk_n);
    assign proc_205_data_PIPO_blk[3] = 1'b0;
    assign proc_205_start_FIFO_blk[3] = 1'b0;
    assign proc_205_TLF_FIFO_blk[3] = 1'b0;
    assign proc_205_input_sync_blk[3] = 1'b0;
    assign proc_205_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_205[3] = dl_detect_out ? proc_dep_vld_vec_205_reg[3] : (proc_205_data_FIFO_blk[3] | proc_205_data_PIPO_blk[3] | proc_205_start_FIFO_blk[3] | proc_205_TLF_FIFO_blk[3] | proc_205_input_sync_blk[3] | proc_205_output_sync_blk[3]);
    assign proc_205_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_5_1_x2_U0.fifo_C_drain_PE_5_1_x2101_blk_n);
    assign proc_205_data_PIPO_blk[4] = 1'b0;
    assign proc_205_start_FIFO_blk[4] = 1'b0;
    assign proc_205_TLF_FIFO_blk[4] = 1'b0;
    assign proc_205_input_sync_blk[4] = 1'b0;
    assign proc_205_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_205[4] = dl_detect_out ? proc_dep_vld_vec_205_reg[4] : (proc_205_data_FIFO_blk[4] | proc_205_data_PIPO_blk[4] | proc_205_start_FIFO_blk[4] | proc_205_TLF_FIFO_blk[4] | proc_205_input_sync_blk[4] | proc_205_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_205_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_205_reg <= proc_dep_vld_vec_205;
        end
    end
    assign in_chan_dep_vld_vec_205[0] = dep_chan_vld_203_205;
    assign in_chan_dep_data_vec_205[263 : 0] = dep_chan_data_203_205;
    assign token_in_vec_205[0] = token_203_205;
    assign in_chan_dep_vld_vec_205[1] = dep_chan_vld_204_205;
    assign in_chan_dep_data_vec_205[527 : 264] = dep_chan_data_204_205;
    assign token_in_vec_205[1] = token_204_205;
    assign in_chan_dep_vld_vec_205[2] = dep_chan_vld_207_205;
    assign in_chan_dep_data_vec_205[791 : 528] = dep_chan_data_207_205;
    assign token_in_vec_205[2] = token_207_205;
    assign in_chan_dep_vld_vec_205[3] = dep_chan_vld_225_205;
    assign in_chan_dep_data_vec_205[1055 : 792] = dep_chan_data_225_205;
    assign token_in_vec_205[3] = token_225_205;
    assign in_chan_dep_vld_vec_205[4] = dep_chan_vld_255_205;
    assign in_chan_dep_data_vec_205[1319 : 1056] = dep_chan_data_255_205;
    assign token_in_vec_205[4] = token_255_205;
    assign dep_chan_vld_205_204 = out_chan_dep_vld_vec_205[0];
    assign dep_chan_data_205_204 = out_chan_dep_data_205;
    assign token_205_204 = token_out_vec_205[0];
    assign dep_chan_vld_205_225 = out_chan_dep_vld_vec_205[1];
    assign dep_chan_data_205_225 = out_chan_dep_data_205;
    assign token_205_225 = token_out_vec_205[1];
    assign dep_chan_vld_205_203 = out_chan_dep_vld_vec_205[2];
    assign dep_chan_data_205_203 = out_chan_dep_data_205;
    assign token_205_203 = token_out_vec_205[2];
    assign dep_chan_vld_205_207 = out_chan_dep_vld_vec_205[3];
    assign dep_chan_data_205_207 = out_chan_dep_data_205;
    assign token_205_207 = token_out_vec_205[3];
    assign dep_chan_vld_205_255 = out_chan_dep_vld_vec_205[4];
    assign dep_chan_data_205_255 = out_chan_dep_data_205;
    assign token_205_255 = token_out_vec_205[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 206, 5, 5) top_hls_deadlock_detect_unit_206 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_206),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_206),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_206),
        .token_in_vec(token_in_vec_206),
        .dl_detect_in(dl_detect_out),
        .origin(origin[206]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_206),
        .out_chan_dep_data(out_chan_dep_data_206),
        .token_out_vec(token_out_vec_206),
        .dl_detect_out(dl_in_vec[206]));

    assign proc_206_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0.fifo_A_PE_6_0_x234_blk_n);
    assign proc_206_data_PIPO_blk[0] = 1'b0;
    assign proc_206_start_FIFO_blk[0] = 1'b0;
    assign proc_206_TLF_FIFO_blk[0] = 1'b0;
    assign proc_206_input_sync_blk[0] = 1'b0;
    assign proc_206_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_206[0] = dl_detect_out ? proc_dep_vld_vec_206_reg[0] : (proc_206_data_FIFO_blk[0] | proc_206_data_PIPO_blk[0] | proc_206_start_FIFO_blk[0] | proc_206_TLF_FIFO_blk[0] | proc_206_input_sync_blk[0] | proc_206_output_sync_blk[0]);
    assign proc_206_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0.fifo_A_PE_6_1_x235_blk_n);
    assign proc_206_data_PIPO_blk[1] = 1'b0;
    assign proc_206_start_FIFO_blk[1] = 1'b0;
    assign proc_206_TLF_FIFO_blk[1] = 1'b0;
    assign proc_206_input_sync_blk[1] = 1'b0;
    assign proc_206_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_206[1] = dl_detect_out ? proc_dep_vld_vec_206_reg[1] : (proc_206_data_FIFO_blk[1] | proc_206_data_PIPO_blk[1] | proc_206_start_FIFO_blk[1] | proc_206_TLF_FIFO_blk[1] | proc_206_input_sync_blk[1] | proc_206_output_sync_blk[1]);
    assign proc_206_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0.fifo_B_PE_6_0_x261_blk_n);
    assign proc_206_data_PIPO_blk[2] = 1'b0;
    assign proc_206_start_FIFO_blk[2] = 1'b0;
    assign proc_206_TLF_FIFO_blk[2] = 1'b0;
    assign proc_206_input_sync_blk[2] = 1'b0;
    assign proc_206_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_206[2] = dl_detect_out ? proc_dep_vld_vec_206_reg[2] : (proc_206_data_FIFO_blk[2] | proc_206_data_PIPO_blk[2] | proc_206_start_FIFO_blk[2] | proc_206_TLF_FIFO_blk[2] | proc_206_input_sync_blk[2] | proc_206_output_sync_blk[2]);
    assign proc_206_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0.fifo_B_PE_7_0_x262_blk_n);
    assign proc_206_data_PIPO_blk[3] = 1'b0;
    assign proc_206_start_FIFO_blk[3] = 1'b0;
    assign proc_206_TLF_FIFO_blk[3] = 1'b0;
    assign proc_206_input_sync_blk[3] = 1'b0;
    assign proc_206_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_206[3] = dl_detect_out ? proc_dep_vld_vec_206_reg[3] : (proc_206_data_FIFO_blk[3] | proc_206_data_PIPO_blk[3] | proc_206_start_FIFO_blk[3] | proc_206_TLF_FIFO_blk[3] | proc_206_input_sync_blk[3] | proc_206_output_sync_blk[3]);
    assign proc_206_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_0_x2_U0.fifo_C_drain_PE_6_0_x289_blk_n);
    assign proc_206_data_PIPO_blk[4] = 1'b0;
    assign proc_206_start_FIFO_blk[4] = 1'b0;
    assign proc_206_TLF_FIFO_blk[4] = 1'b0;
    assign proc_206_input_sync_blk[4] = 1'b0;
    assign proc_206_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_206[4] = dl_detect_out ? proc_dep_vld_vec_206_reg[4] : (proc_206_data_FIFO_blk[4] | proc_206_data_PIPO_blk[4] | proc_206_start_FIFO_blk[4] | proc_206_TLF_FIFO_blk[4] | proc_206_input_sync_blk[4] | proc_206_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_206_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_206_reg <= proc_dep_vld_vec_206;
        end
    end
    assign in_chan_dep_vld_vec_206[0] = dep_chan_vld_184_206;
    assign in_chan_dep_data_vec_206[263 : 0] = dep_chan_data_184_206;
    assign token_in_vec_206[0] = token_184_206;
    assign in_chan_dep_vld_vec_206[1] = dep_chan_vld_204_206;
    assign in_chan_dep_data_vec_206[527 : 264] = dep_chan_data_204_206;
    assign token_in_vec_206[1] = token_204_206;
    assign in_chan_dep_vld_vec_206[2] = dep_chan_vld_207_206;
    assign in_chan_dep_data_vec_206[791 : 528] = dep_chan_data_207_206;
    assign token_in_vec_206[2] = token_207_206;
    assign in_chan_dep_vld_vec_206[3] = dep_chan_vld_208_206;
    assign in_chan_dep_data_vec_206[1055 : 792] = dep_chan_data_208_206;
    assign token_in_vec_206[3] = token_208_206;
    assign in_chan_dep_vld_vec_206[4] = dep_chan_vld_241_206;
    assign in_chan_dep_data_vec_206[1319 : 1056] = dep_chan_data_241_206;
    assign token_in_vec_206[4] = token_241_206;
    assign dep_chan_vld_206_184 = out_chan_dep_vld_vec_206[0];
    assign dep_chan_data_206_184 = out_chan_dep_data_206;
    assign token_206_184 = token_out_vec_206[0];
    assign dep_chan_vld_206_207 = out_chan_dep_vld_vec_206[1];
    assign dep_chan_data_206_207 = out_chan_dep_data_206;
    assign token_206_207 = token_out_vec_206[1];
    assign dep_chan_vld_206_204 = out_chan_dep_vld_vec_206[2];
    assign dep_chan_data_206_204 = out_chan_dep_data_206;
    assign token_206_204 = token_out_vec_206[2];
    assign dep_chan_vld_206_208 = out_chan_dep_vld_vec_206[3];
    assign dep_chan_data_206_208 = out_chan_dep_data_206;
    assign token_206_208 = token_out_vec_206[3];
    assign dep_chan_vld_206_241 = out_chan_dep_vld_vec_206[4];
    assign dep_chan_data_206_241 = out_chan_dep_data_206;
    assign token_206_241 = token_out_vec_206[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 207, 5, 5) top_hls_deadlock_detect_unit_207 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_207),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_207),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_207),
        .token_in_vec(token_in_vec_207),
        .dl_detect_in(dl_detect_out),
        .origin(origin[207]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_207),
        .out_chan_dep_data(out_chan_dep_data_207),
        .token_out_vec(token_out_vec_207),
        .dl_detect_out(dl_in_vec[207]));

    assign proc_207_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0.fifo_A_PE_6_1_x235_blk_n);
    assign proc_207_data_PIPO_blk[0] = 1'b0;
    assign proc_207_start_FIFO_blk[0] = 1'b0;
    assign proc_207_TLF_FIFO_blk[0] = 1'b0;
    assign proc_207_input_sync_blk[0] = 1'b0;
    assign proc_207_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_207[0] = dl_detect_out ? proc_dep_vld_vec_207_reg[0] : (proc_207_data_FIFO_blk[0] | proc_207_data_PIPO_blk[0] | proc_207_start_FIFO_blk[0] | proc_207_TLF_FIFO_blk[0] | proc_207_input_sync_blk[0] | proc_207_output_sync_blk[0]);
    assign proc_207_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0.fifo_A_PE_6_2_x236_blk_n);
    assign proc_207_data_PIPO_blk[1] = 1'b0;
    assign proc_207_start_FIFO_blk[1] = 1'b0;
    assign proc_207_TLF_FIFO_blk[1] = 1'b0;
    assign proc_207_input_sync_blk[1] = 1'b0;
    assign proc_207_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_207[1] = dl_detect_out ? proc_dep_vld_vec_207_reg[1] : (proc_207_data_FIFO_blk[1] | proc_207_data_PIPO_blk[1] | proc_207_start_FIFO_blk[1] | proc_207_TLF_FIFO_blk[1] | proc_207_input_sync_blk[1] | proc_207_output_sync_blk[1]);
    assign proc_207_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0.fifo_B_PE_6_1_x275_blk_n);
    assign proc_207_data_PIPO_blk[2] = 1'b0;
    assign proc_207_start_FIFO_blk[2] = 1'b0;
    assign proc_207_TLF_FIFO_blk[2] = 1'b0;
    assign proc_207_input_sync_blk[2] = 1'b0;
    assign proc_207_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_207[2] = dl_detect_out ? proc_dep_vld_vec_207_reg[2] : (proc_207_data_FIFO_blk[2] | proc_207_data_PIPO_blk[2] | proc_207_start_FIFO_blk[2] | proc_207_TLF_FIFO_blk[2] | proc_207_input_sync_blk[2] | proc_207_output_sync_blk[2]);
    assign proc_207_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0.fifo_B_PE_7_1_x276_blk_n);
    assign proc_207_data_PIPO_blk[3] = 1'b0;
    assign proc_207_start_FIFO_blk[3] = 1'b0;
    assign proc_207_TLF_FIFO_blk[3] = 1'b0;
    assign proc_207_input_sync_blk[3] = 1'b0;
    assign proc_207_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_207[3] = dl_detect_out ? proc_dep_vld_vec_207_reg[3] : (proc_207_data_FIFO_blk[3] | proc_207_data_PIPO_blk[3] | proc_207_start_FIFO_blk[3] | proc_207_TLF_FIFO_blk[3] | proc_207_input_sync_blk[3] | proc_207_output_sync_blk[3]);
    assign proc_207_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_6_1_x2_U0.fifo_C_drain_PE_6_1_x2102_blk_n);
    assign proc_207_data_PIPO_blk[4] = 1'b0;
    assign proc_207_start_FIFO_blk[4] = 1'b0;
    assign proc_207_TLF_FIFO_blk[4] = 1'b0;
    assign proc_207_input_sync_blk[4] = 1'b0;
    assign proc_207_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_207[4] = dl_detect_out ? proc_dep_vld_vec_207_reg[4] : (proc_207_data_FIFO_blk[4] | proc_207_data_PIPO_blk[4] | proc_207_start_FIFO_blk[4] | proc_207_TLF_FIFO_blk[4] | proc_207_input_sync_blk[4] | proc_207_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_207_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_207_reg <= proc_dep_vld_vec_207;
        end
    end
    assign in_chan_dep_vld_vec_207[0] = dep_chan_vld_205_207;
    assign in_chan_dep_data_vec_207[263 : 0] = dep_chan_data_205_207;
    assign token_in_vec_207[0] = token_205_207;
    assign in_chan_dep_vld_vec_207[1] = dep_chan_vld_206_207;
    assign in_chan_dep_data_vec_207[527 : 264] = dep_chan_data_206_207;
    assign token_in_vec_207[1] = token_206_207;
    assign in_chan_dep_vld_vec_207[2] = dep_chan_vld_209_207;
    assign in_chan_dep_data_vec_207[791 : 528] = dep_chan_data_209_207;
    assign token_in_vec_207[2] = token_209_207;
    assign in_chan_dep_vld_vec_207[3] = dep_chan_vld_226_207;
    assign in_chan_dep_data_vec_207[1055 : 792] = dep_chan_data_226_207;
    assign token_in_vec_207[3] = token_226_207;
    assign in_chan_dep_vld_vec_207[4] = dep_chan_vld_254_207;
    assign in_chan_dep_data_vec_207[1319 : 1056] = dep_chan_data_254_207;
    assign token_in_vec_207[4] = token_254_207;
    assign dep_chan_vld_207_206 = out_chan_dep_vld_vec_207[0];
    assign dep_chan_data_207_206 = out_chan_dep_data_207;
    assign token_207_206 = token_out_vec_207[0];
    assign dep_chan_vld_207_226 = out_chan_dep_vld_vec_207[1];
    assign dep_chan_data_207_226 = out_chan_dep_data_207;
    assign token_207_226 = token_out_vec_207[1];
    assign dep_chan_vld_207_205 = out_chan_dep_vld_vec_207[2];
    assign dep_chan_data_207_205 = out_chan_dep_data_207;
    assign token_207_205 = token_out_vec_207[2];
    assign dep_chan_vld_207_209 = out_chan_dep_vld_vec_207[3];
    assign dep_chan_data_207_209 = out_chan_dep_data_207;
    assign token_207_209 = token_out_vec_207[3];
    assign dep_chan_vld_207_254 = out_chan_dep_vld_vec_207[4];
    assign dep_chan_data_207_254 = out_chan_dep_data_207;
    assign token_207_254 = token_out_vec_207[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 208, 5, 5) top_hls_deadlock_detect_unit_208 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_208),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_208),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_208),
        .token_in_vec(token_in_vec_208),
        .dl_detect_in(dl_detect_out),
        .origin(origin[208]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_208),
        .out_chan_dep_data(out_chan_dep_data_208),
        .token_out_vec(token_out_vec_208),
        .dl_detect_out(dl_in_vec[208]));

    assign proc_208_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0.fifo_A_PE_7_0_x237_blk_n);
    assign proc_208_data_PIPO_blk[0] = 1'b0;
    assign proc_208_start_FIFO_blk[0] = 1'b0;
    assign proc_208_TLF_FIFO_blk[0] = 1'b0;
    assign proc_208_input_sync_blk[0] = 1'b0;
    assign proc_208_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_208[0] = dl_detect_out ? proc_dep_vld_vec_208_reg[0] : (proc_208_data_FIFO_blk[0] | proc_208_data_PIPO_blk[0] | proc_208_start_FIFO_blk[0] | proc_208_TLF_FIFO_blk[0] | proc_208_input_sync_blk[0] | proc_208_output_sync_blk[0]);
    assign proc_208_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0.fifo_A_PE_7_1_x238_blk_n);
    assign proc_208_data_PIPO_blk[1] = 1'b0;
    assign proc_208_start_FIFO_blk[1] = 1'b0;
    assign proc_208_TLF_FIFO_blk[1] = 1'b0;
    assign proc_208_input_sync_blk[1] = 1'b0;
    assign proc_208_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_208[1] = dl_detect_out ? proc_dep_vld_vec_208_reg[1] : (proc_208_data_FIFO_blk[1] | proc_208_data_PIPO_blk[1] | proc_208_start_FIFO_blk[1] | proc_208_TLF_FIFO_blk[1] | proc_208_input_sync_blk[1] | proc_208_output_sync_blk[1]);
    assign proc_208_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0.fifo_B_PE_7_0_x262_blk_n);
    assign proc_208_data_PIPO_blk[2] = 1'b0;
    assign proc_208_start_FIFO_blk[2] = 1'b0;
    assign proc_208_TLF_FIFO_blk[2] = 1'b0;
    assign proc_208_input_sync_blk[2] = 1'b0;
    assign proc_208_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_208[2] = dl_detect_out ? proc_dep_vld_vec_208_reg[2] : (proc_208_data_FIFO_blk[2] | proc_208_data_PIPO_blk[2] | proc_208_start_FIFO_blk[2] | proc_208_TLF_FIFO_blk[2] | proc_208_input_sync_blk[2] | proc_208_output_sync_blk[2]);
    assign proc_208_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0.fifo_B_PE_8_0_x263_blk_n);
    assign proc_208_data_PIPO_blk[3] = 1'b0;
    assign proc_208_start_FIFO_blk[3] = 1'b0;
    assign proc_208_TLF_FIFO_blk[3] = 1'b0;
    assign proc_208_input_sync_blk[3] = 1'b0;
    assign proc_208_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_208[3] = dl_detect_out ? proc_dep_vld_vec_208_reg[3] : (proc_208_data_FIFO_blk[3] | proc_208_data_PIPO_blk[3] | proc_208_start_FIFO_blk[3] | proc_208_TLF_FIFO_blk[3] | proc_208_input_sync_blk[3] | proc_208_output_sync_blk[3]);
    assign proc_208_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_0_x2_U0.fifo_C_drain_PE_7_0_x290_blk_n);
    assign proc_208_data_PIPO_blk[4] = 1'b0;
    assign proc_208_start_FIFO_blk[4] = 1'b0;
    assign proc_208_TLF_FIFO_blk[4] = 1'b0;
    assign proc_208_input_sync_blk[4] = 1'b0;
    assign proc_208_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_208[4] = dl_detect_out ? proc_dep_vld_vec_208_reg[4] : (proc_208_data_FIFO_blk[4] | proc_208_data_PIPO_blk[4] | proc_208_start_FIFO_blk[4] | proc_208_TLF_FIFO_blk[4] | proc_208_input_sync_blk[4] | proc_208_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_208_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_208_reg <= proc_dep_vld_vec_208;
        end
    end
    assign in_chan_dep_vld_vec_208[0] = dep_chan_vld_185_208;
    assign in_chan_dep_data_vec_208[263 : 0] = dep_chan_data_185_208;
    assign token_in_vec_208[0] = token_185_208;
    assign in_chan_dep_vld_vec_208[1] = dep_chan_vld_206_208;
    assign in_chan_dep_data_vec_208[527 : 264] = dep_chan_data_206_208;
    assign token_in_vec_208[1] = token_206_208;
    assign in_chan_dep_vld_vec_208[2] = dep_chan_vld_209_208;
    assign in_chan_dep_data_vec_208[791 : 528] = dep_chan_data_209_208;
    assign token_in_vec_208[2] = token_209_208;
    assign in_chan_dep_vld_vec_208[3] = dep_chan_vld_210_208;
    assign in_chan_dep_data_vec_208[1055 : 792] = dep_chan_data_210_208;
    assign token_in_vec_208[3] = token_210_208;
    assign in_chan_dep_vld_vec_208[4] = dep_chan_vld_240_208;
    assign in_chan_dep_data_vec_208[1319 : 1056] = dep_chan_data_240_208;
    assign token_in_vec_208[4] = token_240_208;
    assign dep_chan_vld_208_185 = out_chan_dep_vld_vec_208[0];
    assign dep_chan_data_208_185 = out_chan_dep_data_208;
    assign token_208_185 = token_out_vec_208[0];
    assign dep_chan_vld_208_209 = out_chan_dep_vld_vec_208[1];
    assign dep_chan_data_208_209 = out_chan_dep_data_208;
    assign token_208_209 = token_out_vec_208[1];
    assign dep_chan_vld_208_206 = out_chan_dep_vld_vec_208[2];
    assign dep_chan_data_208_206 = out_chan_dep_data_208;
    assign token_208_206 = token_out_vec_208[2];
    assign dep_chan_vld_208_210 = out_chan_dep_vld_vec_208[3];
    assign dep_chan_data_208_210 = out_chan_dep_data_208;
    assign token_208_210 = token_out_vec_208[3];
    assign dep_chan_vld_208_240 = out_chan_dep_vld_vec_208[4];
    assign dep_chan_data_208_240 = out_chan_dep_data_208;
    assign token_208_240 = token_out_vec_208[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 209, 5, 5) top_hls_deadlock_detect_unit_209 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_209),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_209),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_209),
        .token_in_vec(token_in_vec_209),
        .dl_detect_in(dl_detect_out),
        .origin(origin[209]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_209),
        .out_chan_dep_data(out_chan_dep_data_209),
        .token_out_vec(token_out_vec_209),
        .dl_detect_out(dl_in_vec[209]));

    assign proc_209_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0.fifo_A_PE_7_1_x238_blk_n);
    assign proc_209_data_PIPO_blk[0] = 1'b0;
    assign proc_209_start_FIFO_blk[0] = 1'b0;
    assign proc_209_TLF_FIFO_blk[0] = 1'b0;
    assign proc_209_input_sync_blk[0] = 1'b0;
    assign proc_209_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_209[0] = dl_detect_out ? proc_dep_vld_vec_209_reg[0] : (proc_209_data_FIFO_blk[0] | proc_209_data_PIPO_blk[0] | proc_209_start_FIFO_blk[0] | proc_209_TLF_FIFO_blk[0] | proc_209_input_sync_blk[0] | proc_209_output_sync_blk[0]);
    assign proc_209_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0.fifo_A_PE_7_2_x239_blk_n);
    assign proc_209_data_PIPO_blk[1] = 1'b0;
    assign proc_209_start_FIFO_blk[1] = 1'b0;
    assign proc_209_TLF_FIFO_blk[1] = 1'b0;
    assign proc_209_input_sync_blk[1] = 1'b0;
    assign proc_209_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_209[1] = dl_detect_out ? proc_dep_vld_vec_209_reg[1] : (proc_209_data_FIFO_blk[1] | proc_209_data_PIPO_blk[1] | proc_209_start_FIFO_blk[1] | proc_209_TLF_FIFO_blk[1] | proc_209_input_sync_blk[1] | proc_209_output_sync_blk[1]);
    assign proc_209_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0.fifo_B_PE_7_1_x276_blk_n);
    assign proc_209_data_PIPO_blk[2] = 1'b0;
    assign proc_209_start_FIFO_blk[2] = 1'b0;
    assign proc_209_TLF_FIFO_blk[2] = 1'b0;
    assign proc_209_input_sync_blk[2] = 1'b0;
    assign proc_209_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_209[2] = dl_detect_out ? proc_dep_vld_vec_209_reg[2] : (proc_209_data_FIFO_blk[2] | proc_209_data_PIPO_blk[2] | proc_209_start_FIFO_blk[2] | proc_209_TLF_FIFO_blk[2] | proc_209_input_sync_blk[2] | proc_209_output_sync_blk[2]);
    assign proc_209_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0.fifo_B_PE_8_1_x277_blk_n);
    assign proc_209_data_PIPO_blk[3] = 1'b0;
    assign proc_209_start_FIFO_blk[3] = 1'b0;
    assign proc_209_TLF_FIFO_blk[3] = 1'b0;
    assign proc_209_input_sync_blk[3] = 1'b0;
    assign proc_209_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_209[3] = dl_detect_out ? proc_dep_vld_vec_209_reg[3] : (proc_209_data_FIFO_blk[3] | proc_209_data_PIPO_blk[3] | proc_209_start_FIFO_blk[3] | proc_209_TLF_FIFO_blk[3] | proc_209_input_sync_blk[3] | proc_209_output_sync_blk[3]);
    assign proc_209_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_7_1_x2_U0.fifo_C_drain_PE_7_1_x2103_blk_n);
    assign proc_209_data_PIPO_blk[4] = 1'b0;
    assign proc_209_start_FIFO_blk[4] = 1'b0;
    assign proc_209_TLF_FIFO_blk[4] = 1'b0;
    assign proc_209_input_sync_blk[4] = 1'b0;
    assign proc_209_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_209[4] = dl_detect_out ? proc_dep_vld_vec_209_reg[4] : (proc_209_data_FIFO_blk[4] | proc_209_data_PIPO_blk[4] | proc_209_start_FIFO_blk[4] | proc_209_TLF_FIFO_blk[4] | proc_209_input_sync_blk[4] | proc_209_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_209_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_209_reg <= proc_dep_vld_vec_209;
        end
    end
    assign in_chan_dep_vld_vec_209[0] = dep_chan_vld_207_209;
    assign in_chan_dep_data_vec_209[263 : 0] = dep_chan_data_207_209;
    assign token_in_vec_209[0] = token_207_209;
    assign in_chan_dep_vld_vec_209[1] = dep_chan_vld_208_209;
    assign in_chan_dep_data_vec_209[527 : 264] = dep_chan_data_208_209;
    assign token_in_vec_209[1] = token_208_209;
    assign in_chan_dep_vld_vec_209[2] = dep_chan_vld_211_209;
    assign in_chan_dep_data_vec_209[791 : 528] = dep_chan_data_211_209;
    assign token_in_vec_209[2] = token_211_209;
    assign in_chan_dep_vld_vec_209[3] = dep_chan_vld_227_209;
    assign in_chan_dep_data_vec_209[1055 : 792] = dep_chan_data_227_209;
    assign token_in_vec_209[3] = token_227_209;
    assign in_chan_dep_vld_vec_209[4] = dep_chan_vld_253_209;
    assign in_chan_dep_data_vec_209[1319 : 1056] = dep_chan_data_253_209;
    assign token_in_vec_209[4] = token_253_209;
    assign dep_chan_vld_209_208 = out_chan_dep_vld_vec_209[0];
    assign dep_chan_data_209_208 = out_chan_dep_data_209;
    assign token_209_208 = token_out_vec_209[0];
    assign dep_chan_vld_209_227 = out_chan_dep_vld_vec_209[1];
    assign dep_chan_data_209_227 = out_chan_dep_data_209;
    assign token_209_227 = token_out_vec_209[1];
    assign dep_chan_vld_209_207 = out_chan_dep_vld_vec_209[2];
    assign dep_chan_data_209_207 = out_chan_dep_data_209;
    assign token_209_207 = token_out_vec_209[2];
    assign dep_chan_vld_209_211 = out_chan_dep_vld_vec_209[3];
    assign dep_chan_data_209_211 = out_chan_dep_data_209;
    assign token_209_211 = token_out_vec_209[3];
    assign dep_chan_vld_209_253 = out_chan_dep_vld_vec_209[4];
    assign dep_chan_data_209_253 = out_chan_dep_data_209;
    assign token_209_253 = token_out_vec_209[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 210, 5, 5) top_hls_deadlock_detect_unit_210 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_210),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_210),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_210),
        .token_in_vec(token_in_vec_210),
        .dl_detect_in(dl_detect_out),
        .origin(origin[210]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_210),
        .out_chan_dep_data(out_chan_dep_data_210),
        .token_out_vec(token_out_vec_210),
        .dl_detect_out(dl_in_vec[210]));

    assign proc_210_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0.fifo_A_PE_8_0_x240_blk_n);
    assign proc_210_data_PIPO_blk[0] = 1'b0;
    assign proc_210_start_FIFO_blk[0] = 1'b0;
    assign proc_210_TLF_FIFO_blk[0] = 1'b0;
    assign proc_210_input_sync_blk[0] = 1'b0;
    assign proc_210_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_210[0] = dl_detect_out ? proc_dep_vld_vec_210_reg[0] : (proc_210_data_FIFO_blk[0] | proc_210_data_PIPO_blk[0] | proc_210_start_FIFO_blk[0] | proc_210_TLF_FIFO_blk[0] | proc_210_input_sync_blk[0] | proc_210_output_sync_blk[0]);
    assign proc_210_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0.fifo_A_PE_8_1_x241_blk_n);
    assign proc_210_data_PIPO_blk[1] = 1'b0;
    assign proc_210_start_FIFO_blk[1] = 1'b0;
    assign proc_210_TLF_FIFO_blk[1] = 1'b0;
    assign proc_210_input_sync_blk[1] = 1'b0;
    assign proc_210_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_210[1] = dl_detect_out ? proc_dep_vld_vec_210_reg[1] : (proc_210_data_FIFO_blk[1] | proc_210_data_PIPO_blk[1] | proc_210_start_FIFO_blk[1] | proc_210_TLF_FIFO_blk[1] | proc_210_input_sync_blk[1] | proc_210_output_sync_blk[1]);
    assign proc_210_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0.fifo_B_PE_8_0_x263_blk_n);
    assign proc_210_data_PIPO_blk[2] = 1'b0;
    assign proc_210_start_FIFO_blk[2] = 1'b0;
    assign proc_210_TLF_FIFO_blk[2] = 1'b0;
    assign proc_210_input_sync_blk[2] = 1'b0;
    assign proc_210_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_210[2] = dl_detect_out ? proc_dep_vld_vec_210_reg[2] : (proc_210_data_FIFO_blk[2] | proc_210_data_PIPO_blk[2] | proc_210_start_FIFO_blk[2] | proc_210_TLF_FIFO_blk[2] | proc_210_input_sync_blk[2] | proc_210_output_sync_blk[2]);
    assign proc_210_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0.fifo_B_PE_9_0_x264_blk_n);
    assign proc_210_data_PIPO_blk[3] = 1'b0;
    assign proc_210_start_FIFO_blk[3] = 1'b0;
    assign proc_210_TLF_FIFO_blk[3] = 1'b0;
    assign proc_210_input_sync_blk[3] = 1'b0;
    assign proc_210_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_210[3] = dl_detect_out ? proc_dep_vld_vec_210_reg[3] : (proc_210_data_FIFO_blk[3] | proc_210_data_PIPO_blk[3] | proc_210_start_FIFO_blk[3] | proc_210_TLF_FIFO_blk[3] | proc_210_input_sync_blk[3] | proc_210_output_sync_blk[3]);
    assign proc_210_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_0_x2_U0.fifo_C_drain_PE_8_0_x291_blk_n);
    assign proc_210_data_PIPO_blk[4] = 1'b0;
    assign proc_210_start_FIFO_blk[4] = 1'b0;
    assign proc_210_TLF_FIFO_blk[4] = 1'b0;
    assign proc_210_input_sync_blk[4] = 1'b0;
    assign proc_210_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_210[4] = dl_detect_out ? proc_dep_vld_vec_210_reg[4] : (proc_210_data_FIFO_blk[4] | proc_210_data_PIPO_blk[4] | proc_210_start_FIFO_blk[4] | proc_210_TLF_FIFO_blk[4] | proc_210_input_sync_blk[4] | proc_210_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_210_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_210_reg <= proc_dep_vld_vec_210;
        end
    end
    assign in_chan_dep_vld_vec_210[0] = dep_chan_vld_186_210;
    assign in_chan_dep_data_vec_210[263 : 0] = dep_chan_data_186_210;
    assign token_in_vec_210[0] = token_186_210;
    assign in_chan_dep_vld_vec_210[1] = dep_chan_vld_208_210;
    assign in_chan_dep_data_vec_210[527 : 264] = dep_chan_data_208_210;
    assign token_in_vec_210[1] = token_208_210;
    assign in_chan_dep_vld_vec_210[2] = dep_chan_vld_211_210;
    assign in_chan_dep_data_vec_210[791 : 528] = dep_chan_data_211_210;
    assign token_in_vec_210[2] = token_211_210;
    assign in_chan_dep_vld_vec_210[3] = dep_chan_vld_212_210;
    assign in_chan_dep_data_vec_210[1055 : 792] = dep_chan_data_212_210;
    assign token_in_vec_210[3] = token_212_210;
    assign in_chan_dep_vld_vec_210[4] = dep_chan_vld_239_210;
    assign in_chan_dep_data_vec_210[1319 : 1056] = dep_chan_data_239_210;
    assign token_in_vec_210[4] = token_239_210;
    assign dep_chan_vld_210_186 = out_chan_dep_vld_vec_210[0];
    assign dep_chan_data_210_186 = out_chan_dep_data_210;
    assign token_210_186 = token_out_vec_210[0];
    assign dep_chan_vld_210_211 = out_chan_dep_vld_vec_210[1];
    assign dep_chan_data_210_211 = out_chan_dep_data_210;
    assign token_210_211 = token_out_vec_210[1];
    assign dep_chan_vld_210_208 = out_chan_dep_vld_vec_210[2];
    assign dep_chan_data_210_208 = out_chan_dep_data_210;
    assign token_210_208 = token_out_vec_210[2];
    assign dep_chan_vld_210_212 = out_chan_dep_vld_vec_210[3];
    assign dep_chan_data_210_212 = out_chan_dep_data_210;
    assign token_210_212 = token_out_vec_210[3];
    assign dep_chan_vld_210_239 = out_chan_dep_vld_vec_210[4];
    assign dep_chan_data_210_239 = out_chan_dep_data_210;
    assign token_210_239 = token_out_vec_210[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 211, 5, 5) top_hls_deadlock_detect_unit_211 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_211),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_211),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_211),
        .token_in_vec(token_in_vec_211),
        .dl_detect_in(dl_detect_out),
        .origin(origin[211]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_211),
        .out_chan_dep_data(out_chan_dep_data_211),
        .token_out_vec(token_out_vec_211),
        .dl_detect_out(dl_in_vec[211]));

    assign proc_211_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0.fifo_A_PE_8_1_x241_blk_n);
    assign proc_211_data_PIPO_blk[0] = 1'b0;
    assign proc_211_start_FIFO_blk[0] = 1'b0;
    assign proc_211_TLF_FIFO_blk[0] = 1'b0;
    assign proc_211_input_sync_blk[0] = 1'b0;
    assign proc_211_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_211[0] = dl_detect_out ? proc_dep_vld_vec_211_reg[0] : (proc_211_data_FIFO_blk[0] | proc_211_data_PIPO_blk[0] | proc_211_start_FIFO_blk[0] | proc_211_TLF_FIFO_blk[0] | proc_211_input_sync_blk[0] | proc_211_output_sync_blk[0]);
    assign proc_211_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0.fifo_A_PE_8_2_x242_blk_n);
    assign proc_211_data_PIPO_blk[1] = 1'b0;
    assign proc_211_start_FIFO_blk[1] = 1'b0;
    assign proc_211_TLF_FIFO_blk[1] = 1'b0;
    assign proc_211_input_sync_blk[1] = 1'b0;
    assign proc_211_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_211[1] = dl_detect_out ? proc_dep_vld_vec_211_reg[1] : (proc_211_data_FIFO_blk[1] | proc_211_data_PIPO_blk[1] | proc_211_start_FIFO_blk[1] | proc_211_TLF_FIFO_blk[1] | proc_211_input_sync_blk[1] | proc_211_output_sync_blk[1]);
    assign proc_211_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0.fifo_B_PE_8_1_x277_blk_n);
    assign proc_211_data_PIPO_blk[2] = 1'b0;
    assign proc_211_start_FIFO_blk[2] = 1'b0;
    assign proc_211_TLF_FIFO_blk[2] = 1'b0;
    assign proc_211_input_sync_blk[2] = 1'b0;
    assign proc_211_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_211[2] = dl_detect_out ? proc_dep_vld_vec_211_reg[2] : (proc_211_data_FIFO_blk[2] | proc_211_data_PIPO_blk[2] | proc_211_start_FIFO_blk[2] | proc_211_TLF_FIFO_blk[2] | proc_211_input_sync_blk[2] | proc_211_output_sync_blk[2]);
    assign proc_211_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0.fifo_B_PE_9_1_x278_blk_n);
    assign proc_211_data_PIPO_blk[3] = 1'b0;
    assign proc_211_start_FIFO_blk[3] = 1'b0;
    assign proc_211_TLF_FIFO_blk[3] = 1'b0;
    assign proc_211_input_sync_blk[3] = 1'b0;
    assign proc_211_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_211[3] = dl_detect_out ? proc_dep_vld_vec_211_reg[3] : (proc_211_data_FIFO_blk[3] | proc_211_data_PIPO_blk[3] | proc_211_start_FIFO_blk[3] | proc_211_TLF_FIFO_blk[3] | proc_211_input_sync_blk[3] | proc_211_output_sync_blk[3]);
    assign proc_211_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_8_1_x2_U0.fifo_C_drain_PE_8_1_x2104_blk_n);
    assign proc_211_data_PIPO_blk[4] = 1'b0;
    assign proc_211_start_FIFO_blk[4] = 1'b0;
    assign proc_211_TLF_FIFO_blk[4] = 1'b0;
    assign proc_211_input_sync_blk[4] = 1'b0;
    assign proc_211_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_211[4] = dl_detect_out ? proc_dep_vld_vec_211_reg[4] : (proc_211_data_FIFO_blk[4] | proc_211_data_PIPO_blk[4] | proc_211_start_FIFO_blk[4] | proc_211_TLF_FIFO_blk[4] | proc_211_input_sync_blk[4] | proc_211_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_211_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_211_reg <= proc_dep_vld_vec_211;
        end
    end
    assign in_chan_dep_vld_vec_211[0] = dep_chan_vld_209_211;
    assign in_chan_dep_data_vec_211[263 : 0] = dep_chan_data_209_211;
    assign token_in_vec_211[0] = token_209_211;
    assign in_chan_dep_vld_vec_211[1] = dep_chan_vld_210_211;
    assign in_chan_dep_data_vec_211[527 : 264] = dep_chan_data_210_211;
    assign token_in_vec_211[1] = token_210_211;
    assign in_chan_dep_vld_vec_211[2] = dep_chan_vld_213_211;
    assign in_chan_dep_data_vec_211[791 : 528] = dep_chan_data_213_211;
    assign token_in_vec_211[2] = token_213_211;
    assign in_chan_dep_vld_vec_211[3] = dep_chan_vld_228_211;
    assign in_chan_dep_data_vec_211[1055 : 792] = dep_chan_data_228_211;
    assign token_in_vec_211[3] = token_228_211;
    assign in_chan_dep_vld_vec_211[4] = dep_chan_vld_252_211;
    assign in_chan_dep_data_vec_211[1319 : 1056] = dep_chan_data_252_211;
    assign token_in_vec_211[4] = token_252_211;
    assign dep_chan_vld_211_210 = out_chan_dep_vld_vec_211[0];
    assign dep_chan_data_211_210 = out_chan_dep_data_211;
    assign token_211_210 = token_out_vec_211[0];
    assign dep_chan_vld_211_228 = out_chan_dep_vld_vec_211[1];
    assign dep_chan_data_211_228 = out_chan_dep_data_211;
    assign token_211_228 = token_out_vec_211[1];
    assign dep_chan_vld_211_209 = out_chan_dep_vld_vec_211[2];
    assign dep_chan_data_211_209 = out_chan_dep_data_211;
    assign token_211_209 = token_out_vec_211[2];
    assign dep_chan_vld_211_213 = out_chan_dep_vld_vec_211[3];
    assign dep_chan_data_211_213 = out_chan_dep_data_211;
    assign token_211_213 = token_out_vec_211[3];
    assign dep_chan_vld_211_252 = out_chan_dep_vld_vec_211[4];
    assign dep_chan_data_211_252 = out_chan_dep_data_211;
    assign token_211_252 = token_out_vec_211[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 212, 5, 5) top_hls_deadlock_detect_unit_212 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_212),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_212),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_212),
        .token_in_vec(token_in_vec_212),
        .dl_detect_in(dl_detect_out),
        .origin(origin[212]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_212),
        .out_chan_dep_data(out_chan_dep_data_212),
        .token_out_vec(token_out_vec_212),
        .dl_detect_out(dl_in_vec[212]));

    assign proc_212_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0.fifo_A_PE_9_0_x243_blk_n);
    assign proc_212_data_PIPO_blk[0] = 1'b0;
    assign proc_212_start_FIFO_blk[0] = 1'b0;
    assign proc_212_TLF_FIFO_blk[0] = 1'b0;
    assign proc_212_input_sync_blk[0] = 1'b0;
    assign proc_212_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_212[0] = dl_detect_out ? proc_dep_vld_vec_212_reg[0] : (proc_212_data_FIFO_blk[0] | proc_212_data_PIPO_blk[0] | proc_212_start_FIFO_blk[0] | proc_212_TLF_FIFO_blk[0] | proc_212_input_sync_blk[0] | proc_212_output_sync_blk[0]);
    assign proc_212_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0.fifo_A_PE_9_1_x244_blk_n);
    assign proc_212_data_PIPO_blk[1] = 1'b0;
    assign proc_212_start_FIFO_blk[1] = 1'b0;
    assign proc_212_TLF_FIFO_blk[1] = 1'b0;
    assign proc_212_input_sync_blk[1] = 1'b0;
    assign proc_212_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_212[1] = dl_detect_out ? proc_dep_vld_vec_212_reg[1] : (proc_212_data_FIFO_blk[1] | proc_212_data_PIPO_blk[1] | proc_212_start_FIFO_blk[1] | proc_212_TLF_FIFO_blk[1] | proc_212_input_sync_blk[1] | proc_212_output_sync_blk[1]);
    assign proc_212_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0.fifo_B_PE_9_0_x264_blk_n);
    assign proc_212_data_PIPO_blk[2] = 1'b0;
    assign proc_212_start_FIFO_blk[2] = 1'b0;
    assign proc_212_TLF_FIFO_blk[2] = 1'b0;
    assign proc_212_input_sync_blk[2] = 1'b0;
    assign proc_212_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_212[2] = dl_detect_out ? proc_dep_vld_vec_212_reg[2] : (proc_212_data_FIFO_blk[2] | proc_212_data_PIPO_blk[2] | proc_212_start_FIFO_blk[2] | proc_212_TLF_FIFO_blk[2] | proc_212_input_sync_blk[2] | proc_212_output_sync_blk[2]);
    assign proc_212_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0.fifo_B_PE_10_0_x265_blk_n);
    assign proc_212_data_PIPO_blk[3] = 1'b0;
    assign proc_212_start_FIFO_blk[3] = 1'b0;
    assign proc_212_TLF_FIFO_blk[3] = 1'b0;
    assign proc_212_input_sync_blk[3] = 1'b0;
    assign proc_212_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_212[3] = dl_detect_out ? proc_dep_vld_vec_212_reg[3] : (proc_212_data_FIFO_blk[3] | proc_212_data_PIPO_blk[3] | proc_212_start_FIFO_blk[3] | proc_212_TLF_FIFO_blk[3] | proc_212_input_sync_blk[3] | proc_212_output_sync_blk[3]);
    assign proc_212_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_0_x2_U0.fifo_C_drain_PE_9_0_x292_blk_n);
    assign proc_212_data_PIPO_blk[4] = 1'b0;
    assign proc_212_start_FIFO_blk[4] = 1'b0;
    assign proc_212_TLF_FIFO_blk[4] = 1'b0;
    assign proc_212_input_sync_blk[4] = 1'b0;
    assign proc_212_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_212[4] = dl_detect_out ? proc_dep_vld_vec_212_reg[4] : (proc_212_data_FIFO_blk[4] | proc_212_data_PIPO_blk[4] | proc_212_start_FIFO_blk[4] | proc_212_TLF_FIFO_blk[4] | proc_212_input_sync_blk[4] | proc_212_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_212_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_212_reg <= proc_dep_vld_vec_212;
        end
    end
    assign in_chan_dep_vld_vec_212[0] = dep_chan_vld_187_212;
    assign in_chan_dep_data_vec_212[263 : 0] = dep_chan_data_187_212;
    assign token_in_vec_212[0] = token_187_212;
    assign in_chan_dep_vld_vec_212[1] = dep_chan_vld_210_212;
    assign in_chan_dep_data_vec_212[527 : 264] = dep_chan_data_210_212;
    assign token_in_vec_212[1] = token_210_212;
    assign in_chan_dep_vld_vec_212[2] = dep_chan_vld_213_212;
    assign in_chan_dep_data_vec_212[791 : 528] = dep_chan_data_213_212;
    assign token_in_vec_212[2] = token_213_212;
    assign in_chan_dep_vld_vec_212[3] = dep_chan_vld_214_212;
    assign in_chan_dep_data_vec_212[1055 : 792] = dep_chan_data_214_212;
    assign token_in_vec_212[3] = token_214_212;
    assign in_chan_dep_vld_vec_212[4] = dep_chan_vld_238_212;
    assign in_chan_dep_data_vec_212[1319 : 1056] = dep_chan_data_238_212;
    assign token_in_vec_212[4] = token_238_212;
    assign dep_chan_vld_212_187 = out_chan_dep_vld_vec_212[0];
    assign dep_chan_data_212_187 = out_chan_dep_data_212;
    assign token_212_187 = token_out_vec_212[0];
    assign dep_chan_vld_212_213 = out_chan_dep_vld_vec_212[1];
    assign dep_chan_data_212_213 = out_chan_dep_data_212;
    assign token_212_213 = token_out_vec_212[1];
    assign dep_chan_vld_212_210 = out_chan_dep_vld_vec_212[2];
    assign dep_chan_data_212_210 = out_chan_dep_data_212;
    assign token_212_210 = token_out_vec_212[2];
    assign dep_chan_vld_212_214 = out_chan_dep_vld_vec_212[3];
    assign dep_chan_data_212_214 = out_chan_dep_data_212;
    assign token_212_214 = token_out_vec_212[3];
    assign dep_chan_vld_212_238 = out_chan_dep_vld_vec_212[4];
    assign dep_chan_data_212_238 = out_chan_dep_data_212;
    assign token_212_238 = token_out_vec_212[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 213, 5, 5) top_hls_deadlock_detect_unit_213 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_213),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_213),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_213),
        .token_in_vec(token_in_vec_213),
        .dl_detect_in(dl_detect_out),
        .origin(origin[213]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_213),
        .out_chan_dep_data(out_chan_dep_data_213),
        .token_out_vec(token_out_vec_213),
        .dl_detect_out(dl_in_vec[213]));

    assign proc_213_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0.fifo_A_PE_9_1_x244_blk_n);
    assign proc_213_data_PIPO_blk[0] = 1'b0;
    assign proc_213_start_FIFO_blk[0] = 1'b0;
    assign proc_213_TLF_FIFO_blk[0] = 1'b0;
    assign proc_213_input_sync_blk[0] = 1'b0;
    assign proc_213_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_213[0] = dl_detect_out ? proc_dep_vld_vec_213_reg[0] : (proc_213_data_FIFO_blk[0] | proc_213_data_PIPO_blk[0] | proc_213_start_FIFO_blk[0] | proc_213_TLF_FIFO_blk[0] | proc_213_input_sync_blk[0] | proc_213_output_sync_blk[0]);
    assign proc_213_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0.fifo_A_PE_9_2_x245_blk_n);
    assign proc_213_data_PIPO_blk[1] = 1'b0;
    assign proc_213_start_FIFO_blk[1] = 1'b0;
    assign proc_213_TLF_FIFO_blk[1] = 1'b0;
    assign proc_213_input_sync_blk[1] = 1'b0;
    assign proc_213_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_213[1] = dl_detect_out ? proc_dep_vld_vec_213_reg[1] : (proc_213_data_FIFO_blk[1] | proc_213_data_PIPO_blk[1] | proc_213_start_FIFO_blk[1] | proc_213_TLF_FIFO_blk[1] | proc_213_input_sync_blk[1] | proc_213_output_sync_blk[1]);
    assign proc_213_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0.fifo_B_PE_9_1_x278_blk_n);
    assign proc_213_data_PIPO_blk[2] = 1'b0;
    assign proc_213_start_FIFO_blk[2] = 1'b0;
    assign proc_213_TLF_FIFO_blk[2] = 1'b0;
    assign proc_213_input_sync_blk[2] = 1'b0;
    assign proc_213_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_213[2] = dl_detect_out ? proc_dep_vld_vec_213_reg[2] : (proc_213_data_FIFO_blk[2] | proc_213_data_PIPO_blk[2] | proc_213_start_FIFO_blk[2] | proc_213_TLF_FIFO_blk[2] | proc_213_input_sync_blk[2] | proc_213_output_sync_blk[2]);
    assign proc_213_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0.fifo_B_PE_10_1_x279_blk_n);
    assign proc_213_data_PIPO_blk[3] = 1'b0;
    assign proc_213_start_FIFO_blk[3] = 1'b0;
    assign proc_213_TLF_FIFO_blk[3] = 1'b0;
    assign proc_213_input_sync_blk[3] = 1'b0;
    assign proc_213_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_213[3] = dl_detect_out ? proc_dep_vld_vec_213_reg[3] : (proc_213_data_FIFO_blk[3] | proc_213_data_PIPO_blk[3] | proc_213_start_FIFO_blk[3] | proc_213_TLF_FIFO_blk[3] | proc_213_input_sync_blk[3] | proc_213_output_sync_blk[3]);
    assign proc_213_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_9_1_x2_U0.fifo_C_drain_PE_9_1_x2105_blk_n);
    assign proc_213_data_PIPO_blk[4] = 1'b0;
    assign proc_213_start_FIFO_blk[4] = 1'b0;
    assign proc_213_TLF_FIFO_blk[4] = 1'b0;
    assign proc_213_input_sync_blk[4] = 1'b0;
    assign proc_213_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_213[4] = dl_detect_out ? proc_dep_vld_vec_213_reg[4] : (proc_213_data_FIFO_blk[4] | proc_213_data_PIPO_blk[4] | proc_213_start_FIFO_blk[4] | proc_213_TLF_FIFO_blk[4] | proc_213_input_sync_blk[4] | proc_213_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_213_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_213_reg <= proc_dep_vld_vec_213;
        end
    end
    assign in_chan_dep_vld_vec_213[0] = dep_chan_vld_211_213;
    assign in_chan_dep_data_vec_213[263 : 0] = dep_chan_data_211_213;
    assign token_in_vec_213[0] = token_211_213;
    assign in_chan_dep_vld_vec_213[1] = dep_chan_vld_212_213;
    assign in_chan_dep_data_vec_213[527 : 264] = dep_chan_data_212_213;
    assign token_in_vec_213[1] = token_212_213;
    assign in_chan_dep_vld_vec_213[2] = dep_chan_vld_215_213;
    assign in_chan_dep_data_vec_213[791 : 528] = dep_chan_data_215_213;
    assign token_in_vec_213[2] = token_215_213;
    assign in_chan_dep_vld_vec_213[3] = dep_chan_vld_229_213;
    assign in_chan_dep_data_vec_213[1055 : 792] = dep_chan_data_229_213;
    assign token_in_vec_213[3] = token_229_213;
    assign in_chan_dep_vld_vec_213[4] = dep_chan_vld_251_213;
    assign in_chan_dep_data_vec_213[1319 : 1056] = dep_chan_data_251_213;
    assign token_in_vec_213[4] = token_251_213;
    assign dep_chan_vld_213_212 = out_chan_dep_vld_vec_213[0];
    assign dep_chan_data_213_212 = out_chan_dep_data_213;
    assign token_213_212 = token_out_vec_213[0];
    assign dep_chan_vld_213_229 = out_chan_dep_vld_vec_213[1];
    assign dep_chan_data_213_229 = out_chan_dep_data_213;
    assign token_213_229 = token_out_vec_213[1];
    assign dep_chan_vld_213_211 = out_chan_dep_vld_vec_213[2];
    assign dep_chan_data_213_211 = out_chan_dep_data_213;
    assign token_213_211 = token_out_vec_213[2];
    assign dep_chan_vld_213_215 = out_chan_dep_vld_vec_213[3];
    assign dep_chan_data_213_215 = out_chan_dep_data_213;
    assign token_213_215 = token_out_vec_213[3];
    assign dep_chan_vld_213_251 = out_chan_dep_vld_vec_213[4];
    assign dep_chan_data_213_251 = out_chan_dep_data_213;
    assign token_213_251 = token_out_vec_213[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 214, 5, 5) top_hls_deadlock_detect_unit_214 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_214),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_214),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_214),
        .token_in_vec(token_in_vec_214),
        .dl_detect_in(dl_detect_out),
        .origin(origin[214]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_214),
        .out_chan_dep_data(out_chan_dep_data_214),
        .token_out_vec(token_out_vec_214),
        .dl_detect_out(dl_in_vec[214]));

    assign proc_214_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0.fifo_A_PE_10_0_x246_blk_n);
    assign proc_214_data_PIPO_blk[0] = 1'b0;
    assign proc_214_start_FIFO_blk[0] = 1'b0;
    assign proc_214_TLF_FIFO_blk[0] = 1'b0;
    assign proc_214_input_sync_blk[0] = 1'b0;
    assign proc_214_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_214[0] = dl_detect_out ? proc_dep_vld_vec_214_reg[0] : (proc_214_data_FIFO_blk[0] | proc_214_data_PIPO_blk[0] | proc_214_start_FIFO_blk[0] | proc_214_TLF_FIFO_blk[0] | proc_214_input_sync_blk[0] | proc_214_output_sync_blk[0]);
    assign proc_214_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0.fifo_A_PE_10_1_x247_blk_n);
    assign proc_214_data_PIPO_blk[1] = 1'b0;
    assign proc_214_start_FIFO_blk[1] = 1'b0;
    assign proc_214_TLF_FIFO_blk[1] = 1'b0;
    assign proc_214_input_sync_blk[1] = 1'b0;
    assign proc_214_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_214[1] = dl_detect_out ? proc_dep_vld_vec_214_reg[1] : (proc_214_data_FIFO_blk[1] | proc_214_data_PIPO_blk[1] | proc_214_start_FIFO_blk[1] | proc_214_TLF_FIFO_blk[1] | proc_214_input_sync_blk[1] | proc_214_output_sync_blk[1]);
    assign proc_214_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0.fifo_B_PE_10_0_x265_blk_n);
    assign proc_214_data_PIPO_blk[2] = 1'b0;
    assign proc_214_start_FIFO_blk[2] = 1'b0;
    assign proc_214_TLF_FIFO_blk[2] = 1'b0;
    assign proc_214_input_sync_blk[2] = 1'b0;
    assign proc_214_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_214[2] = dl_detect_out ? proc_dep_vld_vec_214_reg[2] : (proc_214_data_FIFO_blk[2] | proc_214_data_PIPO_blk[2] | proc_214_start_FIFO_blk[2] | proc_214_TLF_FIFO_blk[2] | proc_214_input_sync_blk[2] | proc_214_output_sync_blk[2]);
    assign proc_214_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0.fifo_B_PE_11_0_x266_blk_n);
    assign proc_214_data_PIPO_blk[3] = 1'b0;
    assign proc_214_start_FIFO_blk[3] = 1'b0;
    assign proc_214_TLF_FIFO_blk[3] = 1'b0;
    assign proc_214_input_sync_blk[3] = 1'b0;
    assign proc_214_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_214[3] = dl_detect_out ? proc_dep_vld_vec_214_reg[3] : (proc_214_data_FIFO_blk[3] | proc_214_data_PIPO_blk[3] | proc_214_start_FIFO_blk[3] | proc_214_TLF_FIFO_blk[3] | proc_214_input_sync_blk[3] | proc_214_output_sync_blk[3]);
    assign proc_214_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_0_x2_U0.fifo_C_drain_PE_10_0_x293_blk_n);
    assign proc_214_data_PIPO_blk[4] = 1'b0;
    assign proc_214_start_FIFO_blk[4] = 1'b0;
    assign proc_214_TLF_FIFO_blk[4] = 1'b0;
    assign proc_214_input_sync_blk[4] = 1'b0;
    assign proc_214_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_214[4] = dl_detect_out ? proc_dep_vld_vec_214_reg[4] : (proc_214_data_FIFO_blk[4] | proc_214_data_PIPO_blk[4] | proc_214_start_FIFO_blk[4] | proc_214_TLF_FIFO_blk[4] | proc_214_input_sync_blk[4] | proc_214_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_214_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_214_reg <= proc_dep_vld_vec_214;
        end
    end
    assign in_chan_dep_vld_vec_214[0] = dep_chan_vld_188_214;
    assign in_chan_dep_data_vec_214[263 : 0] = dep_chan_data_188_214;
    assign token_in_vec_214[0] = token_188_214;
    assign in_chan_dep_vld_vec_214[1] = dep_chan_vld_212_214;
    assign in_chan_dep_data_vec_214[527 : 264] = dep_chan_data_212_214;
    assign token_in_vec_214[1] = token_212_214;
    assign in_chan_dep_vld_vec_214[2] = dep_chan_vld_215_214;
    assign in_chan_dep_data_vec_214[791 : 528] = dep_chan_data_215_214;
    assign token_in_vec_214[2] = token_215_214;
    assign in_chan_dep_vld_vec_214[3] = dep_chan_vld_216_214;
    assign in_chan_dep_data_vec_214[1055 : 792] = dep_chan_data_216_214;
    assign token_in_vec_214[3] = token_216_214;
    assign in_chan_dep_vld_vec_214[4] = dep_chan_vld_237_214;
    assign in_chan_dep_data_vec_214[1319 : 1056] = dep_chan_data_237_214;
    assign token_in_vec_214[4] = token_237_214;
    assign dep_chan_vld_214_188 = out_chan_dep_vld_vec_214[0];
    assign dep_chan_data_214_188 = out_chan_dep_data_214;
    assign token_214_188 = token_out_vec_214[0];
    assign dep_chan_vld_214_215 = out_chan_dep_vld_vec_214[1];
    assign dep_chan_data_214_215 = out_chan_dep_data_214;
    assign token_214_215 = token_out_vec_214[1];
    assign dep_chan_vld_214_212 = out_chan_dep_vld_vec_214[2];
    assign dep_chan_data_214_212 = out_chan_dep_data_214;
    assign token_214_212 = token_out_vec_214[2];
    assign dep_chan_vld_214_216 = out_chan_dep_vld_vec_214[3];
    assign dep_chan_data_214_216 = out_chan_dep_data_214;
    assign token_214_216 = token_out_vec_214[3];
    assign dep_chan_vld_214_237 = out_chan_dep_vld_vec_214[4];
    assign dep_chan_data_214_237 = out_chan_dep_data_214;
    assign token_214_237 = token_out_vec_214[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 215, 5, 5) top_hls_deadlock_detect_unit_215 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_215),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_215),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_215),
        .token_in_vec(token_in_vec_215),
        .dl_detect_in(dl_detect_out),
        .origin(origin[215]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_215),
        .out_chan_dep_data(out_chan_dep_data_215),
        .token_out_vec(token_out_vec_215),
        .dl_detect_out(dl_in_vec[215]));

    assign proc_215_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0.fifo_A_PE_10_1_x247_blk_n);
    assign proc_215_data_PIPO_blk[0] = 1'b0;
    assign proc_215_start_FIFO_blk[0] = 1'b0;
    assign proc_215_TLF_FIFO_blk[0] = 1'b0;
    assign proc_215_input_sync_blk[0] = 1'b0;
    assign proc_215_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_215[0] = dl_detect_out ? proc_dep_vld_vec_215_reg[0] : (proc_215_data_FIFO_blk[0] | proc_215_data_PIPO_blk[0] | proc_215_start_FIFO_blk[0] | proc_215_TLF_FIFO_blk[0] | proc_215_input_sync_blk[0] | proc_215_output_sync_blk[0]);
    assign proc_215_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0.fifo_A_PE_10_2_x248_blk_n);
    assign proc_215_data_PIPO_blk[1] = 1'b0;
    assign proc_215_start_FIFO_blk[1] = 1'b0;
    assign proc_215_TLF_FIFO_blk[1] = 1'b0;
    assign proc_215_input_sync_blk[1] = 1'b0;
    assign proc_215_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_215[1] = dl_detect_out ? proc_dep_vld_vec_215_reg[1] : (proc_215_data_FIFO_blk[1] | proc_215_data_PIPO_blk[1] | proc_215_start_FIFO_blk[1] | proc_215_TLF_FIFO_blk[1] | proc_215_input_sync_blk[1] | proc_215_output_sync_blk[1]);
    assign proc_215_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0.fifo_B_PE_10_1_x279_blk_n);
    assign proc_215_data_PIPO_blk[2] = 1'b0;
    assign proc_215_start_FIFO_blk[2] = 1'b0;
    assign proc_215_TLF_FIFO_blk[2] = 1'b0;
    assign proc_215_input_sync_blk[2] = 1'b0;
    assign proc_215_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_215[2] = dl_detect_out ? proc_dep_vld_vec_215_reg[2] : (proc_215_data_FIFO_blk[2] | proc_215_data_PIPO_blk[2] | proc_215_start_FIFO_blk[2] | proc_215_TLF_FIFO_blk[2] | proc_215_input_sync_blk[2] | proc_215_output_sync_blk[2]);
    assign proc_215_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0.fifo_B_PE_11_1_x280_blk_n);
    assign proc_215_data_PIPO_blk[3] = 1'b0;
    assign proc_215_start_FIFO_blk[3] = 1'b0;
    assign proc_215_TLF_FIFO_blk[3] = 1'b0;
    assign proc_215_input_sync_blk[3] = 1'b0;
    assign proc_215_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_215[3] = dl_detect_out ? proc_dep_vld_vec_215_reg[3] : (proc_215_data_FIFO_blk[3] | proc_215_data_PIPO_blk[3] | proc_215_start_FIFO_blk[3] | proc_215_TLF_FIFO_blk[3] | proc_215_input_sync_blk[3] | proc_215_output_sync_blk[3]);
    assign proc_215_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_10_1_x2_U0.fifo_C_drain_PE_10_1_x2106_blk_n);
    assign proc_215_data_PIPO_blk[4] = 1'b0;
    assign proc_215_start_FIFO_blk[4] = 1'b0;
    assign proc_215_TLF_FIFO_blk[4] = 1'b0;
    assign proc_215_input_sync_blk[4] = 1'b0;
    assign proc_215_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_215[4] = dl_detect_out ? proc_dep_vld_vec_215_reg[4] : (proc_215_data_FIFO_blk[4] | proc_215_data_PIPO_blk[4] | proc_215_start_FIFO_blk[4] | proc_215_TLF_FIFO_blk[4] | proc_215_input_sync_blk[4] | proc_215_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_215_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_215_reg <= proc_dep_vld_vec_215;
        end
    end
    assign in_chan_dep_vld_vec_215[0] = dep_chan_vld_213_215;
    assign in_chan_dep_data_vec_215[263 : 0] = dep_chan_data_213_215;
    assign token_in_vec_215[0] = token_213_215;
    assign in_chan_dep_vld_vec_215[1] = dep_chan_vld_214_215;
    assign in_chan_dep_data_vec_215[527 : 264] = dep_chan_data_214_215;
    assign token_in_vec_215[1] = token_214_215;
    assign in_chan_dep_vld_vec_215[2] = dep_chan_vld_217_215;
    assign in_chan_dep_data_vec_215[791 : 528] = dep_chan_data_217_215;
    assign token_in_vec_215[2] = token_217_215;
    assign in_chan_dep_vld_vec_215[3] = dep_chan_vld_230_215;
    assign in_chan_dep_data_vec_215[1055 : 792] = dep_chan_data_230_215;
    assign token_in_vec_215[3] = token_230_215;
    assign in_chan_dep_vld_vec_215[4] = dep_chan_vld_250_215;
    assign in_chan_dep_data_vec_215[1319 : 1056] = dep_chan_data_250_215;
    assign token_in_vec_215[4] = token_250_215;
    assign dep_chan_vld_215_214 = out_chan_dep_vld_vec_215[0];
    assign dep_chan_data_215_214 = out_chan_dep_data_215;
    assign token_215_214 = token_out_vec_215[0];
    assign dep_chan_vld_215_230 = out_chan_dep_vld_vec_215[1];
    assign dep_chan_data_215_230 = out_chan_dep_data_215;
    assign token_215_230 = token_out_vec_215[1];
    assign dep_chan_vld_215_213 = out_chan_dep_vld_vec_215[2];
    assign dep_chan_data_215_213 = out_chan_dep_data_215;
    assign token_215_213 = token_out_vec_215[2];
    assign dep_chan_vld_215_217 = out_chan_dep_vld_vec_215[3];
    assign dep_chan_data_215_217 = out_chan_dep_data_215;
    assign token_215_217 = token_out_vec_215[3];
    assign dep_chan_vld_215_250 = out_chan_dep_vld_vec_215[4];
    assign dep_chan_data_215_250 = out_chan_dep_data_215;
    assign token_215_250 = token_out_vec_215[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 216, 5, 5) top_hls_deadlock_detect_unit_216 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_216),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_216),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_216),
        .token_in_vec(token_in_vec_216),
        .dl_detect_in(dl_detect_out),
        .origin(origin[216]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_216),
        .out_chan_dep_data(out_chan_dep_data_216),
        .token_out_vec(token_out_vec_216),
        .dl_detect_out(dl_in_vec[216]));

    assign proc_216_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0.fifo_A_PE_11_0_x249_blk_n);
    assign proc_216_data_PIPO_blk[0] = 1'b0;
    assign proc_216_start_FIFO_blk[0] = 1'b0;
    assign proc_216_TLF_FIFO_blk[0] = 1'b0;
    assign proc_216_input_sync_blk[0] = 1'b0;
    assign proc_216_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_216[0] = dl_detect_out ? proc_dep_vld_vec_216_reg[0] : (proc_216_data_FIFO_blk[0] | proc_216_data_PIPO_blk[0] | proc_216_start_FIFO_blk[0] | proc_216_TLF_FIFO_blk[0] | proc_216_input_sync_blk[0] | proc_216_output_sync_blk[0]);
    assign proc_216_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0.fifo_A_PE_11_1_x250_blk_n);
    assign proc_216_data_PIPO_blk[1] = 1'b0;
    assign proc_216_start_FIFO_blk[1] = 1'b0;
    assign proc_216_TLF_FIFO_blk[1] = 1'b0;
    assign proc_216_input_sync_blk[1] = 1'b0;
    assign proc_216_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_216[1] = dl_detect_out ? proc_dep_vld_vec_216_reg[1] : (proc_216_data_FIFO_blk[1] | proc_216_data_PIPO_blk[1] | proc_216_start_FIFO_blk[1] | proc_216_TLF_FIFO_blk[1] | proc_216_input_sync_blk[1] | proc_216_output_sync_blk[1]);
    assign proc_216_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0.fifo_B_PE_11_0_x266_blk_n);
    assign proc_216_data_PIPO_blk[2] = 1'b0;
    assign proc_216_start_FIFO_blk[2] = 1'b0;
    assign proc_216_TLF_FIFO_blk[2] = 1'b0;
    assign proc_216_input_sync_blk[2] = 1'b0;
    assign proc_216_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_216[2] = dl_detect_out ? proc_dep_vld_vec_216_reg[2] : (proc_216_data_FIFO_blk[2] | proc_216_data_PIPO_blk[2] | proc_216_start_FIFO_blk[2] | proc_216_TLF_FIFO_blk[2] | proc_216_input_sync_blk[2] | proc_216_output_sync_blk[2]);
    assign proc_216_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0.fifo_B_PE_12_0_x267_blk_n);
    assign proc_216_data_PIPO_blk[3] = 1'b0;
    assign proc_216_start_FIFO_blk[3] = 1'b0;
    assign proc_216_TLF_FIFO_blk[3] = 1'b0;
    assign proc_216_input_sync_blk[3] = 1'b0;
    assign proc_216_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_216[3] = dl_detect_out ? proc_dep_vld_vec_216_reg[3] : (proc_216_data_FIFO_blk[3] | proc_216_data_PIPO_blk[3] | proc_216_start_FIFO_blk[3] | proc_216_TLF_FIFO_blk[3] | proc_216_input_sync_blk[3] | proc_216_output_sync_blk[3]);
    assign proc_216_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_0_x2_U0.fifo_C_drain_PE_11_0_x294_blk_n);
    assign proc_216_data_PIPO_blk[4] = 1'b0;
    assign proc_216_start_FIFO_blk[4] = 1'b0;
    assign proc_216_TLF_FIFO_blk[4] = 1'b0;
    assign proc_216_input_sync_blk[4] = 1'b0;
    assign proc_216_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_216[4] = dl_detect_out ? proc_dep_vld_vec_216_reg[4] : (proc_216_data_FIFO_blk[4] | proc_216_data_PIPO_blk[4] | proc_216_start_FIFO_blk[4] | proc_216_TLF_FIFO_blk[4] | proc_216_input_sync_blk[4] | proc_216_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_216_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_216_reg <= proc_dep_vld_vec_216;
        end
    end
    assign in_chan_dep_vld_vec_216[0] = dep_chan_vld_189_216;
    assign in_chan_dep_data_vec_216[263 : 0] = dep_chan_data_189_216;
    assign token_in_vec_216[0] = token_189_216;
    assign in_chan_dep_vld_vec_216[1] = dep_chan_vld_214_216;
    assign in_chan_dep_data_vec_216[527 : 264] = dep_chan_data_214_216;
    assign token_in_vec_216[1] = token_214_216;
    assign in_chan_dep_vld_vec_216[2] = dep_chan_vld_217_216;
    assign in_chan_dep_data_vec_216[791 : 528] = dep_chan_data_217_216;
    assign token_in_vec_216[2] = token_217_216;
    assign in_chan_dep_vld_vec_216[3] = dep_chan_vld_218_216;
    assign in_chan_dep_data_vec_216[1055 : 792] = dep_chan_data_218_216;
    assign token_in_vec_216[3] = token_218_216;
    assign in_chan_dep_vld_vec_216[4] = dep_chan_vld_236_216;
    assign in_chan_dep_data_vec_216[1319 : 1056] = dep_chan_data_236_216;
    assign token_in_vec_216[4] = token_236_216;
    assign dep_chan_vld_216_189 = out_chan_dep_vld_vec_216[0];
    assign dep_chan_data_216_189 = out_chan_dep_data_216;
    assign token_216_189 = token_out_vec_216[0];
    assign dep_chan_vld_216_217 = out_chan_dep_vld_vec_216[1];
    assign dep_chan_data_216_217 = out_chan_dep_data_216;
    assign token_216_217 = token_out_vec_216[1];
    assign dep_chan_vld_216_214 = out_chan_dep_vld_vec_216[2];
    assign dep_chan_data_216_214 = out_chan_dep_data_216;
    assign token_216_214 = token_out_vec_216[2];
    assign dep_chan_vld_216_218 = out_chan_dep_vld_vec_216[3];
    assign dep_chan_data_216_218 = out_chan_dep_data_216;
    assign token_216_218 = token_out_vec_216[3];
    assign dep_chan_vld_216_236 = out_chan_dep_vld_vec_216[4];
    assign dep_chan_data_216_236 = out_chan_dep_data_216;
    assign token_216_236 = token_out_vec_216[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 217, 5, 5) top_hls_deadlock_detect_unit_217 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_217),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_217),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_217),
        .token_in_vec(token_in_vec_217),
        .dl_detect_in(dl_detect_out),
        .origin(origin[217]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_217),
        .out_chan_dep_data(out_chan_dep_data_217),
        .token_out_vec(token_out_vec_217),
        .dl_detect_out(dl_in_vec[217]));

    assign proc_217_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0.fifo_A_PE_11_1_x250_blk_n);
    assign proc_217_data_PIPO_blk[0] = 1'b0;
    assign proc_217_start_FIFO_blk[0] = 1'b0;
    assign proc_217_TLF_FIFO_blk[0] = 1'b0;
    assign proc_217_input_sync_blk[0] = 1'b0;
    assign proc_217_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_217[0] = dl_detect_out ? proc_dep_vld_vec_217_reg[0] : (proc_217_data_FIFO_blk[0] | proc_217_data_PIPO_blk[0] | proc_217_start_FIFO_blk[0] | proc_217_TLF_FIFO_blk[0] | proc_217_input_sync_blk[0] | proc_217_output_sync_blk[0]);
    assign proc_217_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0.fifo_A_PE_11_2_x251_blk_n);
    assign proc_217_data_PIPO_blk[1] = 1'b0;
    assign proc_217_start_FIFO_blk[1] = 1'b0;
    assign proc_217_TLF_FIFO_blk[1] = 1'b0;
    assign proc_217_input_sync_blk[1] = 1'b0;
    assign proc_217_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_217[1] = dl_detect_out ? proc_dep_vld_vec_217_reg[1] : (proc_217_data_FIFO_blk[1] | proc_217_data_PIPO_blk[1] | proc_217_start_FIFO_blk[1] | proc_217_TLF_FIFO_blk[1] | proc_217_input_sync_blk[1] | proc_217_output_sync_blk[1]);
    assign proc_217_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0.fifo_B_PE_11_1_x280_blk_n);
    assign proc_217_data_PIPO_blk[2] = 1'b0;
    assign proc_217_start_FIFO_blk[2] = 1'b0;
    assign proc_217_TLF_FIFO_blk[2] = 1'b0;
    assign proc_217_input_sync_blk[2] = 1'b0;
    assign proc_217_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_217[2] = dl_detect_out ? proc_dep_vld_vec_217_reg[2] : (proc_217_data_FIFO_blk[2] | proc_217_data_PIPO_blk[2] | proc_217_start_FIFO_blk[2] | proc_217_TLF_FIFO_blk[2] | proc_217_input_sync_blk[2] | proc_217_output_sync_blk[2]);
    assign proc_217_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0.fifo_B_PE_12_1_x281_blk_n);
    assign proc_217_data_PIPO_blk[3] = 1'b0;
    assign proc_217_start_FIFO_blk[3] = 1'b0;
    assign proc_217_TLF_FIFO_blk[3] = 1'b0;
    assign proc_217_input_sync_blk[3] = 1'b0;
    assign proc_217_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_217[3] = dl_detect_out ? proc_dep_vld_vec_217_reg[3] : (proc_217_data_FIFO_blk[3] | proc_217_data_PIPO_blk[3] | proc_217_start_FIFO_blk[3] | proc_217_TLF_FIFO_blk[3] | proc_217_input_sync_blk[3] | proc_217_output_sync_blk[3]);
    assign proc_217_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_11_1_x2_U0.fifo_C_drain_PE_11_1_x2107_blk_n);
    assign proc_217_data_PIPO_blk[4] = 1'b0;
    assign proc_217_start_FIFO_blk[4] = 1'b0;
    assign proc_217_TLF_FIFO_blk[4] = 1'b0;
    assign proc_217_input_sync_blk[4] = 1'b0;
    assign proc_217_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_217[4] = dl_detect_out ? proc_dep_vld_vec_217_reg[4] : (proc_217_data_FIFO_blk[4] | proc_217_data_PIPO_blk[4] | proc_217_start_FIFO_blk[4] | proc_217_TLF_FIFO_blk[4] | proc_217_input_sync_blk[4] | proc_217_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_217_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_217_reg <= proc_dep_vld_vec_217;
        end
    end
    assign in_chan_dep_vld_vec_217[0] = dep_chan_vld_215_217;
    assign in_chan_dep_data_vec_217[263 : 0] = dep_chan_data_215_217;
    assign token_in_vec_217[0] = token_215_217;
    assign in_chan_dep_vld_vec_217[1] = dep_chan_vld_216_217;
    assign in_chan_dep_data_vec_217[527 : 264] = dep_chan_data_216_217;
    assign token_in_vec_217[1] = token_216_217;
    assign in_chan_dep_vld_vec_217[2] = dep_chan_vld_219_217;
    assign in_chan_dep_data_vec_217[791 : 528] = dep_chan_data_219_217;
    assign token_in_vec_217[2] = token_219_217;
    assign in_chan_dep_vld_vec_217[3] = dep_chan_vld_231_217;
    assign in_chan_dep_data_vec_217[1055 : 792] = dep_chan_data_231_217;
    assign token_in_vec_217[3] = token_231_217;
    assign in_chan_dep_vld_vec_217[4] = dep_chan_vld_249_217;
    assign in_chan_dep_data_vec_217[1319 : 1056] = dep_chan_data_249_217;
    assign token_in_vec_217[4] = token_249_217;
    assign dep_chan_vld_217_216 = out_chan_dep_vld_vec_217[0];
    assign dep_chan_data_217_216 = out_chan_dep_data_217;
    assign token_217_216 = token_out_vec_217[0];
    assign dep_chan_vld_217_231 = out_chan_dep_vld_vec_217[1];
    assign dep_chan_data_217_231 = out_chan_dep_data_217;
    assign token_217_231 = token_out_vec_217[1];
    assign dep_chan_vld_217_215 = out_chan_dep_vld_vec_217[2];
    assign dep_chan_data_217_215 = out_chan_dep_data_217;
    assign token_217_215 = token_out_vec_217[2];
    assign dep_chan_vld_217_219 = out_chan_dep_vld_vec_217[3];
    assign dep_chan_data_217_219 = out_chan_dep_data_217;
    assign token_217_219 = token_out_vec_217[3];
    assign dep_chan_vld_217_249 = out_chan_dep_vld_vec_217[4];
    assign dep_chan_data_217_249 = out_chan_dep_data_217;
    assign token_217_249 = token_out_vec_217[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 218, 5, 5) top_hls_deadlock_detect_unit_218 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_218),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_218),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_218),
        .token_in_vec(token_in_vec_218),
        .dl_detect_in(dl_detect_out),
        .origin(origin[218]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_218),
        .out_chan_dep_data(out_chan_dep_data_218),
        .token_out_vec(token_out_vec_218),
        .dl_detect_out(dl_in_vec[218]));

    assign proc_218_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0.fifo_A_PE_12_0_x252_blk_n);
    assign proc_218_data_PIPO_blk[0] = 1'b0;
    assign proc_218_start_FIFO_blk[0] = 1'b0;
    assign proc_218_TLF_FIFO_blk[0] = 1'b0;
    assign proc_218_input_sync_blk[0] = 1'b0;
    assign proc_218_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_218[0] = dl_detect_out ? proc_dep_vld_vec_218_reg[0] : (proc_218_data_FIFO_blk[0] | proc_218_data_PIPO_blk[0] | proc_218_start_FIFO_blk[0] | proc_218_TLF_FIFO_blk[0] | proc_218_input_sync_blk[0] | proc_218_output_sync_blk[0]);
    assign proc_218_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0.fifo_A_PE_12_1_x253_blk_n);
    assign proc_218_data_PIPO_blk[1] = 1'b0;
    assign proc_218_start_FIFO_blk[1] = 1'b0;
    assign proc_218_TLF_FIFO_blk[1] = 1'b0;
    assign proc_218_input_sync_blk[1] = 1'b0;
    assign proc_218_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_218[1] = dl_detect_out ? proc_dep_vld_vec_218_reg[1] : (proc_218_data_FIFO_blk[1] | proc_218_data_PIPO_blk[1] | proc_218_start_FIFO_blk[1] | proc_218_TLF_FIFO_blk[1] | proc_218_input_sync_blk[1] | proc_218_output_sync_blk[1]);
    assign proc_218_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0.fifo_B_PE_12_0_x267_blk_n);
    assign proc_218_data_PIPO_blk[2] = 1'b0;
    assign proc_218_start_FIFO_blk[2] = 1'b0;
    assign proc_218_TLF_FIFO_blk[2] = 1'b0;
    assign proc_218_input_sync_blk[2] = 1'b0;
    assign proc_218_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_218[2] = dl_detect_out ? proc_dep_vld_vec_218_reg[2] : (proc_218_data_FIFO_blk[2] | proc_218_data_PIPO_blk[2] | proc_218_start_FIFO_blk[2] | proc_218_TLF_FIFO_blk[2] | proc_218_input_sync_blk[2] | proc_218_output_sync_blk[2]);
    assign proc_218_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0.fifo_B_PE_13_0_x268_blk_n);
    assign proc_218_data_PIPO_blk[3] = 1'b0;
    assign proc_218_start_FIFO_blk[3] = 1'b0;
    assign proc_218_TLF_FIFO_blk[3] = 1'b0;
    assign proc_218_input_sync_blk[3] = 1'b0;
    assign proc_218_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_218[3] = dl_detect_out ? proc_dep_vld_vec_218_reg[3] : (proc_218_data_FIFO_blk[3] | proc_218_data_PIPO_blk[3] | proc_218_start_FIFO_blk[3] | proc_218_TLF_FIFO_blk[3] | proc_218_input_sync_blk[3] | proc_218_output_sync_blk[3]);
    assign proc_218_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_0_x2_U0.fifo_C_drain_PE_12_0_x295_blk_n);
    assign proc_218_data_PIPO_blk[4] = 1'b0;
    assign proc_218_start_FIFO_blk[4] = 1'b0;
    assign proc_218_TLF_FIFO_blk[4] = 1'b0;
    assign proc_218_input_sync_blk[4] = 1'b0;
    assign proc_218_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_218[4] = dl_detect_out ? proc_dep_vld_vec_218_reg[4] : (proc_218_data_FIFO_blk[4] | proc_218_data_PIPO_blk[4] | proc_218_start_FIFO_blk[4] | proc_218_TLF_FIFO_blk[4] | proc_218_input_sync_blk[4] | proc_218_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_218_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_218_reg <= proc_dep_vld_vec_218;
        end
    end
    assign in_chan_dep_vld_vec_218[0] = dep_chan_vld_190_218;
    assign in_chan_dep_data_vec_218[263 : 0] = dep_chan_data_190_218;
    assign token_in_vec_218[0] = token_190_218;
    assign in_chan_dep_vld_vec_218[1] = dep_chan_vld_216_218;
    assign in_chan_dep_data_vec_218[527 : 264] = dep_chan_data_216_218;
    assign token_in_vec_218[1] = token_216_218;
    assign in_chan_dep_vld_vec_218[2] = dep_chan_vld_219_218;
    assign in_chan_dep_data_vec_218[791 : 528] = dep_chan_data_219_218;
    assign token_in_vec_218[2] = token_219_218;
    assign in_chan_dep_vld_vec_218[3] = dep_chan_vld_233_218;
    assign in_chan_dep_data_vec_218[1055 : 792] = dep_chan_data_233_218;
    assign token_in_vec_218[3] = token_233_218;
    assign in_chan_dep_vld_vec_218[4] = dep_chan_vld_235_218;
    assign in_chan_dep_data_vec_218[1319 : 1056] = dep_chan_data_235_218;
    assign token_in_vec_218[4] = token_235_218;
    assign dep_chan_vld_218_190 = out_chan_dep_vld_vec_218[0];
    assign dep_chan_data_218_190 = out_chan_dep_data_218;
    assign token_218_190 = token_out_vec_218[0];
    assign dep_chan_vld_218_219 = out_chan_dep_vld_vec_218[1];
    assign dep_chan_data_218_219 = out_chan_dep_data_218;
    assign token_218_219 = token_out_vec_218[1];
    assign dep_chan_vld_218_216 = out_chan_dep_vld_vec_218[2];
    assign dep_chan_data_218_216 = out_chan_dep_data_218;
    assign token_218_216 = token_out_vec_218[2];
    assign dep_chan_vld_218_233 = out_chan_dep_vld_vec_218[3];
    assign dep_chan_data_218_233 = out_chan_dep_data_218;
    assign token_218_233 = token_out_vec_218[3];
    assign dep_chan_vld_218_235 = out_chan_dep_vld_vec_218[4];
    assign dep_chan_data_218_235 = out_chan_dep_data_218;
    assign token_218_235 = token_out_vec_218[4];

    // Process: grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 219, 5, 5) top_hls_deadlock_detect_unit_219 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_219),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_219),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_219),
        .token_in_vec(token_in_vec_219),
        .dl_detect_in(dl_detect_out),
        .origin(origin[219]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_219),
        .out_chan_dep_data(out_chan_dep_data_219),
        .token_out_vec(token_out_vec_219),
        .dl_detect_out(dl_in_vec[219]));

    assign proc_219_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0.fifo_A_PE_12_1_x253_blk_n);
    assign proc_219_data_PIPO_blk[0] = 1'b0;
    assign proc_219_start_FIFO_blk[0] = 1'b0;
    assign proc_219_TLF_FIFO_blk[0] = 1'b0;
    assign proc_219_input_sync_blk[0] = 1'b0;
    assign proc_219_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_219[0] = dl_detect_out ? proc_dep_vld_vec_219_reg[0] : (proc_219_data_FIFO_blk[0] | proc_219_data_PIPO_blk[0] | proc_219_start_FIFO_blk[0] | proc_219_TLF_FIFO_blk[0] | proc_219_input_sync_blk[0] | proc_219_output_sync_blk[0]);
    assign proc_219_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0.fifo_A_PE_12_2_x254_blk_n);
    assign proc_219_data_PIPO_blk[1] = 1'b0;
    assign proc_219_start_FIFO_blk[1] = 1'b0;
    assign proc_219_TLF_FIFO_blk[1] = 1'b0;
    assign proc_219_input_sync_blk[1] = 1'b0;
    assign proc_219_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_219[1] = dl_detect_out ? proc_dep_vld_vec_219_reg[1] : (proc_219_data_FIFO_blk[1] | proc_219_data_PIPO_blk[1] | proc_219_start_FIFO_blk[1] | proc_219_TLF_FIFO_blk[1] | proc_219_input_sync_blk[1] | proc_219_output_sync_blk[1]);
    assign proc_219_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0.fifo_B_PE_12_1_x281_blk_n);
    assign proc_219_data_PIPO_blk[2] = 1'b0;
    assign proc_219_start_FIFO_blk[2] = 1'b0;
    assign proc_219_TLF_FIFO_blk[2] = 1'b0;
    assign proc_219_input_sync_blk[2] = 1'b0;
    assign proc_219_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_219[2] = dl_detect_out ? proc_dep_vld_vec_219_reg[2] : (proc_219_data_FIFO_blk[2] | proc_219_data_PIPO_blk[2] | proc_219_start_FIFO_blk[2] | proc_219_TLF_FIFO_blk[2] | proc_219_input_sync_blk[2] | proc_219_output_sync_blk[2]);
    assign proc_219_data_FIFO_blk[3] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0.fifo_B_PE_13_1_x282_blk_n);
    assign proc_219_data_PIPO_blk[3] = 1'b0;
    assign proc_219_start_FIFO_blk[3] = 1'b0;
    assign proc_219_TLF_FIFO_blk[3] = 1'b0;
    assign proc_219_input_sync_blk[3] = 1'b0;
    assign proc_219_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_219[3] = dl_detect_out ? proc_dep_vld_vec_219_reg[3] : (proc_219_data_FIFO_blk[3] | proc_219_data_PIPO_blk[3] | proc_219_start_FIFO_blk[3] | proc_219_TLF_FIFO_blk[3] | proc_219_input_sync_blk[3] | proc_219_output_sync_blk[3]);
    assign proc_219_data_FIFO_blk[4] = 1'b0 | (~grp_kernel3_x2_fu_124.PE_wrapper_12_1_x2_U0.fifo_C_drain_PE_12_1_x2108_blk_n);
    assign proc_219_data_PIPO_blk[4] = 1'b0;
    assign proc_219_start_FIFO_blk[4] = 1'b0;
    assign proc_219_TLF_FIFO_blk[4] = 1'b0;
    assign proc_219_input_sync_blk[4] = 1'b0;
    assign proc_219_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_219[4] = dl_detect_out ? proc_dep_vld_vec_219_reg[4] : (proc_219_data_FIFO_blk[4] | proc_219_data_PIPO_blk[4] | proc_219_start_FIFO_blk[4] | proc_219_TLF_FIFO_blk[4] | proc_219_input_sync_blk[4] | proc_219_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_219_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_219_reg <= proc_dep_vld_vec_219;
        end
    end
    assign in_chan_dep_vld_vec_219[0] = dep_chan_vld_217_219;
    assign in_chan_dep_data_vec_219[263 : 0] = dep_chan_data_217_219;
    assign token_in_vec_219[0] = token_217_219;
    assign in_chan_dep_vld_vec_219[1] = dep_chan_vld_218_219;
    assign in_chan_dep_data_vec_219[527 : 264] = dep_chan_data_218_219;
    assign token_in_vec_219[1] = token_218_219;
    assign in_chan_dep_vld_vec_219[2] = dep_chan_vld_232_219;
    assign in_chan_dep_data_vec_219[791 : 528] = dep_chan_data_232_219;
    assign token_in_vec_219[2] = token_232_219;
    assign in_chan_dep_vld_vec_219[3] = dep_chan_vld_234_219;
    assign in_chan_dep_data_vec_219[1055 : 792] = dep_chan_data_234_219;
    assign token_in_vec_219[3] = token_234_219;
    assign in_chan_dep_vld_vec_219[4] = dep_chan_vld_248_219;
    assign in_chan_dep_data_vec_219[1319 : 1056] = dep_chan_data_248_219;
    assign token_in_vec_219[4] = token_248_219;
    assign dep_chan_vld_219_218 = out_chan_dep_vld_vec_219[0];
    assign dep_chan_data_219_218 = out_chan_dep_data_219;
    assign token_219_218 = token_out_vec_219[0];
    assign dep_chan_vld_219_232 = out_chan_dep_vld_vec_219[1];
    assign dep_chan_data_219_232 = out_chan_dep_data_219;
    assign token_219_232 = token_out_vec_219[1];
    assign dep_chan_vld_219_217 = out_chan_dep_vld_vec_219[2];
    assign dep_chan_data_219_217 = out_chan_dep_data_219;
    assign token_219_217 = token_out_vec_219[2];
    assign dep_chan_vld_219_234 = out_chan_dep_vld_vec_219[3];
    assign dep_chan_data_219_234 = out_chan_dep_data_219;
    assign token_219_234 = token_out_vec_219[3];
    assign dep_chan_vld_219_248 = out_chan_dep_vld_vec_219[4];
    assign dep_chan_data_219_248 = out_chan_dep_data_219;
    assign token_219_248 = token_out_vec_219[4];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 220, 16, 16) top_hls_deadlock_detect_unit_220 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_220),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_220),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_220),
        .token_in_vec(token_in_vec_220),
        .dl_detect_in(dl_detect_out),
        .origin(origin[220]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_220),
        .out_chan_dep_data(out_chan_dep_data_220),
        .token_out_vec(token_out_vec_220),
        .dl_detect_out(dl_in_vec[220]));

    assign proc_220_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.fifo_A_PE_0_2_x218_blk_n);
    assign proc_220_data_PIPO_blk[0] = 1'b0;
    assign proc_220_start_FIFO_blk[0] = 1'b0;
    assign proc_220_TLF_FIFO_blk[0] = 1'b0;
    assign proc_220_input_sync_blk[0] = 1'b0;
    assign proc_220_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_220[0] = dl_detect_out ? proc_dep_vld_vec_220_reg[0] : (proc_220_data_FIFO_blk[0] | proc_220_data_PIPO_blk[0] | proc_220_start_FIFO_blk[0] | proc_220_TLF_FIFO_blk[0] | proc_220_input_sync_blk[0] | proc_220_output_sync_blk[0]);
    assign proc_220_data_FIFO_blk[1] = 1'b0;
    assign proc_220_data_PIPO_blk[1] = 1'b0;
    assign proc_220_start_FIFO_blk[1] = 1'b0;
    assign proc_220_TLF_FIFO_blk[1] = 1'b0;
    assign proc_220_input_sync_blk[1] = 1'b0;
    assign proc_220_output_sync_blk[1] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[1] = dl_detect_out ? proc_dep_vld_vec_220_reg[1] : (proc_220_data_FIFO_blk[1] | proc_220_data_PIPO_blk[1] | proc_220_start_FIFO_blk[1] | proc_220_TLF_FIFO_blk[1] | proc_220_input_sync_blk[1] | proc_220_output_sync_blk[1]);
    assign proc_220_data_FIFO_blk[2] = 1'b0;
    assign proc_220_data_PIPO_blk[2] = 1'b0;
    assign proc_220_start_FIFO_blk[2] = 1'b0;
    assign proc_220_TLF_FIFO_blk[2] = 1'b0;
    assign proc_220_input_sync_blk[2] = 1'b0;
    assign proc_220_output_sync_blk[2] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[2] = dl_detect_out ? proc_dep_vld_vec_220_reg[2] : (proc_220_data_FIFO_blk[2] | proc_220_data_PIPO_blk[2] | proc_220_start_FIFO_blk[2] | proc_220_TLF_FIFO_blk[2] | proc_220_input_sync_blk[2] | proc_220_output_sync_blk[2]);
    assign proc_220_data_FIFO_blk[3] = 1'b0;
    assign proc_220_data_PIPO_blk[3] = 1'b0;
    assign proc_220_start_FIFO_blk[3] = 1'b0;
    assign proc_220_TLF_FIFO_blk[3] = 1'b0;
    assign proc_220_input_sync_blk[3] = 1'b0;
    assign proc_220_output_sync_blk[3] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[3] = dl_detect_out ? proc_dep_vld_vec_220_reg[3] : (proc_220_data_FIFO_blk[3] | proc_220_data_PIPO_blk[3] | proc_220_start_FIFO_blk[3] | proc_220_TLF_FIFO_blk[3] | proc_220_input_sync_blk[3] | proc_220_output_sync_blk[3]);
    assign proc_220_data_FIFO_blk[4] = 1'b0;
    assign proc_220_data_PIPO_blk[4] = 1'b0;
    assign proc_220_start_FIFO_blk[4] = 1'b0;
    assign proc_220_TLF_FIFO_blk[4] = 1'b0;
    assign proc_220_input_sync_blk[4] = 1'b0;
    assign proc_220_output_sync_blk[4] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[4] = dl_detect_out ? proc_dep_vld_vec_220_reg[4] : (proc_220_data_FIFO_blk[4] | proc_220_data_PIPO_blk[4] | proc_220_start_FIFO_blk[4] | proc_220_TLF_FIFO_blk[4] | proc_220_input_sync_blk[4] | proc_220_output_sync_blk[4]);
    assign proc_220_data_FIFO_blk[5] = 1'b0;
    assign proc_220_data_PIPO_blk[5] = 1'b0;
    assign proc_220_start_FIFO_blk[5] = 1'b0;
    assign proc_220_TLF_FIFO_blk[5] = 1'b0;
    assign proc_220_input_sync_blk[5] = 1'b0;
    assign proc_220_output_sync_blk[5] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[5] = dl_detect_out ? proc_dep_vld_vec_220_reg[5] : (proc_220_data_FIFO_blk[5] | proc_220_data_PIPO_blk[5] | proc_220_start_FIFO_blk[5] | proc_220_TLF_FIFO_blk[5] | proc_220_input_sync_blk[5] | proc_220_output_sync_blk[5]);
    assign proc_220_data_FIFO_blk[6] = 1'b0;
    assign proc_220_data_PIPO_blk[6] = 1'b0;
    assign proc_220_start_FIFO_blk[6] = 1'b0;
    assign proc_220_TLF_FIFO_blk[6] = 1'b0;
    assign proc_220_input_sync_blk[6] = 1'b0;
    assign proc_220_output_sync_blk[6] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[6] = dl_detect_out ? proc_dep_vld_vec_220_reg[6] : (proc_220_data_FIFO_blk[6] | proc_220_data_PIPO_blk[6] | proc_220_start_FIFO_blk[6] | proc_220_TLF_FIFO_blk[6] | proc_220_input_sync_blk[6] | proc_220_output_sync_blk[6]);
    assign proc_220_data_FIFO_blk[7] = 1'b0;
    assign proc_220_data_PIPO_blk[7] = 1'b0;
    assign proc_220_start_FIFO_blk[7] = 1'b0;
    assign proc_220_TLF_FIFO_blk[7] = 1'b0;
    assign proc_220_input_sync_blk[7] = 1'b0;
    assign proc_220_output_sync_blk[7] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[7] = dl_detect_out ? proc_dep_vld_vec_220_reg[7] : (proc_220_data_FIFO_blk[7] | proc_220_data_PIPO_blk[7] | proc_220_start_FIFO_blk[7] | proc_220_TLF_FIFO_blk[7] | proc_220_input_sync_blk[7] | proc_220_output_sync_blk[7]);
    assign proc_220_data_FIFO_blk[8] = 1'b0;
    assign proc_220_data_PIPO_blk[8] = 1'b0;
    assign proc_220_start_FIFO_blk[8] = 1'b0;
    assign proc_220_TLF_FIFO_blk[8] = 1'b0;
    assign proc_220_input_sync_blk[8] = 1'b0;
    assign proc_220_output_sync_blk[8] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[8] = dl_detect_out ? proc_dep_vld_vec_220_reg[8] : (proc_220_data_FIFO_blk[8] | proc_220_data_PIPO_blk[8] | proc_220_start_FIFO_blk[8] | proc_220_TLF_FIFO_blk[8] | proc_220_input_sync_blk[8] | proc_220_output_sync_blk[8]);
    assign proc_220_data_FIFO_blk[9] = 1'b0;
    assign proc_220_data_PIPO_blk[9] = 1'b0;
    assign proc_220_start_FIFO_blk[9] = 1'b0;
    assign proc_220_TLF_FIFO_blk[9] = 1'b0;
    assign proc_220_input_sync_blk[9] = 1'b0;
    assign proc_220_output_sync_blk[9] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[9] = dl_detect_out ? proc_dep_vld_vec_220_reg[9] : (proc_220_data_FIFO_blk[9] | proc_220_data_PIPO_blk[9] | proc_220_start_FIFO_blk[9] | proc_220_TLF_FIFO_blk[9] | proc_220_input_sync_blk[9] | proc_220_output_sync_blk[9]);
    assign proc_220_data_FIFO_blk[10] = 1'b0;
    assign proc_220_data_PIPO_blk[10] = 1'b0;
    assign proc_220_start_FIFO_blk[10] = 1'b0;
    assign proc_220_TLF_FIFO_blk[10] = 1'b0;
    assign proc_220_input_sync_blk[10] = 1'b0;
    assign proc_220_output_sync_blk[10] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[10] = dl_detect_out ? proc_dep_vld_vec_220_reg[10] : (proc_220_data_FIFO_blk[10] | proc_220_data_PIPO_blk[10] | proc_220_start_FIFO_blk[10] | proc_220_TLF_FIFO_blk[10] | proc_220_input_sync_blk[10] | proc_220_output_sync_blk[10]);
    assign proc_220_data_FIFO_blk[11] = 1'b0;
    assign proc_220_data_PIPO_blk[11] = 1'b0;
    assign proc_220_start_FIFO_blk[11] = 1'b0;
    assign proc_220_TLF_FIFO_blk[11] = 1'b0;
    assign proc_220_input_sync_blk[11] = 1'b0;
    assign proc_220_output_sync_blk[11] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[11] = dl_detect_out ? proc_dep_vld_vec_220_reg[11] : (proc_220_data_FIFO_blk[11] | proc_220_data_PIPO_blk[11] | proc_220_start_FIFO_blk[11] | proc_220_TLF_FIFO_blk[11] | proc_220_input_sync_blk[11] | proc_220_output_sync_blk[11]);
    assign proc_220_data_FIFO_blk[12] = 1'b0;
    assign proc_220_data_PIPO_blk[12] = 1'b0;
    assign proc_220_start_FIFO_blk[12] = 1'b0;
    assign proc_220_TLF_FIFO_blk[12] = 1'b0;
    assign proc_220_input_sync_blk[12] = 1'b0;
    assign proc_220_output_sync_blk[12] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[12] = dl_detect_out ? proc_dep_vld_vec_220_reg[12] : (proc_220_data_FIFO_blk[12] | proc_220_data_PIPO_blk[12] | proc_220_start_FIFO_blk[12] | proc_220_TLF_FIFO_blk[12] | proc_220_input_sync_blk[12] | proc_220_output_sync_blk[12]);
    assign proc_220_data_FIFO_blk[13] = 1'b0;
    assign proc_220_data_PIPO_blk[13] = 1'b0;
    assign proc_220_start_FIFO_blk[13] = 1'b0;
    assign proc_220_TLF_FIFO_blk[13] = 1'b0;
    assign proc_220_input_sync_blk[13] = 1'b0;
    assign proc_220_output_sync_blk[13] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[13] = dl_detect_out ? proc_dep_vld_vec_220_reg[13] : (proc_220_data_FIFO_blk[13] | proc_220_data_PIPO_blk[13] | proc_220_start_FIFO_blk[13] | proc_220_TLF_FIFO_blk[13] | proc_220_input_sync_blk[13] | proc_220_output_sync_blk[13]);
    assign proc_220_data_FIFO_blk[14] = 1'b0;
    assign proc_220_data_PIPO_blk[14] = 1'b0;
    assign proc_220_start_FIFO_blk[14] = 1'b0;
    assign proc_220_TLF_FIFO_blk[14] = 1'b0;
    assign proc_220_input_sync_blk[14] = 1'b0;
    assign proc_220_output_sync_blk[14] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[14] = dl_detect_out ? proc_dep_vld_vec_220_reg[14] : (proc_220_data_FIFO_blk[14] | proc_220_data_PIPO_blk[14] | proc_220_start_FIFO_blk[14] | proc_220_TLF_FIFO_blk[14] | proc_220_input_sync_blk[14] | proc_220_output_sync_blk[14]);
    assign proc_220_data_FIFO_blk[15] = 1'b0;
    assign proc_220_data_PIPO_blk[15] = 1'b0;
    assign proc_220_start_FIFO_blk[15] = 1'b0;
    assign proc_220_TLF_FIFO_blk[15] = 1'b0;
    assign proc_220_input_sync_blk[15] = 1'b0;
    assign proc_220_output_sync_blk[15] = 1'b0 | (ap_done_reg_32 & grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_220[15] = dl_detect_out ? proc_dep_vld_vec_220_reg[15] : (proc_220_data_FIFO_blk[15] | proc_220_data_PIPO_blk[15] | proc_220_start_FIFO_blk[15] | proc_220_TLF_FIFO_blk[15] | proc_220_input_sync_blk[15] | proc_220_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_220_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_220_reg <= proc_dep_vld_vec_220;
        end
    end
    assign in_chan_dep_vld_vec_220[0] = dep_chan_vld_195_220;
    assign in_chan_dep_data_vec_220[263 : 0] = dep_chan_data_195_220;
    assign token_in_vec_220[0] = token_195_220;
    assign in_chan_dep_vld_vec_220[1] = dep_chan_vld_221_220;
    assign in_chan_dep_data_vec_220[527 : 264] = dep_chan_data_221_220;
    assign token_in_vec_220[1] = token_221_220;
    assign in_chan_dep_vld_vec_220[2] = dep_chan_vld_222_220;
    assign in_chan_dep_data_vec_220[791 : 528] = dep_chan_data_222_220;
    assign token_in_vec_220[2] = token_222_220;
    assign in_chan_dep_vld_vec_220[3] = dep_chan_vld_223_220;
    assign in_chan_dep_data_vec_220[1055 : 792] = dep_chan_data_223_220;
    assign token_in_vec_220[3] = token_223_220;
    assign in_chan_dep_vld_vec_220[4] = dep_chan_vld_224_220;
    assign in_chan_dep_data_vec_220[1319 : 1056] = dep_chan_data_224_220;
    assign token_in_vec_220[4] = token_224_220;
    assign in_chan_dep_vld_vec_220[5] = dep_chan_vld_225_220;
    assign in_chan_dep_data_vec_220[1583 : 1320] = dep_chan_data_225_220;
    assign token_in_vec_220[5] = token_225_220;
    assign in_chan_dep_vld_vec_220[6] = dep_chan_vld_226_220;
    assign in_chan_dep_data_vec_220[1847 : 1584] = dep_chan_data_226_220;
    assign token_in_vec_220[6] = token_226_220;
    assign in_chan_dep_vld_vec_220[7] = dep_chan_vld_227_220;
    assign in_chan_dep_data_vec_220[2111 : 1848] = dep_chan_data_227_220;
    assign token_in_vec_220[7] = token_227_220;
    assign in_chan_dep_vld_vec_220[8] = dep_chan_vld_228_220;
    assign in_chan_dep_data_vec_220[2375 : 2112] = dep_chan_data_228_220;
    assign token_in_vec_220[8] = token_228_220;
    assign in_chan_dep_vld_vec_220[9] = dep_chan_vld_229_220;
    assign in_chan_dep_data_vec_220[2639 : 2376] = dep_chan_data_229_220;
    assign token_in_vec_220[9] = token_229_220;
    assign in_chan_dep_vld_vec_220[10] = dep_chan_vld_230_220;
    assign in_chan_dep_data_vec_220[2903 : 2640] = dep_chan_data_230_220;
    assign token_in_vec_220[10] = token_230_220;
    assign in_chan_dep_vld_vec_220[11] = dep_chan_vld_231_220;
    assign in_chan_dep_data_vec_220[3167 : 2904] = dep_chan_data_231_220;
    assign token_in_vec_220[11] = token_231_220;
    assign in_chan_dep_vld_vec_220[12] = dep_chan_vld_232_220;
    assign in_chan_dep_data_vec_220[3431 : 3168] = dep_chan_data_232_220;
    assign token_in_vec_220[12] = token_232_220;
    assign in_chan_dep_vld_vec_220[13] = dep_chan_vld_233_220;
    assign in_chan_dep_data_vec_220[3695 : 3432] = dep_chan_data_233_220;
    assign token_in_vec_220[13] = token_233_220;
    assign in_chan_dep_vld_vec_220[14] = dep_chan_vld_234_220;
    assign in_chan_dep_data_vec_220[3959 : 3696] = dep_chan_data_234_220;
    assign token_in_vec_220[14] = token_234_220;
    assign in_chan_dep_vld_vec_220[15] = dep_chan_vld_263_220;
    assign in_chan_dep_data_vec_220[4223 : 3960] = dep_chan_data_263_220;
    assign token_in_vec_220[15] = token_263_220;
    assign dep_chan_vld_220_195 = out_chan_dep_vld_vec_220[0];
    assign dep_chan_data_220_195 = out_chan_dep_data_220;
    assign token_220_195 = token_out_vec_220[0];
    assign dep_chan_vld_220_221 = out_chan_dep_vld_vec_220[1];
    assign dep_chan_data_220_221 = out_chan_dep_data_220;
    assign token_220_221 = token_out_vec_220[1];
    assign dep_chan_vld_220_222 = out_chan_dep_vld_vec_220[2];
    assign dep_chan_data_220_222 = out_chan_dep_data_220;
    assign token_220_222 = token_out_vec_220[2];
    assign dep_chan_vld_220_223 = out_chan_dep_vld_vec_220[3];
    assign dep_chan_data_220_223 = out_chan_dep_data_220;
    assign token_220_223 = token_out_vec_220[3];
    assign dep_chan_vld_220_224 = out_chan_dep_vld_vec_220[4];
    assign dep_chan_data_220_224 = out_chan_dep_data_220;
    assign token_220_224 = token_out_vec_220[4];
    assign dep_chan_vld_220_225 = out_chan_dep_vld_vec_220[5];
    assign dep_chan_data_220_225 = out_chan_dep_data_220;
    assign token_220_225 = token_out_vec_220[5];
    assign dep_chan_vld_220_226 = out_chan_dep_vld_vec_220[6];
    assign dep_chan_data_220_226 = out_chan_dep_data_220;
    assign token_220_226 = token_out_vec_220[6];
    assign dep_chan_vld_220_227 = out_chan_dep_vld_vec_220[7];
    assign dep_chan_data_220_227 = out_chan_dep_data_220;
    assign token_220_227 = token_out_vec_220[7];
    assign dep_chan_vld_220_228 = out_chan_dep_vld_vec_220[8];
    assign dep_chan_data_220_228 = out_chan_dep_data_220;
    assign token_220_228 = token_out_vec_220[8];
    assign dep_chan_vld_220_229 = out_chan_dep_vld_vec_220[9];
    assign dep_chan_data_220_229 = out_chan_dep_data_220;
    assign token_220_229 = token_out_vec_220[9];
    assign dep_chan_vld_220_230 = out_chan_dep_vld_vec_220[10];
    assign dep_chan_data_220_230 = out_chan_dep_data_220;
    assign token_220_230 = token_out_vec_220[10];
    assign dep_chan_vld_220_231 = out_chan_dep_vld_vec_220[11];
    assign dep_chan_data_220_231 = out_chan_dep_data_220;
    assign token_220_231 = token_out_vec_220[11];
    assign dep_chan_vld_220_232 = out_chan_dep_vld_vec_220[12];
    assign dep_chan_data_220_232 = out_chan_dep_data_220;
    assign token_220_232 = token_out_vec_220[12];
    assign dep_chan_vld_220_233 = out_chan_dep_vld_vec_220[13];
    assign dep_chan_data_220_233 = out_chan_dep_data_220;
    assign token_220_233 = token_out_vec_220[13];
    assign dep_chan_vld_220_234 = out_chan_dep_vld_vec_220[14];
    assign dep_chan_data_220_234 = out_chan_dep_data_220;
    assign token_220_234 = token_out_vec_220[14];
    assign dep_chan_vld_220_263 = out_chan_dep_vld_vec_220[15];
    assign dep_chan_data_220_263 = out_chan_dep_data_220;
    assign token_220_263 = token_out_vec_220[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 221, 16, 16) top_hls_deadlock_detect_unit_221 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_221),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_221),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_221),
        .token_in_vec(token_in_vec_221),
        .dl_detect_in(dl_detect_out),
        .origin(origin[221]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_221),
        .out_chan_dep_data(out_chan_dep_data_221),
        .token_out_vec(token_out_vec_221),
        .dl_detect_out(dl_in_vec[221]));

    assign proc_221_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.fifo_A_PE_1_2_x221_blk_n);
    assign proc_221_data_PIPO_blk[0] = 1'b0;
    assign proc_221_start_FIFO_blk[0] = 1'b0;
    assign proc_221_TLF_FIFO_blk[0] = 1'b0;
    assign proc_221_input_sync_blk[0] = 1'b0;
    assign proc_221_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_221[0] = dl_detect_out ? proc_dep_vld_vec_221_reg[0] : (proc_221_data_FIFO_blk[0] | proc_221_data_PIPO_blk[0] | proc_221_start_FIFO_blk[0] | proc_221_TLF_FIFO_blk[0] | proc_221_input_sync_blk[0] | proc_221_output_sync_blk[0]);
    assign proc_221_data_FIFO_blk[1] = 1'b0;
    assign proc_221_data_PIPO_blk[1] = 1'b0;
    assign proc_221_start_FIFO_blk[1] = 1'b0;
    assign proc_221_TLF_FIFO_blk[1] = 1'b0;
    assign proc_221_input_sync_blk[1] = 1'b0;
    assign proc_221_output_sync_blk[1] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[1] = dl_detect_out ? proc_dep_vld_vec_221_reg[1] : (proc_221_data_FIFO_blk[1] | proc_221_data_PIPO_blk[1] | proc_221_start_FIFO_blk[1] | proc_221_TLF_FIFO_blk[1] | proc_221_input_sync_blk[1] | proc_221_output_sync_blk[1]);
    assign proc_221_data_FIFO_blk[2] = 1'b0;
    assign proc_221_data_PIPO_blk[2] = 1'b0;
    assign proc_221_start_FIFO_blk[2] = 1'b0;
    assign proc_221_TLF_FIFO_blk[2] = 1'b0;
    assign proc_221_input_sync_blk[2] = 1'b0;
    assign proc_221_output_sync_blk[2] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[2] = dl_detect_out ? proc_dep_vld_vec_221_reg[2] : (proc_221_data_FIFO_blk[2] | proc_221_data_PIPO_blk[2] | proc_221_start_FIFO_blk[2] | proc_221_TLF_FIFO_blk[2] | proc_221_input_sync_blk[2] | proc_221_output_sync_blk[2]);
    assign proc_221_data_FIFO_blk[3] = 1'b0;
    assign proc_221_data_PIPO_blk[3] = 1'b0;
    assign proc_221_start_FIFO_blk[3] = 1'b0;
    assign proc_221_TLF_FIFO_blk[3] = 1'b0;
    assign proc_221_input_sync_blk[3] = 1'b0;
    assign proc_221_output_sync_blk[3] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[3] = dl_detect_out ? proc_dep_vld_vec_221_reg[3] : (proc_221_data_FIFO_blk[3] | proc_221_data_PIPO_blk[3] | proc_221_start_FIFO_blk[3] | proc_221_TLF_FIFO_blk[3] | proc_221_input_sync_blk[3] | proc_221_output_sync_blk[3]);
    assign proc_221_data_FIFO_blk[4] = 1'b0;
    assign proc_221_data_PIPO_blk[4] = 1'b0;
    assign proc_221_start_FIFO_blk[4] = 1'b0;
    assign proc_221_TLF_FIFO_blk[4] = 1'b0;
    assign proc_221_input_sync_blk[4] = 1'b0;
    assign proc_221_output_sync_blk[4] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[4] = dl_detect_out ? proc_dep_vld_vec_221_reg[4] : (proc_221_data_FIFO_blk[4] | proc_221_data_PIPO_blk[4] | proc_221_start_FIFO_blk[4] | proc_221_TLF_FIFO_blk[4] | proc_221_input_sync_blk[4] | proc_221_output_sync_blk[4]);
    assign proc_221_data_FIFO_blk[5] = 1'b0;
    assign proc_221_data_PIPO_blk[5] = 1'b0;
    assign proc_221_start_FIFO_blk[5] = 1'b0;
    assign proc_221_TLF_FIFO_blk[5] = 1'b0;
    assign proc_221_input_sync_blk[5] = 1'b0;
    assign proc_221_output_sync_blk[5] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[5] = dl_detect_out ? proc_dep_vld_vec_221_reg[5] : (proc_221_data_FIFO_blk[5] | proc_221_data_PIPO_blk[5] | proc_221_start_FIFO_blk[5] | proc_221_TLF_FIFO_blk[5] | proc_221_input_sync_blk[5] | proc_221_output_sync_blk[5]);
    assign proc_221_data_FIFO_blk[6] = 1'b0;
    assign proc_221_data_PIPO_blk[6] = 1'b0;
    assign proc_221_start_FIFO_blk[6] = 1'b0;
    assign proc_221_TLF_FIFO_blk[6] = 1'b0;
    assign proc_221_input_sync_blk[6] = 1'b0;
    assign proc_221_output_sync_blk[6] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[6] = dl_detect_out ? proc_dep_vld_vec_221_reg[6] : (proc_221_data_FIFO_blk[6] | proc_221_data_PIPO_blk[6] | proc_221_start_FIFO_blk[6] | proc_221_TLF_FIFO_blk[6] | proc_221_input_sync_blk[6] | proc_221_output_sync_blk[6]);
    assign proc_221_data_FIFO_blk[7] = 1'b0;
    assign proc_221_data_PIPO_blk[7] = 1'b0;
    assign proc_221_start_FIFO_blk[7] = 1'b0;
    assign proc_221_TLF_FIFO_blk[7] = 1'b0;
    assign proc_221_input_sync_blk[7] = 1'b0;
    assign proc_221_output_sync_blk[7] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[7] = dl_detect_out ? proc_dep_vld_vec_221_reg[7] : (proc_221_data_FIFO_blk[7] | proc_221_data_PIPO_blk[7] | proc_221_start_FIFO_blk[7] | proc_221_TLF_FIFO_blk[7] | proc_221_input_sync_blk[7] | proc_221_output_sync_blk[7]);
    assign proc_221_data_FIFO_blk[8] = 1'b0;
    assign proc_221_data_PIPO_blk[8] = 1'b0;
    assign proc_221_start_FIFO_blk[8] = 1'b0;
    assign proc_221_TLF_FIFO_blk[8] = 1'b0;
    assign proc_221_input_sync_blk[8] = 1'b0;
    assign proc_221_output_sync_blk[8] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[8] = dl_detect_out ? proc_dep_vld_vec_221_reg[8] : (proc_221_data_FIFO_blk[8] | proc_221_data_PIPO_blk[8] | proc_221_start_FIFO_blk[8] | proc_221_TLF_FIFO_blk[8] | proc_221_input_sync_blk[8] | proc_221_output_sync_blk[8]);
    assign proc_221_data_FIFO_blk[9] = 1'b0;
    assign proc_221_data_PIPO_blk[9] = 1'b0;
    assign proc_221_start_FIFO_blk[9] = 1'b0;
    assign proc_221_TLF_FIFO_blk[9] = 1'b0;
    assign proc_221_input_sync_blk[9] = 1'b0;
    assign proc_221_output_sync_blk[9] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[9] = dl_detect_out ? proc_dep_vld_vec_221_reg[9] : (proc_221_data_FIFO_blk[9] | proc_221_data_PIPO_blk[9] | proc_221_start_FIFO_blk[9] | proc_221_TLF_FIFO_blk[9] | proc_221_input_sync_blk[9] | proc_221_output_sync_blk[9]);
    assign proc_221_data_FIFO_blk[10] = 1'b0;
    assign proc_221_data_PIPO_blk[10] = 1'b0;
    assign proc_221_start_FIFO_blk[10] = 1'b0;
    assign proc_221_TLF_FIFO_blk[10] = 1'b0;
    assign proc_221_input_sync_blk[10] = 1'b0;
    assign proc_221_output_sync_blk[10] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[10] = dl_detect_out ? proc_dep_vld_vec_221_reg[10] : (proc_221_data_FIFO_blk[10] | proc_221_data_PIPO_blk[10] | proc_221_start_FIFO_blk[10] | proc_221_TLF_FIFO_blk[10] | proc_221_input_sync_blk[10] | proc_221_output_sync_blk[10]);
    assign proc_221_data_FIFO_blk[11] = 1'b0;
    assign proc_221_data_PIPO_blk[11] = 1'b0;
    assign proc_221_start_FIFO_blk[11] = 1'b0;
    assign proc_221_TLF_FIFO_blk[11] = 1'b0;
    assign proc_221_input_sync_blk[11] = 1'b0;
    assign proc_221_output_sync_blk[11] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[11] = dl_detect_out ? proc_dep_vld_vec_221_reg[11] : (proc_221_data_FIFO_blk[11] | proc_221_data_PIPO_blk[11] | proc_221_start_FIFO_blk[11] | proc_221_TLF_FIFO_blk[11] | proc_221_input_sync_blk[11] | proc_221_output_sync_blk[11]);
    assign proc_221_data_FIFO_blk[12] = 1'b0;
    assign proc_221_data_PIPO_blk[12] = 1'b0;
    assign proc_221_start_FIFO_blk[12] = 1'b0;
    assign proc_221_TLF_FIFO_blk[12] = 1'b0;
    assign proc_221_input_sync_blk[12] = 1'b0;
    assign proc_221_output_sync_blk[12] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[12] = dl_detect_out ? proc_dep_vld_vec_221_reg[12] : (proc_221_data_FIFO_blk[12] | proc_221_data_PIPO_blk[12] | proc_221_start_FIFO_blk[12] | proc_221_TLF_FIFO_blk[12] | proc_221_input_sync_blk[12] | proc_221_output_sync_blk[12]);
    assign proc_221_data_FIFO_blk[13] = 1'b0;
    assign proc_221_data_PIPO_blk[13] = 1'b0;
    assign proc_221_start_FIFO_blk[13] = 1'b0;
    assign proc_221_TLF_FIFO_blk[13] = 1'b0;
    assign proc_221_input_sync_blk[13] = 1'b0;
    assign proc_221_output_sync_blk[13] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[13] = dl_detect_out ? proc_dep_vld_vec_221_reg[13] : (proc_221_data_FIFO_blk[13] | proc_221_data_PIPO_blk[13] | proc_221_start_FIFO_blk[13] | proc_221_TLF_FIFO_blk[13] | proc_221_input_sync_blk[13] | proc_221_output_sync_blk[13]);
    assign proc_221_data_FIFO_blk[14] = 1'b0;
    assign proc_221_data_PIPO_blk[14] = 1'b0;
    assign proc_221_start_FIFO_blk[14] = 1'b0;
    assign proc_221_TLF_FIFO_blk[14] = 1'b0;
    assign proc_221_input_sync_blk[14] = 1'b0;
    assign proc_221_output_sync_blk[14] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[14] = dl_detect_out ? proc_dep_vld_vec_221_reg[14] : (proc_221_data_FIFO_blk[14] | proc_221_data_PIPO_blk[14] | proc_221_start_FIFO_blk[14] | proc_221_TLF_FIFO_blk[14] | proc_221_input_sync_blk[14] | proc_221_output_sync_blk[14]);
    assign proc_221_data_FIFO_blk[15] = 1'b0;
    assign proc_221_data_PIPO_blk[15] = 1'b0;
    assign proc_221_start_FIFO_blk[15] = 1'b0;
    assign proc_221_TLF_FIFO_blk[15] = 1'b0;
    assign proc_221_input_sync_blk[15] = 1'b0;
    assign proc_221_output_sync_blk[15] = 1'b0 | (ap_done_reg_33 & grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_221[15] = dl_detect_out ? proc_dep_vld_vec_221_reg[15] : (proc_221_data_FIFO_blk[15] | proc_221_data_PIPO_blk[15] | proc_221_start_FIFO_blk[15] | proc_221_TLF_FIFO_blk[15] | proc_221_input_sync_blk[15] | proc_221_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_221_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_221_reg <= proc_dep_vld_vec_221;
        end
    end
    assign in_chan_dep_vld_vec_221[0] = dep_chan_vld_197_221;
    assign in_chan_dep_data_vec_221[263 : 0] = dep_chan_data_197_221;
    assign token_in_vec_221[0] = token_197_221;
    assign in_chan_dep_vld_vec_221[1] = dep_chan_vld_220_221;
    assign in_chan_dep_data_vec_221[527 : 264] = dep_chan_data_220_221;
    assign token_in_vec_221[1] = token_220_221;
    assign in_chan_dep_vld_vec_221[2] = dep_chan_vld_222_221;
    assign in_chan_dep_data_vec_221[791 : 528] = dep_chan_data_222_221;
    assign token_in_vec_221[2] = token_222_221;
    assign in_chan_dep_vld_vec_221[3] = dep_chan_vld_223_221;
    assign in_chan_dep_data_vec_221[1055 : 792] = dep_chan_data_223_221;
    assign token_in_vec_221[3] = token_223_221;
    assign in_chan_dep_vld_vec_221[4] = dep_chan_vld_224_221;
    assign in_chan_dep_data_vec_221[1319 : 1056] = dep_chan_data_224_221;
    assign token_in_vec_221[4] = token_224_221;
    assign in_chan_dep_vld_vec_221[5] = dep_chan_vld_225_221;
    assign in_chan_dep_data_vec_221[1583 : 1320] = dep_chan_data_225_221;
    assign token_in_vec_221[5] = token_225_221;
    assign in_chan_dep_vld_vec_221[6] = dep_chan_vld_226_221;
    assign in_chan_dep_data_vec_221[1847 : 1584] = dep_chan_data_226_221;
    assign token_in_vec_221[6] = token_226_221;
    assign in_chan_dep_vld_vec_221[7] = dep_chan_vld_227_221;
    assign in_chan_dep_data_vec_221[2111 : 1848] = dep_chan_data_227_221;
    assign token_in_vec_221[7] = token_227_221;
    assign in_chan_dep_vld_vec_221[8] = dep_chan_vld_228_221;
    assign in_chan_dep_data_vec_221[2375 : 2112] = dep_chan_data_228_221;
    assign token_in_vec_221[8] = token_228_221;
    assign in_chan_dep_vld_vec_221[9] = dep_chan_vld_229_221;
    assign in_chan_dep_data_vec_221[2639 : 2376] = dep_chan_data_229_221;
    assign token_in_vec_221[9] = token_229_221;
    assign in_chan_dep_vld_vec_221[10] = dep_chan_vld_230_221;
    assign in_chan_dep_data_vec_221[2903 : 2640] = dep_chan_data_230_221;
    assign token_in_vec_221[10] = token_230_221;
    assign in_chan_dep_vld_vec_221[11] = dep_chan_vld_231_221;
    assign in_chan_dep_data_vec_221[3167 : 2904] = dep_chan_data_231_221;
    assign token_in_vec_221[11] = token_231_221;
    assign in_chan_dep_vld_vec_221[12] = dep_chan_vld_232_221;
    assign in_chan_dep_data_vec_221[3431 : 3168] = dep_chan_data_232_221;
    assign token_in_vec_221[12] = token_232_221;
    assign in_chan_dep_vld_vec_221[13] = dep_chan_vld_233_221;
    assign in_chan_dep_data_vec_221[3695 : 3432] = dep_chan_data_233_221;
    assign token_in_vec_221[13] = token_233_221;
    assign in_chan_dep_vld_vec_221[14] = dep_chan_vld_234_221;
    assign in_chan_dep_data_vec_221[3959 : 3696] = dep_chan_data_234_221;
    assign token_in_vec_221[14] = token_234_221;
    assign in_chan_dep_vld_vec_221[15] = dep_chan_vld_263_221;
    assign in_chan_dep_data_vec_221[4223 : 3960] = dep_chan_data_263_221;
    assign token_in_vec_221[15] = token_263_221;
    assign dep_chan_vld_221_197 = out_chan_dep_vld_vec_221[0];
    assign dep_chan_data_221_197 = out_chan_dep_data_221;
    assign token_221_197 = token_out_vec_221[0];
    assign dep_chan_vld_221_220 = out_chan_dep_vld_vec_221[1];
    assign dep_chan_data_221_220 = out_chan_dep_data_221;
    assign token_221_220 = token_out_vec_221[1];
    assign dep_chan_vld_221_222 = out_chan_dep_vld_vec_221[2];
    assign dep_chan_data_221_222 = out_chan_dep_data_221;
    assign token_221_222 = token_out_vec_221[2];
    assign dep_chan_vld_221_223 = out_chan_dep_vld_vec_221[3];
    assign dep_chan_data_221_223 = out_chan_dep_data_221;
    assign token_221_223 = token_out_vec_221[3];
    assign dep_chan_vld_221_224 = out_chan_dep_vld_vec_221[4];
    assign dep_chan_data_221_224 = out_chan_dep_data_221;
    assign token_221_224 = token_out_vec_221[4];
    assign dep_chan_vld_221_225 = out_chan_dep_vld_vec_221[5];
    assign dep_chan_data_221_225 = out_chan_dep_data_221;
    assign token_221_225 = token_out_vec_221[5];
    assign dep_chan_vld_221_226 = out_chan_dep_vld_vec_221[6];
    assign dep_chan_data_221_226 = out_chan_dep_data_221;
    assign token_221_226 = token_out_vec_221[6];
    assign dep_chan_vld_221_227 = out_chan_dep_vld_vec_221[7];
    assign dep_chan_data_221_227 = out_chan_dep_data_221;
    assign token_221_227 = token_out_vec_221[7];
    assign dep_chan_vld_221_228 = out_chan_dep_vld_vec_221[8];
    assign dep_chan_data_221_228 = out_chan_dep_data_221;
    assign token_221_228 = token_out_vec_221[8];
    assign dep_chan_vld_221_229 = out_chan_dep_vld_vec_221[9];
    assign dep_chan_data_221_229 = out_chan_dep_data_221;
    assign token_221_229 = token_out_vec_221[9];
    assign dep_chan_vld_221_230 = out_chan_dep_vld_vec_221[10];
    assign dep_chan_data_221_230 = out_chan_dep_data_221;
    assign token_221_230 = token_out_vec_221[10];
    assign dep_chan_vld_221_231 = out_chan_dep_vld_vec_221[11];
    assign dep_chan_data_221_231 = out_chan_dep_data_221;
    assign token_221_231 = token_out_vec_221[11];
    assign dep_chan_vld_221_232 = out_chan_dep_vld_vec_221[12];
    assign dep_chan_data_221_232 = out_chan_dep_data_221;
    assign token_221_232 = token_out_vec_221[12];
    assign dep_chan_vld_221_233 = out_chan_dep_vld_vec_221[13];
    assign dep_chan_data_221_233 = out_chan_dep_data_221;
    assign token_221_233 = token_out_vec_221[13];
    assign dep_chan_vld_221_234 = out_chan_dep_vld_vec_221[14];
    assign dep_chan_data_221_234 = out_chan_dep_data_221;
    assign token_221_234 = token_out_vec_221[14];
    assign dep_chan_vld_221_263 = out_chan_dep_vld_vec_221[15];
    assign dep_chan_data_221_263 = out_chan_dep_data_221;
    assign token_221_263 = token_out_vec_221[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0
    top_hls_deadlock_detect_unit #(264, 222, 16, 16) top_hls_deadlock_detect_unit_222 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_222),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_222),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_222),
        .token_in_vec(token_in_vec_222),
        .dl_detect_in(dl_detect_out),
        .origin(origin[222]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_222),
        .out_chan_dep_data(out_chan_dep_data_222),
        .token_out_vec(token_out_vec_222),
        .dl_detect_out(dl_in_vec[222]));

    assign proc_222_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.fifo_A_PE_2_2_x224_blk_n);
    assign proc_222_data_PIPO_blk[0] = 1'b0;
    assign proc_222_start_FIFO_blk[0] = 1'b0;
    assign proc_222_TLF_FIFO_blk[0] = 1'b0;
    assign proc_222_input_sync_blk[0] = 1'b0;
    assign proc_222_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_222[0] = dl_detect_out ? proc_dep_vld_vec_222_reg[0] : (proc_222_data_FIFO_blk[0] | proc_222_data_PIPO_blk[0] | proc_222_start_FIFO_blk[0] | proc_222_TLF_FIFO_blk[0] | proc_222_input_sync_blk[0] | proc_222_output_sync_blk[0]);
    assign proc_222_data_FIFO_blk[1] = 1'b0;
    assign proc_222_data_PIPO_blk[1] = 1'b0;
    assign proc_222_start_FIFO_blk[1] = 1'b0;
    assign proc_222_TLF_FIFO_blk[1] = 1'b0;
    assign proc_222_input_sync_blk[1] = 1'b0;
    assign proc_222_output_sync_blk[1] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[1] = dl_detect_out ? proc_dep_vld_vec_222_reg[1] : (proc_222_data_FIFO_blk[1] | proc_222_data_PIPO_blk[1] | proc_222_start_FIFO_blk[1] | proc_222_TLF_FIFO_blk[1] | proc_222_input_sync_blk[1] | proc_222_output_sync_blk[1]);
    assign proc_222_data_FIFO_blk[2] = 1'b0;
    assign proc_222_data_PIPO_blk[2] = 1'b0;
    assign proc_222_start_FIFO_blk[2] = 1'b0;
    assign proc_222_TLF_FIFO_blk[2] = 1'b0;
    assign proc_222_input_sync_blk[2] = 1'b0;
    assign proc_222_output_sync_blk[2] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[2] = dl_detect_out ? proc_dep_vld_vec_222_reg[2] : (proc_222_data_FIFO_blk[2] | proc_222_data_PIPO_blk[2] | proc_222_start_FIFO_blk[2] | proc_222_TLF_FIFO_blk[2] | proc_222_input_sync_blk[2] | proc_222_output_sync_blk[2]);
    assign proc_222_data_FIFO_blk[3] = 1'b0;
    assign proc_222_data_PIPO_blk[3] = 1'b0;
    assign proc_222_start_FIFO_blk[3] = 1'b0;
    assign proc_222_TLF_FIFO_blk[3] = 1'b0;
    assign proc_222_input_sync_blk[3] = 1'b0;
    assign proc_222_output_sync_blk[3] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[3] = dl_detect_out ? proc_dep_vld_vec_222_reg[3] : (proc_222_data_FIFO_blk[3] | proc_222_data_PIPO_blk[3] | proc_222_start_FIFO_blk[3] | proc_222_TLF_FIFO_blk[3] | proc_222_input_sync_blk[3] | proc_222_output_sync_blk[3]);
    assign proc_222_data_FIFO_blk[4] = 1'b0;
    assign proc_222_data_PIPO_blk[4] = 1'b0;
    assign proc_222_start_FIFO_blk[4] = 1'b0;
    assign proc_222_TLF_FIFO_blk[4] = 1'b0;
    assign proc_222_input_sync_blk[4] = 1'b0;
    assign proc_222_output_sync_blk[4] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[4] = dl_detect_out ? proc_dep_vld_vec_222_reg[4] : (proc_222_data_FIFO_blk[4] | proc_222_data_PIPO_blk[4] | proc_222_start_FIFO_blk[4] | proc_222_TLF_FIFO_blk[4] | proc_222_input_sync_blk[4] | proc_222_output_sync_blk[4]);
    assign proc_222_data_FIFO_blk[5] = 1'b0;
    assign proc_222_data_PIPO_blk[5] = 1'b0;
    assign proc_222_start_FIFO_blk[5] = 1'b0;
    assign proc_222_TLF_FIFO_blk[5] = 1'b0;
    assign proc_222_input_sync_blk[5] = 1'b0;
    assign proc_222_output_sync_blk[5] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[5] = dl_detect_out ? proc_dep_vld_vec_222_reg[5] : (proc_222_data_FIFO_blk[5] | proc_222_data_PIPO_blk[5] | proc_222_start_FIFO_blk[5] | proc_222_TLF_FIFO_blk[5] | proc_222_input_sync_blk[5] | proc_222_output_sync_blk[5]);
    assign proc_222_data_FIFO_blk[6] = 1'b0;
    assign proc_222_data_PIPO_blk[6] = 1'b0;
    assign proc_222_start_FIFO_blk[6] = 1'b0;
    assign proc_222_TLF_FIFO_blk[6] = 1'b0;
    assign proc_222_input_sync_blk[6] = 1'b0;
    assign proc_222_output_sync_blk[6] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[6] = dl_detect_out ? proc_dep_vld_vec_222_reg[6] : (proc_222_data_FIFO_blk[6] | proc_222_data_PIPO_blk[6] | proc_222_start_FIFO_blk[6] | proc_222_TLF_FIFO_blk[6] | proc_222_input_sync_blk[6] | proc_222_output_sync_blk[6]);
    assign proc_222_data_FIFO_blk[7] = 1'b0;
    assign proc_222_data_PIPO_blk[7] = 1'b0;
    assign proc_222_start_FIFO_blk[7] = 1'b0;
    assign proc_222_TLF_FIFO_blk[7] = 1'b0;
    assign proc_222_input_sync_blk[7] = 1'b0;
    assign proc_222_output_sync_blk[7] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[7] = dl_detect_out ? proc_dep_vld_vec_222_reg[7] : (proc_222_data_FIFO_blk[7] | proc_222_data_PIPO_blk[7] | proc_222_start_FIFO_blk[7] | proc_222_TLF_FIFO_blk[7] | proc_222_input_sync_blk[7] | proc_222_output_sync_blk[7]);
    assign proc_222_data_FIFO_blk[8] = 1'b0;
    assign proc_222_data_PIPO_blk[8] = 1'b0;
    assign proc_222_start_FIFO_blk[8] = 1'b0;
    assign proc_222_TLF_FIFO_blk[8] = 1'b0;
    assign proc_222_input_sync_blk[8] = 1'b0;
    assign proc_222_output_sync_blk[8] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[8] = dl_detect_out ? proc_dep_vld_vec_222_reg[8] : (proc_222_data_FIFO_blk[8] | proc_222_data_PIPO_blk[8] | proc_222_start_FIFO_blk[8] | proc_222_TLF_FIFO_blk[8] | proc_222_input_sync_blk[8] | proc_222_output_sync_blk[8]);
    assign proc_222_data_FIFO_blk[9] = 1'b0;
    assign proc_222_data_PIPO_blk[9] = 1'b0;
    assign proc_222_start_FIFO_blk[9] = 1'b0;
    assign proc_222_TLF_FIFO_blk[9] = 1'b0;
    assign proc_222_input_sync_blk[9] = 1'b0;
    assign proc_222_output_sync_blk[9] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[9] = dl_detect_out ? proc_dep_vld_vec_222_reg[9] : (proc_222_data_FIFO_blk[9] | proc_222_data_PIPO_blk[9] | proc_222_start_FIFO_blk[9] | proc_222_TLF_FIFO_blk[9] | proc_222_input_sync_blk[9] | proc_222_output_sync_blk[9]);
    assign proc_222_data_FIFO_blk[10] = 1'b0;
    assign proc_222_data_PIPO_blk[10] = 1'b0;
    assign proc_222_start_FIFO_blk[10] = 1'b0;
    assign proc_222_TLF_FIFO_blk[10] = 1'b0;
    assign proc_222_input_sync_blk[10] = 1'b0;
    assign proc_222_output_sync_blk[10] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[10] = dl_detect_out ? proc_dep_vld_vec_222_reg[10] : (proc_222_data_FIFO_blk[10] | proc_222_data_PIPO_blk[10] | proc_222_start_FIFO_blk[10] | proc_222_TLF_FIFO_blk[10] | proc_222_input_sync_blk[10] | proc_222_output_sync_blk[10]);
    assign proc_222_data_FIFO_blk[11] = 1'b0;
    assign proc_222_data_PIPO_blk[11] = 1'b0;
    assign proc_222_start_FIFO_blk[11] = 1'b0;
    assign proc_222_TLF_FIFO_blk[11] = 1'b0;
    assign proc_222_input_sync_blk[11] = 1'b0;
    assign proc_222_output_sync_blk[11] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[11] = dl_detect_out ? proc_dep_vld_vec_222_reg[11] : (proc_222_data_FIFO_blk[11] | proc_222_data_PIPO_blk[11] | proc_222_start_FIFO_blk[11] | proc_222_TLF_FIFO_blk[11] | proc_222_input_sync_blk[11] | proc_222_output_sync_blk[11]);
    assign proc_222_data_FIFO_blk[12] = 1'b0;
    assign proc_222_data_PIPO_blk[12] = 1'b0;
    assign proc_222_start_FIFO_blk[12] = 1'b0;
    assign proc_222_TLF_FIFO_blk[12] = 1'b0;
    assign proc_222_input_sync_blk[12] = 1'b0;
    assign proc_222_output_sync_blk[12] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[12] = dl_detect_out ? proc_dep_vld_vec_222_reg[12] : (proc_222_data_FIFO_blk[12] | proc_222_data_PIPO_blk[12] | proc_222_start_FIFO_blk[12] | proc_222_TLF_FIFO_blk[12] | proc_222_input_sync_blk[12] | proc_222_output_sync_blk[12]);
    assign proc_222_data_FIFO_blk[13] = 1'b0;
    assign proc_222_data_PIPO_blk[13] = 1'b0;
    assign proc_222_start_FIFO_blk[13] = 1'b0;
    assign proc_222_TLF_FIFO_blk[13] = 1'b0;
    assign proc_222_input_sync_blk[13] = 1'b0;
    assign proc_222_output_sync_blk[13] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[13] = dl_detect_out ? proc_dep_vld_vec_222_reg[13] : (proc_222_data_FIFO_blk[13] | proc_222_data_PIPO_blk[13] | proc_222_start_FIFO_blk[13] | proc_222_TLF_FIFO_blk[13] | proc_222_input_sync_blk[13] | proc_222_output_sync_blk[13]);
    assign proc_222_data_FIFO_blk[14] = 1'b0;
    assign proc_222_data_PIPO_blk[14] = 1'b0;
    assign proc_222_start_FIFO_blk[14] = 1'b0;
    assign proc_222_TLF_FIFO_blk[14] = 1'b0;
    assign proc_222_input_sync_blk[14] = 1'b0;
    assign proc_222_output_sync_blk[14] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[14] = dl_detect_out ? proc_dep_vld_vec_222_reg[14] : (proc_222_data_FIFO_blk[14] | proc_222_data_PIPO_blk[14] | proc_222_start_FIFO_blk[14] | proc_222_TLF_FIFO_blk[14] | proc_222_input_sync_blk[14] | proc_222_output_sync_blk[14]);
    assign proc_222_data_FIFO_blk[15] = 1'b0;
    assign proc_222_data_PIPO_blk[15] = 1'b0;
    assign proc_222_start_FIFO_blk[15] = 1'b0;
    assign proc_222_TLF_FIFO_blk[15] = 1'b0;
    assign proc_222_input_sync_blk[15] = 1'b0;
    assign proc_222_output_sync_blk[15] = 1'b0 | (ap_done_reg_34 & grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_222[15] = dl_detect_out ? proc_dep_vld_vec_222_reg[15] : (proc_222_data_FIFO_blk[15] | proc_222_data_PIPO_blk[15] | proc_222_start_FIFO_blk[15] | proc_222_TLF_FIFO_blk[15] | proc_222_input_sync_blk[15] | proc_222_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_222_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_222_reg <= proc_dep_vld_vec_222;
        end
    end
    assign in_chan_dep_vld_vec_222[0] = dep_chan_vld_199_222;
    assign in_chan_dep_data_vec_222[263 : 0] = dep_chan_data_199_222;
    assign token_in_vec_222[0] = token_199_222;
    assign in_chan_dep_vld_vec_222[1] = dep_chan_vld_220_222;
    assign in_chan_dep_data_vec_222[527 : 264] = dep_chan_data_220_222;
    assign token_in_vec_222[1] = token_220_222;
    assign in_chan_dep_vld_vec_222[2] = dep_chan_vld_221_222;
    assign in_chan_dep_data_vec_222[791 : 528] = dep_chan_data_221_222;
    assign token_in_vec_222[2] = token_221_222;
    assign in_chan_dep_vld_vec_222[3] = dep_chan_vld_223_222;
    assign in_chan_dep_data_vec_222[1055 : 792] = dep_chan_data_223_222;
    assign token_in_vec_222[3] = token_223_222;
    assign in_chan_dep_vld_vec_222[4] = dep_chan_vld_224_222;
    assign in_chan_dep_data_vec_222[1319 : 1056] = dep_chan_data_224_222;
    assign token_in_vec_222[4] = token_224_222;
    assign in_chan_dep_vld_vec_222[5] = dep_chan_vld_225_222;
    assign in_chan_dep_data_vec_222[1583 : 1320] = dep_chan_data_225_222;
    assign token_in_vec_222[5] = token_225_222;
    assign in_chan_dep_vld_vec_222[6] = dep_chan_vld_226_222;
    assign in_chan_dep_data_vec_222[1847 : 1584] = dep_chan_data_226_222;
    assign token_in_vec_222[6] = token_226_222;
    assign in_chan_dep_vld_vec_222[7] = dep_chan_vld_227_222;
    assign in_chan_dep_data_vec_222[2111 : 1848] = dep_chan_data_227_222;
    assign token_in_vec_222[7] = token_227_222;
    assign in_chan_dep_vld_vec_222[8] = dep_chan_vld_228_222;
    assign in_chan_dep_data_vec_222[2375 : 2112] = dep_chan_data_228_222;
    assign token_in_vec_222[8] = token_228_222;
    assign in_chan_dep_vld_vec_222[9] = dep_chan_vld_229_222;
    assign in_chan_dep_data_vec_222[2639 : 2376] = dep_chan_data_229_222;
    assign token_in_vec_222[9] = token_229_222;
    assign in_chan_dep_vld_vec_222[10] = dep_chan_vld_230_222;
    assign in_chan_dep_data_vec_222[2903 : 2640] = dep_chan_data_230_222;
    assign token_in_vec_222[10] = token_230_222;
    assign in_chan_dep_vld_vec_222[11] = dep_chan_vld_231_222;
    assign in_chan_dep_data_vec_222[3167 : 2904] = dep_chan_data_231_222;
    assign token_in_vec_222[11] = token_231_222;
    assign in_chan_dep_vld_vec_222[12] = dep_chan_vld_232_222;
    assign in_chan_dep_data_vec_222[3431 : 3168] = dep_chan_data_232_222;
    assign token_in_vec_222[12] = token_232_222;
    assign in_chan_dep_vld_vec_222[13] = dep_chan_vld_233_222;
    assign in_chan_dep_data_vec_222[3695 : 3432] = dep_chan_data_233_222;
    assign token_in_vec_222[13] = token_233_222;
    assign in_chan_dep_vld_vec_222[14] = dep_chan_vld_234_222;
    assign in_chan_dep_data_vec_222[3959 : 3696] = dep_chan_data_234_222;
    assign token_in_vec_222[14] = token_234_222;
    assign in_chan_dep_vld_vec_222[15] = dep_chan_vld_263_222;
    assign in_chan_dep_data_vec_222[4223 : 3960] = dep_chan_data_263_222;
    assign token_in_vec_222[15] = token_263_222;
    assign dep_chan_vld_222_199 = out_chan_dep_vld_vec_222[0];
    assign dep_chan_data_222_199 = out_chan_dep_data_222;
    assign token_222_199 = token_out_vec_222[0];
    assign dep_chan_vld_222_220 = out_chan_dep_vld_vec_222[1];
    assign dep_chan_data_222_220 = out_chan_dep_data_222;
    assign token_222_220 = token_out_vec_222[1];
    assign dep_chan_vld_222_221 = out_chan_dep_vld_vec_222[2];
    assign dep_chan_data_222_221 = out_chan_dep_data_222;
    assign token_222_221 = token_out_vec_222[2];
    assign dep_chan_vld_222_223 = out_chan_dep_vld_vec_222[3];
    assign dep_chan_data_222_223 = out_chan_dep_data_222;
    assign token_222_223 = token_out_vec_222[3];
    assign dep_chan_vld_222_224 = out_chan_dep_vld_vec_222[4];
    assign dep_chan_data_222_224 = out_chan_dep_data_222;
    assign token_222_224 = token_out_vec_222[4];
    assign dep_chan_vld_222_225 = out_chan_dep_vld_vec_222[5];
    assign dep_chan_data_222_225 = out_chan_dep_data_222;
    assign token_222_225 = token_out_vec_222[5];
    assign dep_chan_vld_222_226 = out_chan_dep_vld_vec_222[6];
    assign dep_chan_data_222_226 = out_chan_dep_data_222;
    assign token_222_226 = token_out_vec_222[6];
    assign dep_chan_vld_222_227 = out_chan_dep_vld_vec_222[7];
    assign dep_chan_data_222_227 = out_chan_dep_data_222;
    assign token_222_227 = token_out_vec_222[7];
    assign dep_chan_vld_222_228 = out_chan_dep_vld_vec_222[8];
    assign dep_chan_data_222_228 = out_chan_dep_data_222;
    assign token_222_228 = token_out_vec_222[8];
    assign dep_chan_vld_222_229 = out_chan_dep_vld_vec_222[9];
    assign dep_chan_data_222_229 = out_chan_dep_data_222;
    assign token_222_229 = token_out_vec_222[9];
    assign dep_chan_vld_222_230 = out_chan_dep_vld_vec_222[10];
    assign dep_chan_data_222_230 = out_chan_dep_data_222;
    assign token_222_230 = token_out_vec_222[10];
    assign dep_chan_vld_222_231 = out_chan_dep_vld_vec_222[11];
    assign dep_chan_data_222_231 = out_chan_dep_data_222;
    assign token_222_231 = token_out_vec_222[11];
    assign dep_chan_vld_222_232 = out_chan_dep_vld_vec_222[12];
    assign dep_chan_data_222_232 = out_chan_dep_data_222;
    assign token_222_232 = token_out_vec_222[12];
    assign dep_chan_vld_222_233 = out_chan_dep_vld_vec_222[13];
    assign dep_chan_data_222_233 = out_chan_dep_data_222;
    assign token_222_233 = token_out_vec_222[13];
    assign dep_chan_vld_222_234 = out_chan_dep_vld_vec_222[14];
    assign dep_chan_data_222_234 = out_chan_dep_data_222;
    assign token_222_234 = token_out_vec_222[14];
    assign dep_chan_vld_222_263 = out_chan_dep_vld_vec_222[15];
    assign dep_chan_data_222_263 = out_chan_dep_data_222;
    assign token_222_263 = token_out_vec_222[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0
    top_hls_deadlock_detect_unit #(264, 223, 16, 16) top_hls_deadlock_detect_unit_223 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_223),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_223),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_223),
        .token_in_vec(token_in_vec_223),
        .dl_detect_in(dl_detect_out),
        .origin(origin[223]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_223),
        .out_chan_dep_data(out_chan_dep_data_223),
        .token_out_vec(token_out_vec_223),
        .dl_detect_out(dl_in_vec[223]));

    assign proc_223_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.fifo_A_PE_3_2_x227_blk_n);
    assign proc_223_data_PIPO_blk[0] = 1'b0;
    assign proc_223_start_FIFO_blk[0] = 1'b0;
    assign proc_223_TLF_FIFO_blk[0] = 1'b0;
    assign proc_223_input_sync_blk[0] = 1'b0;
    assign proc_223_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_223[0] = dl_detect_out ? proc_dep_vld_vec_223_reg[0] : (proc_223_data_FIFO_blk[0] | proc_223_data_PIPO_blk[0] | proc_223_start_FIFO_blk[0] | proc_223_TLF_FIFO_blk[0] | proc_223_input_sync_blk[0] | proc_223_output_sync_blk[0]);
    assign proc_223_data_FIFO_blk[1] = 1'b0;
    assign proc_223_data_PIPO_blk[1] = 1'b0;
    assign proc_223_start_FIFO_blk[1] = 1'b0;
    assign proc_223_TLF_FIFO_blk[1] = 1'b0;
    assign proc_223_input_sync_blk[1] = 1'b0;
    assign proc_223_output_sync_blk[1] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[1] = dl_detect_out ? proc_dep_vld_vec_223_reg[1] : (proc_223_data_FIFO_blk[1] | proc_223_data_PIPO_blk[1] | proc_223_start_FIFO_blk[1] | proc_223_TLF_FIFO_blk[1] | proc_223_input_sync_blk[1] | proc_223_output_sync_blk[1]);
    assign proc_223_data_FIFO_blk[2] = 1'b0;
    assign proc_223_data_PIPO_blk[2] = 1'b0;
    assign proc_223_start_FIFO_blk[2] = 1'b0;
    assign proc_223_TLF_FIFO_blk[2] = 1'b0;
    assign proc_223_input_sync_blk[2] = 1'b0;
    assign proc_223_output_sync_blk[2] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[2] = dl_detect_out ? proc_dep_vld_vec_223_reg[2] : (proc_223_data_FIFO_blk[2] | proc_223_data_PIPO_blk[2] | proc_223_start_FIFO_blk[2] | proc_223_TLF_FIFO_blk[2] | proc_223_input_sync_blk[2] | proc_223_output_sync_blk[2]);
    assign proc_223_data_FIFO_blk[3] = 1'b0;
    assign proc_223_data_PIPO_blk[3] = 1'b0;
    assign proc_223_start_FIFO_blk[3] = 1'b0;
    assign proc_223_TLF_FIFO_blk[3] = 1'b0;
    assign proc_223_input_sync_blk[3] = 1'b0;
    assign proc_223_output_sync_blk[3] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[3] = dl_detect_out ? proc_dep_vld_vec_223_reg[3] : (proc_223_data_FIFO_blk[3] | proc_223_data_PIPO_blk[3] | proc_223_start_FIFO_blk[3] | proc_223_TLF_FIFO_blk[3] | proc_223_input_sync_blk[3] | proc_223_output_sync_blk[3]);
    assign proc_223_data_FIFO_blk[4] = 1'b0;
    assign proc_223_data_PIPO_blk[4] = 1'b0;
    assign proc_223_start_FIFO_blk[4] = 1'b0;
    assign proc_223_TLF_FIFO_blk[4] = 1'b0;
    assign proc_223_input_sync_blk[4] = 1'b0;
    assign proc_223_output_sync_blk[4] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[4] = dl_detect_out ? proc_dep_vld_vec_223_reg[4] : (proc_223_data_FIFO_blk[4] | proc_223_data_PIPO_blk[4] | proc_223_start_FIFO_blk[4] | proc_223_TLF_FIFO_blk[4] | proc_223_input_sync_blk[4] | proc_223_output_sync_blk[4]);
    assign proc_223_data_FIFO_blk[5] = 1'b0;
    assign proc_223_data_PIPO_blk[5] = 1'b0;
    assign proc_223_start_FIFO_blk[5] = 1'b0;
    assign proc_223_TLF_FIFO_blk[5] = 1'b0;
    assign proc_223_input_sync_blk[5] = 1'b0;
    assign proc_223_output_sync_blk[5] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[5] = dl_detect_out ? proc_dep_vld_vec_223_reg[5] : (proc_223_data_FIFO_blk[5] | proc_223_data_PIPO_blk[5] | proc_223_start_FIFO_blk[5] | proc_223_TLF_FIFO_blk[5] | proc_223_input_sync_blk[5] | proc_223_output_sync_blk[5]);
    assign proc_223_data_FIFO_blk[6] = 1'b0;
    assign proc_223_data_PIPO_blk[6] = 1'b0;
    assign proc_223_start_FIFO_blk[6] = 1'b0;
    assign proc_223_TLF_FIFO_blk[6] = 1'b0;
    assign proc_223_input_sync_blk[6] = 1'b0;
    assign proc_223_output_sync_blk[6] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[6] = dl_detect_out ? proc_dep_vld_vec_223_reg[6] : (proc_223_data_FIFO_blk[6] | proc_223_data_PIPO_blk[6] | proc_223_start_FIFO_blk[6] | proc_223_TLF_FIFO_blk[6] | proc_223_input_sync_blk[6] | proc_223_output_sync_blk[6]);
    assign proc_223_data_FIFO_blk[7] = 1'b0;
    assign proc_223_data_PIPO_blk[7] = 1'b0;
    assign proc_223_start_FIFO_blk[7] = 1'b0;
    assign proc_223_TLF_FIFO_blk[7] = 1'b0;
    assign proc_223_input_sync_blk[7] = 1'b0;
    assign proc_223_output_sync_blk[7] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[7] = dl_detect_out ? proc_dep_vld_vec_223_reg[7] : (proc_223_data_FIFO_blk[7] | proc_223_data_PIPO_blk[7] | proc_223_start_FIFO_blk[7] | proc_223_TLF_FIFO_blk[7] | proc_223_input_sync_blk[7] | proc_223_output_sync_blk[7]);
    assign proc_223_data_FIFO_blk[8] = 1'b0;
    assign proc_223_data_PIPO_blk[8] = 1'b0;
    assign proc_223_start_FIFO_blk[8] = 1'b0;
    assign proc_223_TLF_FIFO_blk[8] = 1'b0;
    assign proc_223_input_sync_blk[8] = 1'b0;
    assign proc_223_output_sync_blk[8] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[8] = dl_detect_out ? proc_dep_vld_vec_223_reg[8] : (proc_223_data_FIFO_blk[8] | proc_223_data_PIPO_blk[8] | proc_223_start_FIFO_blk[8] | proc_223_TLF_FIFO_blk[8] | proc_223_input_sync_blk[8] | proc_223_output_sync_blk[8]);
    assign proc_223_data_FIFO_blk[9] = 1'b0;
    assign proc_223_data_PIPO_blk[9] = 1'b0;
    assign proc_223_start_FIFO_blk[9] = 1'b0;
    assign proc_223_TLF_FIFO_blk[9] = 1'b0;
    assign proc_223_input_sync_blk[9] = 1'b0;
    assign proc_223_output_sync_blk[9] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[9] = dl_detect_out ? proc_dep_vld_vec_223_reg[9] : (proc_223_data_FIFO_blk[9] | proc_223_data_PIPO_blk[9] | proc_223_start_FIFO_blk[9] | proc_223_TLF_FIFO_blk[9] | proc_223_input_sync_blk[9] | proc_223_output_sync_blk[9]);
    assign proc_223_data_FIFO_blk[10] = 1'b0;
    assign proc_223_data_PIPO_blk[10] = 1'b0;
    assign proc_223_start_FIFO_blk[10] = 1'b0;
    assign proc_223_TLF_FIFO_blk[10] = 1'b0;
    assign proc_223_input_sync_blk[10] = 1'b0;
    assign proc_223_output_sync_blk[10] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[10] = dl_detect_out ? proc_dep_vld_vec_223_reg[10] : (proc_223_data_FIFO_blk[10] | proc_223_data_PIPO_blk[10] | proc_223_start_FIFO_blk[10] | proc_223_TLF_FIFO_blk[10] | proc_223_input_sync_blk[10] | proc_223_output_sync_blk[10]);
    assign proc_223_data_FIFO_blk[11] = 1'b0;
    assign proc_223_data_PIPO_blk[11] = 1'b0;
    assign proc_223_start_FIFO_blk[11] = 1'b0;
    assign proc_223_TLF_FIFO_blk[11] = 1'b0;
    assign proc_223_input_sync_blk[11] = 1'b0;
    assign proc_223_output_sync_blk[11] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[11] = dl_detect_out ? proc_dep_vld_vec_223_reg[11] : (proc_223_data_FIFO_blk[11] | proc_223_data_PIPO_blk[11] | proc_223_start_FIFO_blk[11] | proc_223_TLF_FIFO_blk[11] | proc_223_input_sync_blk[11] | proc_223_output_sync_blk[11]);
    assign proc_223_data_FIFO_blk[12] = 1'b0;
    assign proc_223_data_PIPO_blk[12] = 1'b0;
    assign proc_223_start_FIFO_blk[12] = 1'b0;
    assign proc_223_TLF_FIFO_blk[12] = 1'b0;
    assign proc_223_input_sync_blk[12] = 1'b0;
    assign proc_223_output_sync_blk[12] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[12] = dl_detect_out ? proc_dep_vld_vec_223_reg[12] : (proc_223_data_FIFO_blk[12] | proc_223_data_PIPO_blk[12] | proc_223_start_FIFO_blk[12] | proc_223_TLF_FIFO_blk[12] | proc_223_input_sync_blk[12] | proc_223_output_sync_blk[12]);
    assign proc_223_data_FIFO_blk[13] = 1'b0;
    assign proc_223_data_PIPO_blk[13] = 1'b0;
    assign proc_223_start_FIFO_blk[13] = 1'b0;
    assign proc_223_TLF_FIFO_blk[13] = 1'b0;
    assign proc_223_input_sync_blk[13] = 1'b0;
    assign proc_223_output_sync_blk[13] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[13] = dl_detect_out ? proc_dep_vld_vec_223_reg[13] : (proc_223_data_FIFO_blk[13] | proc_223_data_PIPO_blk[13] | proc_223_start_FIFO_blk[13] | proc_223_TLF_FIFO_blk[13] | proc_223_input_sync_blk[13] | proc_223_output_sync_blk[13]);
    assign proc_223_data_FIFO_blk[14] = 1'b0;
    assign proc_223_data_PIPO_blk[14] = 1'b0;
    assign proc_223_start_FIFO_blk[14] = 1'b0;
    assign proc_223_TLF_FIFO_blk[14] = 1'b0;
    assign proc_223_input_sync_blk[14] = 1'b0;
    assign proc_223_output_sync_blk[14] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[14] = dl_detect_out ? proc_dep_vld_vec_223_reg[14] : (proc_223_data_FIFO_blk[14] | proc_223_data_PIPO_blk[14] | proc_223_start_FIFO_blk[14] | proc_223_TLF_FIFO_blk[14] | proc_223_input_sync_blk[14] | proc_223_output_sync_blk[14]);
    assign proc_223_data_FIFO_blk[15] = 1'b0;
    assign proc_223_data_PIPO_blk[15] = 1'b0;
    assign proc_223_start_FIFO_blk[15] = 1'b0;
    assign proc_223_TLF_FIFO_blk[15] = 1'b0;
    assign proc_223_input_sync_blk[15] = 1'b0;
    assign proc_223_output_sync_blk[15] = 1'b0 | (ap_done_reg_35 & grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_223[15] = dl_detect_out ? proc_dep_vld_vec_223_reg[15] : (proc_223_data_FIFO_blk[15] | proc_223_data_PIPO_blk[15] | proc_223_start_FIFO_blk[15] | proc_223_TLF_FIFO_blk[15] | proc_223_input_sync_blk[15] | proc_223_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_223_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_223_reg <= proc_dep_vld_vec_223;
        end
    end
    assign in_chan_dep_vld_vec_223[0] = dep_chan_vld_201_223;
    assign in_chan_dep_data_vec_223[263 : 0] = dep_chan_data_201_223;
    assign token_in_vec_223[0] = token_201_223;
    assign in_chan_dep_vld_vec_223[1] = dep_chan_vld_220_223;
    assign in_chan_dep_data_vec_223[527 : 264] = dep_chan_data_220_223;
    assign token_in_vec_223[1] = token_220_223;
    assign in_chan_dep_vld_vec_223[2] = dep_chan_vld_221_223;
    assign in_chan_dep_data_vec_223[791 : 528] = dep_chan_data_221_223;
    assign token_in_vec_223[2] = token_221_223;
    assign in_chan_dep_vld_vec_223[3] = dep_chan_vld_222_223;
    assign in_chan_dep_data_vec_223[1055 : 792] = dep_chan_data_222_223;
    assign token_in_vec_223[3] = token_222_223;
    assign in_chan_dep_vld_vec_223[4] = dep_chan_vld_224_223;
    assign in_chan_dep_data_vec_223[1319 : 1056] = dep_chan_data_224_223;
    assign token_in_vec_223[4] = token_224_223;
    assign in_chan_dep_vld_vec_223[5] = dep_chan_vld_225_223;
    assign in_chan_dep_data_vec_223[1583 : 1320] = dep_chan_data_225_223;
    assign token_in_vec_223[5] = token_225_223;
    assign in_chan_dep_vld_vec_223[6] = dep_chan_vld_226_223;
    assign in_chan_dep_data_vec_223[1847 : 1584] = dep_chan_data_226_223;
    assign token_in_vec_223[6] = token_226_223;
    assign in_chan_dep_vld_vec_223[7] = dep_chan_vld_227_223;
    assign in_chan_dep_data_vec_223[2111 : 1848] = dep_chan_data_227_223;
    assign token_in_vec_223[7] = token_227_223;
    assign in_chan_dep_vld_vec_223[8] = dep_chan_vld_228_223;
    assign in_chan_dep_data_vec_223[2375 : 2112] = dep_chan_data_228_223;
    assign token_in_vec_223[8] = token_228_223;
    assign in_chan_dep_vld_vec_223[9] = dep_chan_vld_229_223;
    assign in_chan_dep_data_vec_223[2639 : 2376] = dep_chan_data_229_223;
    assign token_in_vec_223[9] = token_229_223;
    assign in_chan_dep_vld_vec_223[10] = dep_chan_vld_230_223;
    assign in_chan_dep_data_vec_223[2903 : 2640] = dep_chan_data_230_223;
    assign token_in_vec_223[10] = token_230_223;
    assign in_chan_dep_vld_vec_223[11] = dep_chan_vld_231_223;
    assign in_chan_dep_data_vec_223[3167 : 2904] = dep_chan_data_231_223;
    assign token_in_vec_223[11] = token_231_223;
    assign in_chan_dep_vld_vec_223[12] = dep_chan_vld_232_223;
    assign in_chan_dep_data_vec_223[3431 : 3168] = dep_chan_data_232_223;
    assign token_in_vec_223[12] = token_232_223;
    assign in_chan_dep_vld_vec_223[13] = dep_chan_vld_233_223;
    assign in_chan_dep_data_vec_223[3695 : 3432] = dep_chan_data_233_223;
    assign token_in_vec_223[13] = token_233_223;
    assign in_chan_dep_vld_vec_223[14] = dep_chan_vld_234_223;
    assign in_chan_dep_data_vec_223[3959 : 3696] = dep_chan_data_234_223;
    assign token_in_vec_223[14] = token_234_223;
    assign in_chan_dep_vld_vec_223[15] = dep_chan_vld_263_223;
    assign in_chan_dep_data_vec_223[4223 : 3960] = dep_chan_data_263_223;
    assign token_in_vec_223[15] = token_263_223;
    assign dep_chan_vld_223_201 = out_chan_dep_vld_vec_223[0];
    assign dep_chan_data_223_201 = out_chan_dep_data_223;
    assign token_223_201 = token_out_vec_223[0];
    assign dep_chan_vld_223_220 = out_chan_dep_vld_vec_223[1];
    assign dep_chan_data_223_220 = out_chan_dep_data_223;
    assign token_223_220 = token_out_vec_223[1];
    assign dep_chan_vld_223_221 = out_chan_dep_vld_vec_223[2];
    assign dep_chan_data_223_221 = out_chan_dep_data_223;
    assign token_223_221 = token_out_vec_223[2];
    assign dep_chan_vld_223_222 = out_chan_dep_vld_vec_223[3];
    assign dep_chan_data_223_222 = out_chan_dep_data_223;
    assign token_223_222 = token_out_vec_223[3];
    assign dep_chan_vld_223_224 = out_chan_dep_vld_vec_223[4];
    assign dep_chan_data_223_224 = out_chan_dep_data_223;
    assign token_223_224 = token_out_vec_223[4];
    assign dep_chan_vld_223_225 = out_chan_dep_vld_vec_223[5];
    assign dep_chan_data_223_225 = out_chan_dep_data_223;
    assign token_223_225 = token_out_vec_223[5];
    assign dep_chan_vld_223_226 = out_chan_dep_vld_vec_223[6];
    assign dep_chan_data_223_226 = out_chan_dep_data_223;
    assign token_223_226 = token_out_vec_223[6];
    assign dep_chan_vld_223_227 = out_chan_dep_vld_vec_223[7];
    assign dep_chan_data_223_227 = out_chan_dep_data_223;
    assign token_223_227 = token_out_vec_223[7];
    assign dep_chan_vld_223_228 = out_chan_dep_vld_vec_223[8];
    assign dep_chan_data_223_228 = out_chan_dep_data_223;
    assign token_223_228 = token_out_vec_223[8];
    assign dep_chan_vld_223_229 = out_chan_dep_vld_vec_223[9];
    assign dep_chan_data_223_229 = out_chan_dep_data_223;
    assign token_223_229 = token_out_vec_223[9];
    assign dep_chan_vld_223_230 = out_chan_dep_vld_vec_223[10];
    assign dep_chan_data_223_230 = out_chan_dep_data_223;
    assign token_223_230 = token_out_vec_223[10];
    assign dep_chan_vld_223_231 = out_chan_dep_vld_vec_223[11];
    assign dep_chan_data_223_231 = out_chan_dep_data_223;
    assign token_223_231 = token_out_vec_223[11];
    assign dep_chan_vld_223_232 = out_chan_dep_vld_vec_223[12];
    assign dep_chan_data_223_232 = out_chan_dep_data_223;
    assign token_223_232 = token_out_vec_223[12];
    assign dep_chan_vld_223_233 = out_chan_dep_vld_vec_223[13];
    assign dep_chan_data_223_233 = out_chan_dep_data_223;
    assign token_223_233 = token_out_vec_223[13];
    assign dep_chan_vld_223_234 = out_chan_dep_vld_vec_223[14];
    assign dep_chan_data_223_234 = out_chan_dep_data_223;
    assign token_223_234 = token_out_vec_223[14];
    assign dep_chan_vld_223_263 = out_chan_dep_vld_vec_223[15];
    assign dep_chan_data_223_263 = out_chan_dep_data_223;
    assign token_223_263 = token_out_vec_223[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0
    top_hls_deadlock_detect_unit #(264, 224, 16, 16) top_hls_deadlock_detect_unit_224 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_224),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_224),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_224),
        .token_in_vec(token_in_vec_224),
        .dl_detect_in(dl_detect_out),
        .origin(origin[224]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_224),
        .out_chan_dep_data(out_chan_dep_data_224),
        .token_out_vec(token_out_vec_224),
        .dl_detect_out(dl_in_vec[224]));

    assign proc_224_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.fifo_A_PE_4_2_x230_blk_n);
    assign proc_224_data_PIPO_blk[0] = 1'b0;
    assign proc_224_start_FIFO_blk[0] = 1'b0;
    assign proc_224_TLF_FIFO_blk[0] = 1'b0;
    assign proc_224_input_sync_blk[0] = 1'b0;
    assign proc_224_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_224[0] = dl_detect_out ? proc_dep_vld_vec_224_reg[0] : (proc_224_data_FIFO_blk[0] | proc_224_data_PIPO_blk[0] | proc_224_start_FIFO_blk[0] | proc_224_TLF_FIFO_blk[0] | proc_224_input_sync_blk[0] | proc_224_output_sync_blk[0]);
    assign proc_224_data_FIFO_blk[1] = 1'b0;
    assign proc_224_data_PIPO_blk[1] = 1'b0;
    assign proc_224_start_FIFO_blk[1] = 1'b0;
    assign proc_224_TLF_FIFO_blk[1] = 1'b0;
    assign proc_224_input_sync_blk[1] = 1'b0;
    assign proc_224_output_sync_blk[1] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[1] = dl_detect_out ? proc_dep_vld_vec_224_reg[1] : (proc_224_data_FIFO_blk[1] | proc_224_data_PIPO_blk[1] | proc_224_start_FIFO_blk[1] | proc_224_TLF_FIFO_blk[1] | proc_224_input_sync_blk[1] | proc_224_output_sync_blk[1]);
    assign proc_224_data_FIFO_blk[2] = 1'b0;
    assign proc_224_data_PIPO_blk[2] = 1'b0;
    assign proc_224_start_FIFO_blk[2] = 1'b0;
    assign proc_224_TLF_FIFO_blk[2] = 1'b0;
    assign proc_224_input_sync_blk[2] = 1'b0;
    assign proc_224_output_sync_blk[2] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[2] = dl_detect_out ? proc_dep_vld_vec_224_reg[2] : (proc_224_data_FIFO_blk[2] | proc_224_data_PIPO_blk[2] | proc_224_start_FIFO_blk[2] | proc_224_TLF_FIFO_blk[2] | proc_224_input_sync_blk[2] | proc_224_output_sync_blk[2]);
    assign proc_224_data_FIFO_blk[3] = 1'b0;
    assign proc_224_data_PIPO_blk[3] = 1'b0;
    assign proc_224_start_FIFO_blk[3] = 1'b0;
    assign proc_224_TLF_FIFO_blk[3] = 1'b0;
    assign proc_224_input_sync_blk[3] = 1'b0;
    assign proc_224_output_sync_blk[3] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[3] = dl_detect_out ? proc_dep_vld_vec_224_reg[3] : (proc_224_data_FIFO_blk[3] | proc_224_data_PIPO_blk[3] | proc_224_start_FIFO_blk[3] | proc_224_TLF_FIFO_blk[3] | proc_224_input_sync_blk[3] | proc_224_output_sync_blk[3]);
    assign proc_224_data_FIFO_blk[4] = 1'b0;
    assign proc_224_data_PIPO_blk[4] = 1'b0;
    assign proc_224_start_FIFO_blk[4] = 1'b0;
    assign proc_224_TLF_FIFO_blk[4] = 1'b0;
    assign proc_224_input_sync_blk[4] = 1'b0;
    assign proc_224_output_sync_blk[4] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[4] = dl_detect_out ? proc_dep_vld_vec_224_reg[4] : (proc_224_data_FIFO_blk[4] | proc_224_data_PIPO_blk[4] | proc_224_start_FIFO_blk[4] | proc_224_TLF_FIFO_blk[4] | proc_224_input_sync_blk[4] | proc_224_output_sync_blk[4]);
    assign proc_224_data_FIFO_blk[5] = 1'b0;
    assign proc_224_data_PIPO_blk[5] = 1'b0;
    assign proc_224_start_FIFO_blk[5] = 1'b0;
    assign proc_224_TLF_FIFO_blk[5] = 1'b0;
    assign proc_224_input_sync_blk[5] = 1'b0;
    assign proc_224_output_sync_blk[5] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[5] = dl_detect_out ? proc_dep_vld_vec_224_reg[5] : (proc_224_data_FIFO_blk[5] | proc_224_data_PIPO_blk[5] | proc_224_start_FIFO_blk[5] | proc_224_TLF_FIFO_blk[5] | proc_224_input_sync_blk[5] | proc_224_output_sync_blk[5]);
    assign proc_224_data_FIFO_blk[6] = 1'b0;
    assign proc_224_data_PIPO_blk[6] = 1'b0;
    assign proc_224_start_FIFO_blk[6] = 1'b0;
    assign proc_224_TLF_FIFO_blk[6] = 1'b0;
    assign proc_224_input_sync_blk[6] = 1'b0;
    assign proc_224_output_sync_blk[6] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[6] = dl_detect_out ? proc_dep_vld_vec_224_reg[6] : (proc_224_data_FIFO_blk[6] | proc_224_data_PIPO_blk[6] | proc_224_start_FIFO_blk[6] | proc_224_TLF_FIFO_blk[6] | proc_224_input_sync_blk[6] | proc_224_output_sync_blk[6]);
    assign proc_224_data_FIFO_blk[7] = 1'b0;
    assign proc_224_data_PIPO_blk[7] = 1'b0;
    assign proc_224_start_FIFO_blk[7] = 1'b0;
    assign proc_224_TLF_FIFO_blk[7] = 1'b0;
    assign proc_224_input_sync_blk[7] = 1'b0;
    assign proc_224_output_sync_blk[7] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[7] = dl_detect_out ? proc_dep_vld_vec_224_reg[7] : (proc_224_data_FIFO_blk[7] | proc_224_data_PIPO_blk[7] | proc_224_start_FIFO_blk[7] | proc_224_TLF_FIFO_blk[7] | proc_224_input_sync_blk[7] | proc_224_output_sync_blk[7]);
    assign proc_224_data_FIFO_blk[8] = 1'b0;
    assign proc_224_data_PIPO_blk[8] = 1'b0;
    assign proc_224_start_FIFO_blk[8] = 1'b0;
    assign proc_224_TLF_FIFO_blk[8] = 1'b0;
    assign proc_224_input_sync_blk[8] = 1'b0;
    assign proc_224_output_sync_blk[8] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[8] = dl_detect_out ? proc_dep_vld_vec_224_reg[8] : (proc_224_data_FIFO_blk[8] | proc_224_data_PIPO_blk[8] | proc_224_start_FIFO_blk[8] | proc_224_TLF_FIFO_blk[8] | proc_224_input_sync_blk[8] | proc_224_output_sync_blk[8]);
    assign proc_224_data_FIFO_blk[9] = 1'b0;
    assign proc_224_data_PIPO_blk[9] = 1'b0;
    assign proc_224_start_FIFO_blk[9] = 1'b0;
    assign proc_224_TLF_FIFO_blk[9] = 1'b0;
    assign proc_224_input_sync_blk[9] = 1'b0;
    assign proc_224_output_sync_blk[9] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[9] = dl_detect_out ? proc_dep_vld_vec_224_reg[9] : (proc_224_data_FIFO_blk[9] | proc_224_data_PIPO_blk[9] | proc_224_start_FIFO_blk[9] | proc_224_TLF_FIFO_blk[9] | proc_224_input_sync_blk[9] | proc_224_output_sync_blk[9]);
    assign proc_224_data_FIFO_blk[10] = 1'b0;
    assign proc_224_data_PIPO_blk[10] = 1'b0;
    assign proc_224_start_FIFO_blk[10] = 1'b0;
    assign proc_224_TLF_FIFO_blk[10] = 1'b0;
    assign proc_224_input_sync_blk[10] = 1'b0;
    assign proc_224_output_sync_blk[10] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[10] = dl_detect_out ? proc_dep_vld_vec_224_reg[10] : (proc_224_data_FIFO_blk[10] | proc_224_data_PIPO_blk[10] | proc_224_start_FIFO_blk[10] | proc_224_TLF_FIFO_blk[10] | proc_224_input_sync_blk[10] | proc_224_output_sync_blk[10]);
    assign proc_224_data_FIFO_blk[11] = 1'b0;
    assign proc_224_data_PIPO_blk[11] = 1'b0;
    assign proc_224_start_FIFO_blk[11] = 1'b0;
    assign proc_224_TLF_FIFO_blk[11] = 1'b0;
    assign proc_224_input_sync_blk[11] = 1'b0;
    assign proc_224_output_sync_blk[11] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[11] = dl_detect_out ? proc_dep_vld_vec_224_reg[11] : (proc_224_data_FIFO_blk[11] | proc_224_data_PIPO_blk[11] | proc_224_start_FIFO_blk[11] | proc_224_TLF_FIFO_blk[11] | proc_224_input_sync_blk[11] | proc_224_output_sync_blk[11]);
    assign proc_224_data_FIFO_blk[12] = 1'b0;
    assign proc_224_data_PIPO_blk[12] = 1'b0;
    assign proc_224_start_FIFO_blk[12] = 1'b0;
    assign proc_224_TLF_FIFO_blk[12] = 1'b0;
    assign proc_224_input_sync_blk[12] = 1'b0;
    assign proc_224_output_sync_blk[12] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[12] = dl_detect_out ? proc_dep_vld_vec_224_reg[12] : (proc_224_data_FIFO_blk[12] | proc_224_data_PIPO_blk[12] | proc_224_start_FIFO_blk[12] | proc_224_TLF_FIFO_blk[12] | proc_224_input_sync_blk[12] | proc_224_output_sync_blk[12]);
    assign proc_224_data_FIFO_blk[13] = 1'b0;
    assign proc_224_data_PIPO_blk[13] = 1'b0;
    assign proc_224_start_FIFO_blk[13] = 1'b0;
    assign proc_224_TLF_FIFO_blk[13] = 1'b0;
    assign proc_224_input_sync_blk[13] = 1'b0;
    assign proc_224_output_sync_blk[13] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[13] = dl_detect_out ? proc_dep_vld_vec_224_reg[13] : (proc_224_data_FIFO_blk[13] | proc_224_data_PIPO_blk[13] | proc_224_start_FIFO_blk[13] | proc_224_TLF_FIFO_blk[13] | proc_224_input_sync_blk[13] | proc_224_output_sync_blk[13]);
    assign proc_224_data_FIFO_blk[14] = 1'b0;
    assign proc_224_data_PIPO_blk[14] = 1'b0;
    assign proc_224_start_FIFO_blk[14] = 1'b0;
    assign proc_224_TLF_FIFO_blk[14] = 1'b0;
    assign proc_224_input_sync_blk[14] = 1'b0;
    assign proc_224_output_sync_blk[14] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[14] = dl_detect_out ? proc_dep_vld_vec_224_reg[14] : (proc_224_data_FIFO_blk[14] | proc_224_data_PIPO_blk[14] | proc_224_start_FIFO_blk[14] | proc_224_TLF_FIFO_blk[14] | proc_224_input_sync_blk[14] | proc_224_output_sync_blk[14]);
    assign proc_224_data_FIFO_blk[15] = 1'b0;
    assign proc_224_data_PIPO_blk[15] = 1'b0;
    assign proc_224_start_FIFO_blk[15] = 1'b0;
    assign proc_224_TLF_FIFO_blk[15] = 1'b0;
    assign proc_224_input_sync_blk[15] = 1'b0;
    assign proc_224_output_sync_blk[15] = 1'b0 | (ap_done_reg_36 & grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_224[15] = dl_detect_out ? proc_dep_vld_vec_224_reg[15] : (proc_224_data_FIFO_blk[15] | proc_224_data_PIPO_blk[15] | proc_224_start_FIFO_blk[15] | proc_224_TLF_FIFO_blk[15] | proc_224_input_sync_blk[15] | proc_224_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_224_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_224_reg <= proc_dep_vld_vec_224;
        end
    end
    assign in_chan_dep_vld_vec_224[0] = dep_chan_vld_203_224;
    assign in_chan_dep_data_vec_224[263 : 0] = dep_chan_data_203_224;
    assign token_in_vec_224[0] = token_203_224;
    assign in_chan_dep_vld_vec_224[1] = dep_chan_vld_220_224;
    assign in_chan_dep_data_vec_224[527 : 264] = dep_chan_data_220_224;
    assign token_in_vec_224[1] = token_220_224;
    assign in_chan_dep_vld_vec_224[2] = dep_chan_vld_221_224;
    assign in_chan_dep_data_vec_224[791 : 528] = dep_chan_data_221_224;
    assign token_in_vec_224[2] = token_221_224;
    assign in_chan_dep_vld_vec_224[3] = dep_chan_vld_222_224;
    assign in_chan_dep_data_vec_224[1055 : 792] = dep_chan_data_222_224;
    assign token_in_vec_224[3] = token_222_224;
    assign in_chan_dep_vld_vec_224[4] = dep_chan_vld_223_224;
    assign in_chan_dep_data_vec_224[1319 : 1056] = dep_chan_data_223_224;
    assign token_in_vec_224[4] = token_223_224;
    assign in_chan_dep_vld_vec_224[5] = dep_chan_vld_225_224;
    assign in_chan_dep_data_vec_224[1583 : 1320] = dep_chan_data_225_224;
    assign token_in_vec_224[5] = token_225_224;
    assign in_chan_dep_vld_vec_224[6] = dep_chan_vld_226_224;
    assign in_chan_dep_data_vec_224[1847 : 1584] = dep_chan_data_226_224;
    assign token_in_vec_224[6] = token_226_224;
    assign in_chan_dep_vld_vec_224[7] = dep_chan_vld_227_224;
    assign in_chan_dep_data_vec_224[2111 : 1848] = dep_chan_data_227_224;
    assign token_in_vec_224[7] = token_227_224;
    assign in_chan_dep_vld_vec_224[8] = dep_chan_vld_228_224;
    assign in_chan_dep_data_vec_224[2375 : 2112] = dep_chan_data_228_224;
    assign token_in_vec_224[8] = token_228_224;
    assign in_chan_dep_vld_vec_224[9] = dep_chan_vld_229_224;
    assign in_chan_dep_data_vec_224[2639 : 2376] = dep_chan_data_229_224;
    assign token_in_vec_224[9] = token_229_224;
    assign in_chan_dep_vld_vec_224[10] = dep_chan_vld_230_224;
    assign in_chan_dep_data_vec_224[2903 : 2640] = dep_chan_data_230_224;
    assign token_in_vec_224[10] = token_230_224;
    assign in_chan_dep_vld_vec_224[11] = dep_chan_vld_231_224;
    assign in_chan_dep_data_vec_224[3167 : 2904] = dep_chan_data_231_224;
    assign token_in_vec_224[11] = token_231_224;
    assign in_chan_dep_vld_vec_224[12] = dep_chan_vld_232_224;
    assign in_chan_dep_data_vec_224[3431 : 3168] = dep_chan_data_232_224;
    assign token_in_vec_224[12] = token_232_224;
    assign in_chan_dep_vld_vec_224[13] = dep_chan_vld_233_224;
    assign in_chan_dep_data_vec_224[3695 : 3432] = dep_chan_data_233_224;
    assign token_in_vec_224[13] = token_233_224;
    assign in_chan_dep_vld_vec_224[14] = dep_chan_vld_234_224;
    assign in_chan_dep_data_vec_224[3959 : 3696] = dep_chan_data_234_224;
    assign token_in_vec_224[14] = token_234_224;
    assign in_chan_dep_vld_vec_224[15] = dep_chan_vld_263_224;
    assign in_chan_dep_data_vec_224[4223 : 3960] = dep_chan_data_263_224;
    assign token_in_vec_224[15] = token_263_224;
    assign dep_chan_vld_224_203 = out_chan_dep_vld_vec_224[0];
    assign dep_chan_data_224_203 = out_chan_dep_data_224;
    assign token_224_203 = token_out_vec_224[0];
    assign dep_chan_vld_224_220 = out_chan_dep_vld_vec_224[1];
    assign dep_chan_data_224_220 = out_chan_dep_data_224;
    assign token_224_220 = token_out_vec_224[1];
    assign dep_chan_vld_224_221 = out_chan_dep_vld_vec_224[2];
    assign dep_chan_data_224_221 = out_chan_dep_data_224;
    assign token_224_221 = token_out_vec_224[2];
    assign dep_chan_vld_224_222 = out_chan_dep_vld_vec_224[3];
    assign dep_chan_data_224_222 = out_chan_dep_data_224;
    assign token_224_222 = token_out_vec_224[3];
    assign dep_chan_vld_224_223 = out_chan_dep_vld_vec_224[4];
    assign dep_chan_data_224_223 = out_chan_dep_data_224;
    assign token_224_223 = token_out_vec_224[4];
    assign dep_chan_vld_224_225 = out_chan_dep_vld_vec_224[5];
    assign dep_chan_data_224_225 = out_chan_dep_data_224;
    assign token_224_225 = token_out_vec_224[5];
    assign dep_chan_vld_224_226 = out_chan_dep_vld_vec_224[6];
    assign dep_chan_data_224_226 = out_chan_dep_data_224;
    assign token_224_226 = token_out_vec_224[6];
    assign dep_chan_vld_224_227 = out_chan_dep_vld_vec_224[7];
    assign dep_chan_data_224_227 = out_chan_dep_data_224;
    assign token_224_227 = token_out_vec_224[7];
    assign dep_chan_vld_224_228 = out_chan_dep_vld_vec_224[8];
    assign dep_chan_data_224_228 = out_chan_dep_data_224;
    assign token_224_228 = token_out_vec_224[8];
    assign dep_chan_vld_224_229 = out_chan_dep_vld_vec_224[9];
    assign dep_chan_data_224_229 = out_chan_dep_data_224;
    assign token_224_229 = token_out_vec_224[9];
    assign dep_chan_vld_224_230 = out_chan_dep_vld_vec_224[10];
    assign dep_chan_data_224_230 = out_chan_dep_data_224;
    assign token_224_230 = token_out_vec_224[10];
    assign dep_chan_vld_224_231 = out_chan_dep_vld_vec_224[11];
    assign dep_chan_data_224_231 = out_chan_dep_data_224;
    assign token_224_231 = token_out_vec_224[11];
    assign dep_chan_vld_224_232 = out_chan_dep_vld_vec_224[12];
    assign dep_chan_data_224_232 = out_chan_dep_data_224;
    assign token_224_232 = token_out_vec_224[12];
    assign dep_chan_vld_224_233 = out_chan_dep_vld_vec_224[13];
    assign dep_chan_data_224_233 = out_chan_dep_data_224;
    assign token_224_233 = token_out_vec_224[13];
    assign dep_chan_vld_224_234 = out_chan_dep_vld_vec_224[14];
    assign dep_chan_data_224_234 = out_chan_dep_data_224;
    assign token_224_234 = token_out_vec_224[14];
    assign dep_chan_vld_224_263 = out_chan_dep_vld_vec_224[15];
    assign dep_chan_data_224_263 = out_chan_dep_data_224;
    assign token_224_263 = token_out_vec_224[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0
    top_hls_deadlock_detect_unit #(264, 225, 16, 16) top_hls_deadlock_detect_unit_225 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_225),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_225),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_225),
        .token_in_vec(token_in_vec_225),
        .dl_detect_in(dl_detect_out),
        .origin(origin[225]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_225),
        .out_chan_dep_data(out_chan_dep_data_225),
        .token_out_vec(token_out_vec_225),
        .dl_detect_out(dl_in_vec[225]));

    assign proc_225_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.fifo_A_PE_5_2_x233_blk_n);
    assign proc_225_data_PIPO_blk[0] = 1'b0;
    assign proc_225_start_FIFO_blk[0] = 1'b0;
    assign proc_225_TLF_FIFO_blk[0] = 1'b0;
    assign proc_225_input_sync_blk[0] = 1'b0;
    assign proc_225_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_225[0] = dl_detect_out ? proc_dep_vld_vec_225_reg[0] : (proc_225_data_FIFO_blk[0] | proc_225_data_PIPO_blk[0] | proc_225_start_FIFO_blk[0] | proc_225_TLF_FIFO_blk[0] | proc_225_input_sync_blk[0] | proc_225_output_sync_blk[0]);
    assign proc_225_data_FIFO_blk[1] = 1'b0;
    assign proc_225_data_PIPO_blk[1] = 1'b0;
    assign proc_225_start_FIFO_blk[1] = 1'b0;
    assign proc_225_TLF_FIFO_blk[1] = 1'b0;
    assign proc_225_input_sync_blk[1] = 1'b0;
    assign proc_225_output_sync_blk[1] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[1] = dl_detect_out ? proc_dep_vld_vec_225_reg[1] : (proc_225_data_FIFO_blk[1] | proc_225_data_PIPO_blk[1] | proc_225_start_FIFO_blk[1] | proc_225_TLF_FIFO_blk[1] | proc_225_input_sync_blk[1] | proc_225_output_sync_blk[1]);
    assign proc_225_data_FIFO_blk[2] = 1'b0;
    assign proc_225_data_PIPO_blk[2] = 1'b0;
    assign proc_225_start_FIFO_blk[2] = 1'b0;
    assign proc_225_TLF_FIFO_blk[2] = 1'b0;
    assign proc_225_input_sync_blk[2] = 1'b0;
    assign proc_225_output_sync_blk[2] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[2] = dl_detect_out ? proc_dep_vld_vec_225_reg[2] : (proc_225_data_FIFO_blk[2] | proc_225_data_PIPO_blk[2] | proc_225_start_FIFO_blk[2] | proc_225_TLF_FIFO_blk[2] | proc_225_input_sync_blk[2] | proc_225_output_sync_blk[2]);
    assign proc_225_data_FIFO_blk[3] = 1'b0;
    assign proc_225_data_PIPO_blk[3] = 1'b0;
    assign proc_225_start_FIFO_blk[3] = 1'b0;
    assign proc_225_TLF_FIFO_blk[3] = 1'b0;
    assign proc_225_input_sync_blk[3] = 1'b0;
    assign proc_225_output_sync_blk[3] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[3] = dl_detect_out ? proc_dep_vld_vec_225_reg[3] : (proc_225_data_FIFO_blk[3] | proc_225_data_PIPO_blk[3] | proc_225_start_FIFO_blk[3] | proc_225_TLF_FIFO_blk[3] | proc_225_input_sync_blk[3] | proc_225_output_sync_blk[3]);
    assign proc_225_data_FIFO_blk[4] = 1'b0;
    assign proc_225_data_PIPO_blk[4] = 1'b0;
    assign proc_225_start_FIFO_blk[4] = 1'b0;
    assign proc_225_TLF_FIFO_blk[4] = 1'b0;
    assign proc_225_input_sync_blk[4] = 1'b0;
    assign proc_225_output_sync_blk[4] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[4] = dl_detect_out ? proc_dep_vld_vec_225_reg[4] : (proc_225_data_FIFO_blk[4] | proc_225_data_PIPO_blk[4] | proc_225_start_FIFO_blk[4] | proc_225_TLF_FIFO_blk[4] | proc_225_input_sync_blk[4] | proc_225_output_sync_blk[4]);
    assign proc_225_data_FIFO_blk[5] = 1'b0;
    assign proc_225_data_PIPO_blk[5] = 1'b0;
    assign proc_225_start_FIFO_blk[5] = 1'b0;
    assign proc_225_TLF_FIFO_blk[5] = 1'b0;
    assign proc_225_input_sync_blk[5] = 1'b0;
    assign proc_225_output_sync_blk[5] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[5] = dl_detect_out ? proc_dep_vld_vec_225_reg[5] : (proc_225_data_FIFO_blk[5] | proc_225_data_PIPO_blk[5] | proc_225_start_FIFO_blk[5] | proc_225_TLF_FIFO_blk[5] | proc_225_input_sync_blk[5] | proc_225_output_sync_blk[5]);
    assign proc_225_data_FIFO_blk[6] = 1'b0;
    assign proc_225_data_PIPO_blk[6] = 1'b0;
    assign proc_225_start_FIFO_blk[6] = 1'b0;
    assign proc_225_TLF_FIFO_blk[6] = 1'b0;
    assign proc_225_input_sync_blk[6] = 1'b0;
    assign proc_225_output_sync_blk[6] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[6] = dl_detect_out ? proc_dep_vld_vec_225_reg[6] : (proc_225_data_FIFO_blk[6] | proc_225_data_PIPO_blk[6] | proc_225_start_FIFO_blk[6] | proc_225_TLF_FIFO_blk[6] | proc_225_input_sync_blk[6] | proc_225_output_sync_blk[6]);
    assign proc_225_data_FIFO_blk[7] = 1'b0;
    assign proc_225_data_PIPO_blk[7] = 1'b0;
    assign proc_225_start_FIFO_blk[7] = 1'b0;
    assign proc_225_TLF_FIFO_blk[7] = 1'b0;
    assign proc_225_input_sync_blk[7] = 1'b0;
    assign proc_225_output_sync_blk[7] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[7] = dl_detect_out ? proc_dep_vld_vec_225_reg[7] : (proc_225_data_FIFO_blk[7] | proc_225_data_PIPO_blk[7] | proc_225_start_FIFO_blk[7] | proc_225_TLF_FIFO_blk[7] | proc_225_input_sync_blk[7] | proc_225_output_sync_blk[7]);
    assign proc_225_data_FIFO_blk[8] = 1'b0;
    assign proc_225_data_PIPO_blk[8] = 1'b0;
    assign proc_225_start_FIFO_blk[8] = 1'b0;
    assign proc_225_TLF_FIFO_blk[8] = 1'b0;
    assign proc_225_input_sync_blk[8] = 1'b0;
    assign proc_225_output_sync_blk[8] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[8] = dl_detect_out ? proc_dep_vld_vec_225_reg[8] : (proc_225_data_FIFO_blk[8] | proc_225_data_PIPO_blk[8] | proc_225_start_FIFO_blk[8] | proc_225_TLF_FIFO_blk[8] | proc_225_input_sync_blk[8] | proc_225_output_sync_blk[8]);
    assign proc_225_data_FIFO_blk[9] = 1'b0;
    assign proc_225_data_PIPO_blk[9] = 1'b0;
    assign proc_225_start_FIFO_blk[9] = 1'b0;
    assign proc_225_TLF_FIFO_blk[9] = 1'b0;
    assign proc_225_input_sync_blk[9] = 1'b0;
    assign proc_225_output_sync_blk[9] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[9] = dl_detect_out ? proc_dep_vld_vec_225_reg[9] : (proc_225_data_FIFO_blk[9] | proc_225_data_PIPO_blk[9] | proc_225_start_FIFO_blk[9] | proc_225_TLF_FIFO_blk[9] | proc_225_input_sync_blk[9] | proc_225_output_sync_blk[9]);
    assign proc_225_data_FIFO_blk[10] = 1'b0;
    assign proc_225_data_PIPO_blk[10] = 1'b0;
    assign proc_225_start_FIFO_blk[10] = 1'b0;
    assign proc_225_TLF_FIFO_blk[10] = 1'b0;
    assign proc_225_input_sync_blk[10] = 1'b0;
    assign proc_225_output_sync_blk[10] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[10] = dl_detect_out ? proc_dep_vld_vec_225_reg[10] : (proc_225_data_FIFO_blk[10] | proc_225_data_PIPO_blk[10] | proc_225_start_FIFO_blk[10] | proc_225_TLF_FIFO_blk[10] | proc_225_input_sync_blk[10] | proc_225_output_sync_blk[10]);
    assign proc_225_data_FIFO_blk[11] = 1'b0;
    assign proc_225_data_PIPO_blk[11] = 1'b0;
    assign proc_225_start_FIFO_blk[11] = 1'b0;
    assign proc_225_TLF_FIFO_blk[11] = 1'b0;
    assign proc_225_input_sync_blk[11] = 1'b0;
    assign proc_225_output_sync_blk[11] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[11] = dl_detect_out ? proc_dep_vld_vec_225_reg[11] : (proc_225_data_FIFO_blk[11] | proc_225_data_PIPO_blk[11] | proc_225_start_FIFO_blk[11] | proc_225_TLF_FIFO_blk[11] | proc_225_input_sync_blk[11] | proc_225_output_sync_blk[11]);
    assign proc_225_data_FIFO_blk[12] = 1'b0;
    assign proc_225_data_PIPO_blk[12] = 1'b0;
    assign proc_225_start_FIFO_blk[12] = 1'b0;
    assign proc_225_TLF_FIFO_blk[12] = 1'b0;
    assign proc_225_input_sync_blk[12] = 1'b0;
    assign proc_225_output_sync_blk[12] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[12] = dl_detect_out ? proc_dep_vld_vec_225_reg[12] : (proc_225_data_FIFO_blk[12] | proc_225_data_PIPO_blk[12] | proc_225_start_FIFO_blk[12] | proc_225_TLF_FIFO_blk[12] | proc_225_input_sync_blk[12] | proc_225_output_sync_blk[12]);
    assign proc_225_data_FIFO_blk[13] = 1'b0;
    assign proc_225_data_PIPO_blk[13] = 1'b0;
    assign proc_225_start_FIFO_blk[13] = 1'b0;
    assign proc_225_TLF_FIFO_blk[13] = 1'b0;
    assign proc_225_input_sync_blk[13] = 1'b0;
    assign proc_225_output_sync_blk[13] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[13] = dl_detect_out ? proc_dep_vld_vec_225_reg[13] : (proc_225_data_FIFO_blk[13] | proc_225_data_PIPO_blk[13] | proc_225_start_FIFO_blk[13] | proc_225_TLF_FIFO_blk[13] | proc_225_input_sync_blk[13] | proc_225_output_sync_blk[13]);
    assign proc_225_data_FIFO_blk[14] = 1'b0;
    assign proc_225_data_PIPO_blk[14] = 1'b0;
    assign proc_225_start_FIFO_blk[14] = 1'b0;
    assign proc_225_TLF_FIFO_blk[14] = 1'b0;
    assign proc_225_input_sync_blk[14] = 1'b0;
    assign proc_225_output_sync_blk[14] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[14] = dl_detect_out ? proc_dep_vld_vec_225_reg[14] : (proc_225_data_FIFO_blk[14] | proc_225_data_PIPO_blk[14] | proc_225_start_FIFO_blk[14] | proc_225_TLF_FIFO_blk[14] | proc_225_input_sync_blk[14] | proc_225_output_sync_blk[14]);
    assign proc_225_data_FIFO_blk[15] = 1'b0;
    assign proc_225_data_PIPO_blk[15] = 1'b0;
    assign proc_225_start_FIFO_blk[15] = 1'b0;
    assign proc_225_TLF_FIFO_blk[15] = 1'b0;
    assign proc_225_input_sync_blk[15] = 1'b0;
    assign proc_225_output_sync_blk[15] = 1'b0 | (ap_done_reg_37 & grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_225[15] = dl_detect_out ? proc_dep_vld_vec_225_reg[15] : (proc_225_data_FIFO_blk[15] | proc_225_data_PIPO_blk[15] | proc_225_start_FIFO_blk[15] | proc_225_TLF_FIFO_blk[15] | proc_225_input_sync_blk[15] | proc_225_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_225_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_225_reg <= proc_dep_vld_vec_225;
        end
    end
    assign in_chan_dep_vld_vec_225[0] = dep_chan_vld_205_225;
    assign in_chan_dep_data_vec_225[263 : 0] = dep_chan_data_205_225;
    assign token_in_vec_225[0] = token_205_225;
    assign in_chan_dep_vld_vec_225[1] = dep_chan_vld_220_225;
    assign in_chan_dep_data_vec_225[527 : 264] = dep_chan_data_220_225;
    assign token_in_vec_225[1] = token_220_225;
    assign in_chan_dep_vld_vec_225[2] = dep_chan_vld_221_225;
    assign in_chan_dep_data_vec_225[791 : 528] = dep_chan_data_221_225;
    assign token_in_vec_225[2] = token_221_225;
    assign in_chan_dep_vld_vec_225[3] = dep_chan_vld_222_225;
    assign in_chan_dep_data_vec_225[1055 : 792] = dep_chan_data_222_225;
    assign token_in_vec_225[3] = token_222_225;
    assign in_chan_dep_vld_vec_225[4] = dep_chan_vld_223_225;
    assign in_chan_dep_data_vec_225[1319 : 1056] = dep_chan_data_223_225;
    assign token_in_vec_225[4] = token_223_225;
    assign in_chan_dep_vld_vec_225[5] = dep_chan_vld_224_225;
    assign in_chan_dep_data_vec_225[1583 : 1320] = dep_chan_data_224_225;
    assign token_in_vec_225[5] = token_224_225;
    assign in_chan_dep_vld_vec_225[6] = dep_chan_vld_226_225;
    assign in_chan_dep_data_vec_225[1847 : 1584] = dep_chan_data_226_225;
    assign token_in_vec_225[6] = token_226_225;
    assign in_chan_dep_vld_vec_225[7] = dep_chan_vld_227_225;
    assign in_chan_dep_data_vec_225[2111 : 1848] = dep_chan_data_227_225;
    assign token_in_vec_225[7] = token_227_225;
    assign in_chan_dep_vld_vec_225[8] = dep_chan_vld_228_225;
    assign in_chan_dep_data_vec_225[2375 : 2112] = dep_chan_data_228_225;
    assign token_in_vec_225[8] = token_228_225;
    assign in_chan_dep_vld_vec_225[9] = dep_chan_vld_229_225;
    assign in_chan_dep_data_vec_225[2639 : 2376] = dep_chan_data_229_225;
    assign token_in_vec_225[9] = token_229_225;
    assign in_chan_dep_vld_vec_225[10] = dep_chan_vld_230_225;
    assign in_chan_dep_data_vec_225[2903 : 2640] = dep_chan_data_230_225;
    assign token_in_vec_225[10] = token_230_225;
    assign in_chan_dep_vld_vec_225[11] = dep_chan_vld_231_225;
    assign in_chan_dep_data_vec_225[3167 : 2904] = dep_chan_data_231_225;
    assign token_in_vec_225[11] = token_231_225;
    assign in_chan_dep_vld_vec_225[12] = dep_chan_vld_232_225;
    assign in_chan_dep_data_vec_225[3431 : 3168] = dep_chan_data_232_225;
    assign token_in_vec_225[12] = token_232_225;
    assign in_chan_dep_vld_vec_225[13] = dep_chan_vld_233_225;
    assign in_chan_dep_data_vec_225[3695 : 3432] = dep_chan_data_233_225;
    assign token_in_vec_225[13] = token_233_225;
    assign in_chan_dep_vld_vec_225[14] = dep_chan_vld_234_225;
    assign in_chan_dep_data_vec_225[3959 : 3696] = dep_chan_data_234_225;
    assign token_in_vec_225[14] = token_234_225;
    assign in_chan_dep_vld_vec_225[15] = dep_chan_vld_263_225;
    assign in_chan_dep_data_vec_225[4223 : 3960] = dep_chan_data_263_225;
    assign token_in_vec_225[15] = token_263_225;
    assign dep_chan_vld_225_205 = out_chan_dep_vld_vec_225[0];
    assign dep_chan_data_225_205 = out_chan_dep_data_225;
    assign token_225_205 = token_out_vec_225[0];
    assign dep_chan_vld_225_220 = out_chan_dep_vld_vec_225[1];
    assign dep_chan_data_225_220 = out_chan_dep_data_225;
    assign token_225_220 = token_out_vec_225[1];
    assign dep_chan_vld_225_221 = out_chan_dep_vld_vec_225[2];
    assign dep_chan_data_225_221 = out_chan_dep_data_225;
    assign token_225_221 = token_out_vec_225[2];
    assign dep_chan_vld_225_222 = out_chan_dep_vld_vec_225[3];
    assign dep_chan_data_225_222 = out_chan_dep_data_225;
    assign token_225_222 = token_out_vec_225[3];
    assign dep_chan_vld_225_223 = out_chan_dep_vld_vec_225[4];
    assign dep_chan_data_225_223 = out_chan_dep_data_225;
    assign token_225_223 = token_out_vec_225[4];
    assign dep_chan_vld_225_224 = out_chan_dep_vld_vec_225[5];
    assign dep_chan_data_225_224 = out_chan_dep_data_225;
    assign token_225_224 = token_out_vec_225[5];
    assign dep_chan_vld_225_226 = out_chan_dep_vld_vec_225[6];
    assign dep_chan_data_225_226 = out_chan_dep_data_225;
    assign token_225_226 = token_out_vec_225[6];
    assign dep_chan_vld_225_227 = out_chan_dep_vld_vec_225[7];
    assign dep_chan_data_225_227 = out_chan_dep_data_225;
    assign token_225_227 = token_out_vec_225[7];
    assign dep_chan_vld_225_228 = out_chan_dep_vld_vec_225[8];
    assign dep_chan_data_225_228 = out_chan_dep_data_225;
    assign token_225_228 = token_out_vec_225[8];
    assign dep_chan_vld_225_229 = out_chan_dep_vld_vec_225[9];
    assign dep_chan_data_225_229 = out_chan_dep_data_225;
    assign token_225_229 = token_out_vec_225[9];
    assign dep_chan_vld_225_230 = out_chan_dep_vld_vec_225[10];
    assign dep_chan_data_225_230 = out_chan_dep_data_225;
    assign token_225_230 = token_out_vec_225[10];
    assign dep_chan_vld_225_231 = out_chan_dep_vld_vec_225[11];
    assign dep_chan_data_225_231 = out_chan_dep_data_225;
    assign token_225_231 = token_out_vec_225[11];
    assign dep_chan_vld_225_232 = out_chan_dep_vld_vec_225[12];
    assign dep_chan_data_225_232 = out_chan_dep_data_225;
    assign token_225_232 = token_out_vec_225[12];
    assign dep_chan_vld_225_233 = out_chan_dep_vld_vec_225[13];
    assign dep_chan_data_225_233 = out_chan_dep_data_225;
    assign token_225_233 = token_out_vec_225[13];
    assign dep_chan_vld_225_234 = out_chan_dep_vld_vec_225[14];
    assign dep_chan_data_225_234 = out_chan_dep_data_225;
    assign token_225_234 = token_out_vec_225[14];
    assign dep_chan_vld_225_263 = out_chan_dep_vld_vec_225[15];
    assign dep_chan_data_225_263 = out_chan_dep_data_225;
    assign token_225_263 = token_out_vec_225[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0
    top_hls_deadlock_detect_unit #(264, 226, 16, 16) top_hls_deadlock_detect_unit_226 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_226),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_226),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_226),
        .token_in_vec(token_in_vec_226),
        .dl_detect_in(dl_detect_out),
        .origin(origin[226]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_226),
        .out_chan_dep_data(out_chan_dep_data_226),
        .token_out_vec(token_out_vec_226),
        .dl_detect_out(dl_in_vec[226]));

    assign proc_226_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.fifo_A_PE_6_2_x236_blk_n);
    assign proc_226_data_PIPO_blk[0] = 1'b0;
    assign proc_226_start_FIFO_blk[0] = 1'b0;
    assign proc_226_TLF_FIFO_blk[0] = 1'b0;
    assign proc_226_input_sync_blk[0] = 1'b0;
    assign proc_226_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_226[0] = dl_detect_out ? proc_dep_vld_vec_226_reg[0] : (proc_226_data_FIFO_blk[0] | proc_226_data_PIPO_blk[0] | proc_226_start_FIFO_blk[0] | proc_226_TLF_FIFO_blk[0] | proc_226_input_sync_blk[0] | proc_226_output_sync_blk[0]);
    assign proc_226_data_FIFO_blk[1] = 1'b0;
    assign proc_226_data_PIPO_blk[1] = 1'b0;
    assign proc_226_start_FIFO_blk[1] = 1'b0;
    assign proc_226_TLF_FIFO_blk[1] = 1'b0;
    assign proc_226_input_sync_blk[1] = 1'b0;
    assign proc_226_output_sync_blk[1] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[1] = dl_detect_out ? proc_dep_vld_vec_226_reg[1] : (proc_226_data_FIFO_blk[1] | proc_226_data_PIPO_blk[1] | proc_226_start_FIFO_blk[1] | proc_226_TLF_FIFO_blk[1] | proc_226_input_sync_blk[1] | proc_226_output_sync_blk[1]);
    assign proc_226_data_FIFO_blk[2] = 1'b0;
    assign proc_226_data_PIPO_blk[2] = 1'b0;
    assign proc_226_start_FIFO_blk[2] = 1'b0;
    assign proc_226_TLF_FIFO_blk[2] = 1'b0;
    assign proc_226_input_sync_blk[2] = 1'b0;
    assign proc_226_output_sync_blk[2] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[2] = dl_detect_out ? proc_dep_vld_vec_226_reg[2] : (proc_226_data_FIFO_blk[2] | proc_226_data_PIPO_blk[2] | proc_226_start_FIFO_blk[2] | proc_226_TLF_FIFO_blk[2] | proc_226_input_sync_blk[2] | proc_226_output_sync_blk[2]);
    assign proc_226_data_FIFO_blk[3] = 1'b0;
    assign proc_226_data_PIPO_blk[3] = 1'b0;
    assign proc_226_start_FIFO_blk[3] = 1'b0;
    assign proc_226_TLF_FIFO_blk[3] = 1'b0;
    assign proc_226_input_sync_blk[3] = 1'b0;
    assign proc_226_output_sync_blk[3] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[3] = dl_detect_out ? proc_dep_vld_vec_226_reg[3] : (proc_226_data_FIFO_blk[3] | proc_226_data_PIPO_blk[3] | proc_226_start_FIFO_blk[3] | proc_226_TLF_FIFO_blk[3] | proc_226_input_sync_blk[3] | proc_226_output_sync_blk[3]);
    assign proc_226_data_FIFO_blk[4] = 1'b0;
    assign proc_226_data_PIPO_blk[4] = 1'b0;
    assign proc_226_start_FIFO_blk[4] = 1'b0;
    assign proc_226_TLF_FIFO_blk[4] = 1'b0;
    assign proc_226_input_sync_blk[4] = 1'b0;
    assign proc_226_output_sync_blk[4] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[4] = dl_detect_out ? proc_dep_vld_vec_226_reg[4] : (proc_226_data_FIFO_blk[4] | proc_226_data_PIPO_blk[4] | proc_226_start_FIFO_blk[4] | proc_226_TLF_FIFO_blk[4] | proc_226_input_sync_blk[4] | proc_226_output_sync_blk[4]);
    assign proc_226_data_FIFO_blk[5] = 1'b0;
    assign proc_226_data_PIPO_blk[5] = 1'b0;
    assign proc_226_start_FIFO_blk[5] = 1'b0;
    assign proc_226_TLF_FIFO_blk[5] = 1'b0;
    assign proc_226_input_sync_blk[5] = 1'b0;
    assign proc_226_output_sync_blk[5] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[5] = dl_detect_out ? proc_dep_vld_vec_226_reg[5] : (proc_226_data_FIFO_blk[5] | proc_226_data_PIPO_blk[5] | proc_226_start_FIFO_blk[5] | proc_226_TLF_FIFO_blk[5] | proc_226_input_sync_blk[5] | proc_226_output_sync_blk[5]);
    assign proc_226_data_FIFO_blk[6] = 1'b0;
    assign proc_226_data_PIPO_blk[6] = 1'b0;
    assign proc_226_start_FIFO_blk[6] = 1'b0;
    assign proc_226_TLF_FIFO_blk[6] = 1'b0;
    assign proc_226_input_sync_blk[6] = 1'b0;
    assign proc_226_output_sync_blk[6] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[6] = dl_detect_out ? proc_dep_vld_vec_226_reg[6] : (proc_226_data_FIFO_blk[6] | proc_226_data_PIPO_blk[6] | proc_226_start_FIFO_blk[6] | proc_226_TLF_FIFO_blk[6] | proc_226_input_sync_blk[6] | proc_226_output_sync_blk[6]);
    assign proc_226_data_FIFO_blk[7] = 1'b0;
    assign proc_226_data_PIPO_blk[7] = 1'b0;
    assign proc_226_start_FIFO_blk[7] = 1'b0;
    assign proc_226_TLF_FIFO_blk[7] = 1'b0;
    assign proc_226_input_sync_blk[7] = 1'b0;
    assign proc_226_output_sync_blk[7] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[7] = dl_detect_out ? proc_dep_vld_vec_226_reg[7] : (proc_226_data_FIFO_blk[7] | proc_226_data_PIPO_blk[7] | proc_226_start_FIFO_blk[7] | proc_226_TLF_FIFO_blk[7] | proc_226_input_sync_blk[7] | proc_226_output_sync_blk[7]);
    assign proc_226_data_FIFO_blk[8] = 1'b0;
    assign proc_226_data_PIPO_blk[8] = 1'b0;
    assign proc_226_start_FIFO_blk[8] = 1'b0;
    assign proc_226_TLF_FIFO_blk[8] = 1'b0;
    assign proc_226_input_sync_blk[8] = 1'b0;
    assign proc_226_output_sync_blk[8] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[8] = dl_detect_out ? proc_dep_vld_vec_226_reg[8] : (proc_226_data_FIFO_blk[8] | proc_226_data_PIPO_blk[8] | proc_226_start_FIFO_blk[8] | proc_226_TLF_FIFO_blk[8] | proc_226_input_sync_blk[8] | proc_226_output_sync_blk[8]);
    assign proc_226_data_FIFO_blk[9] = 1'b0;
    assign proc_226_data_PIPO_blk[9] = 1'b0;
    assign proc_226_start_FIFO_blk[9] = 1'b0;
    assign proc_226_TLF_FIFO_blk[9] = 1'b0;
    assign proc_226_input_sync_blk[9] = 1'b0;
    assign proc_226_output_sync_blk[9] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[9] = dl_detect_out ? proc_dep_vld_vec_226_reg[9] : (proc_226_data_FIFO_blk[9] | proc_226_data_PIPO_blk[9] | proc_226_start_FIFO_blk[9] | proc_226_TLF_FIFO_blk[9] | proc_226_input_sync_blk[9] | proc_226_output_sync_blk[9]);
    assign proc_226_data_FIFO_blk[10] = 1'b0;
    assign proc_226_data_PIPO_blk[10] = 1'b0;
    assign proc_226_start_FIFO_blk[10] = 1'b0;
    assign proc_226_TLF_FIFO_blk[10] = 1'b0;
    assign proc_226_input_sync_blk[10] = 1'b0;
    assign proc_226_output_sync_blk[10] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[10] = dl_detect_out ? proc_dep_vld_vec_226_reg[10] : (proc_226_data_FIFO_blk[10] | proc_226_data_PIPO_blk[10] | proc_226_start_FIFO_blk[10] | proc_226_TLF_FIFO_blk[10] | proc_226_input_sync_blk[10] | proc_226_output_sync_blk[10]);
    assign proc_226_data_FIFO_blk[11] = 1'b0;
    assign proc_226_data_PIPO_blk[11] = 1'b0;
    assign proc_226_start_FIFO_blk[11] = 1'b0;
    assign proc_226_TLF_FIFO_blk[11] = 1'b0;
    assign proc_226_input_sync_blk[11] = 1'b0;
    assign proc_226_output_sync_blk[11] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[11] = dl_detect_out ? proc_dep_vld_vec_226_reg[11] : (proc_226_data_FIFO_blk[11] | proc_226_data_PIPO_blk[11] | proc_226_start_FIFO_blk[11] | proc_226_TLF_FIFO_blk[11] | proc_226_input_sync_blk[11] | proc_226_output_sync_blk[11]);
    assign proc_226_data_FIFO_blk[12] = 1'b0;
    assign proc_226_data_PIPO_blk[12] = 1'b0;
    assign proc_226_start_FIFO_blk[12] = 1'b0;
    assign proc_226_TLF_FIFO_blk[12] = 1'b0;
    assign proc_226_input_sync_blk[12] = 1'b0;
    assign proc_226_output_sync_blk[12] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[12] = dl_detect_out ? proc_dep_vld_vec_226_reg[12] : (proc_226_data_FIFO_blk[12] | proc_226_data_PIPO_blk[12] | proc_226_start_FIFO_blk[12] | proc_226_TLF_FIFO_blk[12] | proc_226_input_sync_blk[12] | proc_226_output_sync_blk[12]);
    assign proc_226_data_FIFO_blk[13] = 1'b0;
    assign proc_226_data_PIPO_blk[13] = 1'b0;
    assign proc_226_start_FIFO_blk[13] = 1'b0;
    assign proc_226_TLF_FIFO_blk[13] = 1'b0;
    assign proc_226_input_sync_blk[13] = 1'b0;
    assign proc_226_output_sync_blk[13] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[13] = dl_detect_out ? proc_dep_vld_vec_226_reg[13] : (proc_226_data_FIFO_blk[13] | proc_226_data_PIPO_blk[13] | proc_226_start_FIFO_blk[13] | proc_226_TLF_FIFO_blk[13] | proc_226_input_sync_blk[13] | proc_226_output_sync_blk[13]);
    assign proc_226_data_FIFO_blk[14] = 1'b0;
    assign proc_226_data_PIPO_blk[14] = 1'b0;
    assign proc_226_start_FIFO_blk[14] = 1'b0;
    assign proc_226_TLF_FIFO_blk[14] = 1'b0;
    assign proc_226_input_sync_blk[14] = 1'b0;
    assign proc_226_output_sync_blk[14] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[14] = dl_detect_out ? proc_dep_vld_vec_226_reg[14] : (proc_226_data_FIFO_blk[14] | proc_226_data_PIPO_blk[14] | proc_226_start_FIFO_blk[14] | proc_226_TLF_FIFO_blk[14] | proc_226_input_sync_blk[14] | proc_226_output_sync_blk[14]);
    assign proc_226_data_FIFO_blk[15] = 1'b0;
    assign proc_226_data_PIPO_blk[15] = 1'b0;
    assign proc_226_start_FIFO_blk[15] = 1'b0;
    assign proc_226_TLF_FIFO_blk[15] = 1'b0;
    assign proc_226_input_sync_blk[15] = 1'b0;
    assign proc_226_output_sync_blk[15] = 1'b0 | (ap_done_reg_38 & grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_226[15] = dl_detect_out ? proc_dep_vld_vec_226_reg[15] : (proc_226_data_FIFO_blk[15] | proc_226_data_PIPO_blk[15] | proc_226_start_FIFO_blk[15] | proc_226_TLF_FIFO_blk[15] | proc_226_input_sync_blk[15] | proc_226_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_226_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_226_reg <= proc_dep_vld_vec_226;
        end
    end
    assign in_chan_dep_vld_vec_226[0] = dep_chan_vld_207_226;
    assign in_chan_dep_data_vec_226[263 : 0] = dep_chan_data_207_226;
    assign token_in_vec_226[0] = token_207_226;
    assign in_chan_dep_vld_vec_226[1] = dep_chan_vld_220_226;
    assign in_chan_dep_data_vec_226[527 : 264] = dep_chan_data_220_226;
    assign token_in_vec_226[1] = token_220_226;
    assign in_chan_dep_vld_vec_226[2] = dep_chan_vld_221_226;
    assign in_chan_dep_data_vec_226[791 : 528] = dep_chan_data_221_226;
    assign token_in_vec_226[2] = token_221_226;
    assign in_chan_dep_vld_vec_226[3] = dep_chan_vld_222_226;
    assign in_chan_dep_data_vec_226[1055 : 792] = dep_chan_data_222_226;
    assign token_in_vec_226[3] = token_222_226;
    assign in_chan_dep_vld_vec_226[4] = dep_chan_vld_223_226;
    assign in_chan_dep_data_vec_226[1319 : 1056] = dep_chan_data_223_226;
    assign token_in_vec_226[4] = token_223_226;
    assign in_chan_dep_vld_vec_226[5] = dep_chan_vld_224_226;
    assign in_chan_dep_data_vec_226[1583 : 1320] = dep_chan_data_224_226;
    assign token_in_vec_226[5] = token_224_226;
    assign in_chan_dep_vld_vec_226[6] = dep_chan_vld_225_226;
    assign in_chan_dep_data_vec_226[1847 : 1584] = dep_chan_data_225_226;
    assign token_in_vec_226[6] = token_225_226;
    assign in_chan_dep_vld_vec_226[7] = dep_chan_vld_227_226;
    assign in_chan_dep_data_vec_226[2111 : 1848] = dep_chan_data_227_226;
    assign token_in_vec_226[7] = token_227_226;
    assign in_chan_dep_vld_vec_226[8] = dep_chan_vld_228_226;
    assign in_chan_dep_data_vec_226[2375 : 2112] = dep_chan_data_228_226;
    assign token_in_vec_226[8] = token_228_226;
    assign in_chan_dep_vld_vec_226[9] = dep_chan_vld_229_226;
    assign in_chan_dep_data_vec_226[2639 : 2376] = dep_chan_data_229_226;
    assign token_in_vec_226[9] = token_229_226;
    assign in_chan_dep_vld_vec_226[10] = dep_chan_vld_230_226;
    assign in_chan_dep_data_vec_226[2903 : 2640] = dep_chan_data_230_226;
    assign token_in_vec_226[10] = token_230_226;
    assign in_chan_dep_vld_vec_226[11] = dep_chan_vld_231_226;
    assign in_chan_dep_data_vec_226[3167 : 2904] = dep_chan_data_231_226;
    assign token_in_vec_226[11] = token_231_226;
    assign in_chan_dep_vld_vec_226[12] = dep_chan_vld_232_226;
    assign in_chan_dep_data_vec_226[3431 : 3168] = dep_chan_data_232_226;
    assign token_in_vec_226[12] = token_232_226;
    assign in_chan_dep_vld_vec_226[13] = dep_chan_vld_233_226;
    assign in_chan_dep_data_vec_226[3695 : 3432] = dep_chan_data_233_226;
    assign token_in_vec_226[13] = token_233_226;
    assign in_chan_dep_vld_vec_226[14] = dep_chan_vld_234_226;
    assign in_chan_dep_data_vec_226[3959 : 3696] = dep_chan_data_234_226;
    assign token_in_vec_226[14] = token_234_226;
    assign in_chan_dep_vld_vec_226[15] = dep_chan_vld_263_226;
    assign in_chan_dep_data_vec_226[4223 : 3960] = dep_chan_data_263_226;
    assign token_in_vec_226[15] = token_263_226;
    assign dep_chan_vld_226_207 = out_chan_dep_vld_vec_226[0];
    assign dep_chan_data_226_207 = out_chan_dep_data_226;
    assign token_226_207 = token_out_vec_226[0];
    assign dep_chan_vld_226_220 = out_chan_dep_vld_vec_226[1];
    assign dep_chan_data_226_220 = out_chan_dep_data_226;
    assign token_226_220 = token_out_vec_226[1];
    assign dep_chan_vld_226_221 = out_chan_dep_vld_vec_226[2];
    assign dep_chan_data_226_221 = out_chan_dep_data_226;
    assign token_226_221 = token_out_vec_226[2];
    assign dep_chan_vld_226_222 = out_chan_dep_vld_vec_226[3];
    assign dep_chan_data_226_222 = out_chan_dep_data_226;
    assign token_226_222 = token_out_vec_226[3];
    assign dep_chan_vld_226_223 = out_chan_dep_vld_vec_226[4];
    assign dep_chan_data_226_223 = out_chan_dep_data_226;
    assign token_226_223 = token_out_vec_226[4];
    assign dep_chan_vld_226_224 = out_chan_dep_vld_vec_226[5];
    assign dep_chan_data_226_224 = out_chan_dep_data_226;
    assign token_226_224 = token_out_vec_226[5];
    assign dep_chan_vld_226_225 = out_chan_dep_vld_vec_226[6];
    assign dep_chan_data_226_225 = out_chan_dep_data_226;
    assign token_226_225 = token_out_vec_226[6];
    assign dep_chan_vld_226_227 = out_chan_dep_vld_vec_226[7];
    assign dep_chan_data_226_227 = out_chan_dep_data_226;
    assign token_226_227 = token_out_vec_226[7];
    assign dep_chan_vld_226_228 = out_chan_dep_vld_vec_226[8];
    assign dep_chan_data_226_228 = out_chan_dep_data_226;
    assign token_226_228 = token_out_vec_226[8];
    assign dep_chan_vld_226_229 = out_chan_dep_vld_vec_226[9];
    assign dep_chan_data_226_229 = out_chan_dep_data_226;
    assign token_226_229 = token_out_vec_226[9];
    assign dep_chan_vld_226_230 = out_chan_dep_vld_vec_226[10];
    assign dep_chan_data_226_230 = out_chan_dep_data_226;
    assign token_226_230 = token_out_vec_226[10];
    assign dep_chan_vld_226_231 = out_chan_dep_vld_vec_226[11];
    assign dep_chan_data_226_231 = out_chan_dep_data_226;
    assign token_226_231 = token_out_vec_226[11];
    assign dep_chan_vld_226_232 = out_chan_dep_vld_vec_226[12];
    assign dep_chan_data_226_232 = out_chan_dep_data_226;
    assign token_226_232 = token_out_vec_226[12];
    assign dep_chan_vld_226_233 = out_chan_dep_vld_vec_226[13];
    assign dep_chan_data_226_233 = out_chan_dep_data_226;
    assign token_226_233 = token_out_vec_226[13];
    assign dep_chan_vld_226_234 = out_chan_dep_vld_vec_226[14];
    assign dep_chan_data_226_234 = out_chan_dep_data_226;
    assign token_226_234 = token_out_vec_226[14];
    assign dep_chan_vld_226_263 = out_chan_dep_vld_vec_226[15];
    assign dep_chan_data_226_263 = out_chan_dep_data_226;
    assign token_226_263 = token_out_vec_226[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0
    top_hls_deadlock_detect_unit #(264, 227, 16, 16) top_hls_deadlock_detect_unit_227 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_227),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_227),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_227),
        .token_in_vec(token_in_vec_227),
        .dl_detect_in(dl_detect_out),
        .origin(origin[227]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_227),
        .out_chan_dep_data(out_chan_dep_data_227),
        .token_out_vec(token_out_vec_227),
        .dl_detect_out(dl_in_vec[227]));

    assign proc_227_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.fifo_A_PE_7_2_x239_blk_n);
    assign proc_227_data_PIPO_blk[0] = 1'b0;
    assign proc_227_start_FIFO_blk[0] = 1'b0;
    assign proc_227_TLF_FIFO_blk[0] = 1'b0;
    assign proc_227_input_sync_blk[0] = 1'b0;
    assign proc_227_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_227[0] = dl_detect_out ? proc_dep_vld_vec_227_reg[0] : (proc_227_data_FIFO_blk[0] | proc_227_data_PIPO_blk[0] | proc_227_start_FIFO_blk[0] | proc_227_TLF_FIFO_blk[0] | proc_227_input_sync_blk[0] | proc_227_output_sync_blk[0]);
    assign proc_227_data_FIFO_blk[1] = 1'b0;
    assign proc_227_data_PIPO_blk[1] = 1'b0;
    assign proc_227_start_FIFO_blk[1] = 1'b0;
    assign proc_227_TLF_FIFO_blk[1] = 1'b0;
    assign proc_227_input_sync_blk[1] = 1'b0;
    assign proc_227_output_sync_blk[1] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[1] = dl_detect_out ? proc_dep_vld_vec_227_reg[1] : (proc_227_data_FIFO_blk[1] | proc_227_data_PIPO_blk[1] | proc_227_start_FIFO_blk[1] | proc_227_TLF_FIFO_blk[1] | proc_227_input_sync_blk[1] | proc_227_output_sync_blk[1]);
    assign proc_227_data_FIFO_blk[2] = 1'b0;
    assign proc_227_data_PIPO_blk[2] = 1'b0;
    assign proc_227_start_FIFO_blk[2] = 1'b0;
    assign proc_227_TLF_FIFO_blk[2] = 1'b0;
    assign proc_227_input_sync_blk[2] = 1'b0;
    assign proc_227_output_sync_blk[2] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[2] = dl_detect_out ? proc_dep_vld_vec_227_reg[2] : (proc_227_data_FIFO_blk[2] | proc_227_data_PIPO_blk[2] | proc_227_start_FIFO_blk[2] | proc_227_TLF_FIFO_blk[2] | proc_227_input_sync_blk[2] | proc_227_output_sync_blk[2]);
    assign proc_227_data_FIFO_blk[3] = 1'b0;
    assign proc_227_data_PIPO_blk[3] = 1'b0;
    assign proc_227_start_FIFO_blk[3] = 1'b0;
    assign proc_227_TLF_FIFO_blk[3] = 1'b0;
    assign proc_227_input_sync_blk[3] = 1'b0;
    assign proc_227_output_sync_blk[3] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[3] = dl_detect_out ? proc_dep_vld_vec_227_reg[3] : (proc_227_data_FIFO_blk[3] | proc_227_data_PIPO_blk[3] | proc_227_start_FIFO_blk[3] | proc_227_TLF_FIFO_blk[3] | proc_227_input_sync_blk[3] | proc_227_output_sync_blk[3]);
    assign proc_227_data_FIFO_blk[4] = 1'b0;
    assign proc_227_data_PIPO_blk[4] = 1'b0;
    assign proc_227_start_FIFO_blk[4] = 1'b0;
    assign proc_227_TLF_FIFO_blk[4] = 1'b0;
    assign proc_227_input_sync_blk[4] = 1'b0;
    assign proc_227_output_sync_blk[4] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[4] = dl_detect_out ? proc_dep_vld_vec_227_reg[4] : (proc_227_data_FIFO_blk[4] | proc_227_data_PIPO_blk[4] | proc_227_start_FIFO_blk[4] | proc_227_TLF_FIFO_blk[4] | proc_227_input_sync_blk[4] | proc_227_output_sync_blk[4]);
    assign proc_227_data_FIFO_blk[5] = 1'b0;
    assign proc_227_data_PIPO_blk[5] = 1'b0;
    assign proc_227_start_FIFO_blk[5] = 1'b0;
    assign proc_227_TLF_FIFO_blk[5] = 1'b0;
    assign proc_227_input_sync_blk[5] = 1'b0;
    assign proc_227_output_sync_blk[5] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[5] = dl_detect_out ? proc_dep_vld_vec_227_reg[5] : (proc_227_data_FIFO_blk[5] | proc_227_data_PIPO_blk[5] | proc_227_start_FIFO_blk[5] | proc_227_TLF_FIFO_blk[5] | proc_227_input_sync_blk[5] | proc_227_output_sync_blk[5]);
    assign proc_227_data_FIFO_blk[6] = 1'b0;
    assign proc_227_data_PIPO_blk[6] = 1'b0;
    assign proc_227_start_FIFO_blk[6] = 1'b0;
    assign proc_227_TLF_FIFO_blk[6] = 1'b0;
    assign proc_227_input_sync_blk[6] = 1'b0;
    assign proc_227_output_sync_blk[6] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[6] = dl_detect_out ? proc_dep_vld_vec_227_reg[6] : (proc_227_data_FIFO_blk[6] | proc_227_data_PIPO_blk[6] | proc_227_start_FIFO_blk[6] | proc_227_TLF_FIFO_blk[6] | proc_227_input_sync_blk[6] | proc_227_output_sync_blk[6]);
    assign proc_227_data_FIFO_blk[7] = 1'b0;
    assign proc_227_data_PIPO_blk[7] = 1'b0;
    assign proc_227_start_FIFO_blk[7] = 1'b0;
    assign proc_227_TLF_FIFO_blk[7] = 1'b0;
    assign proc_227_input_sync_blk[7] = 1'b0;
    assign proc_227_output_sync_blk[7] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[7] = dl_detect_out ? proc_dep_vld_vec_227_reg[7] : (proc_227_data_FIFO_blk[7] | proc_227_data_PIPO_blk[7] | proc_227_start_FIFO_blk[7] | proc_227_TLF_FIFO_blk[7] | proc_227_input_sync_blk[7] | proc_227_output_sync_blk[7]);
    assign proc_227_data_FIFO_blk[8] = 1'b0;
    assign proc_227_data_PIPO_blk[8] = 1'b0;
    assign proc_227_start_FIFO_blk[8] = 1'b0;
    assign proc_227_TLF_FIFO_blk[8] = 1'b0;
    assign proc_227_input_sync_blk[8] = 1'b0;
    assign proc_227_output_sync_blk[8] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[8] = dl_detect_out ? proc_dep_vld_vec_227_reg[8] : (proc_227_data_FIFO_blk[8] | proc_227_data_PIPO_blk[8] | proc_227_start_FIFO_blk[8] | proc_227_TLF_FIFO_blk[8] | proc_227_input_sync_blk[8] | proc_227_output_sync_blk[8]);
    assign proc_227_data_FIFO_blk[9] = 1'b0;
    assign proc_227_data_PIPO_blk[9] = 1'b0;
    assign proc_227_start_FIFO_blk[9] = 1'b0;
    assign proc_227_TLF_FIFO_blk[9] = 1'b0;
    assign proc_227_input_sync_blk[9] = 1'b0;
    assign proc_227_output_sync_blk[9] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[9] = dl_detect_out ? proc_dep_vld_vec_227_reg[9] : (proc_227_data_FIFO_blk[9] | proc_227_data_PIPO_blk[9] | proc_227_start_FIFO_blk[9] | proc_227_TLF_FIFO_blk[9] | proc_227_input_sync_blk[9] | proc_227_output_sync_blk[9]);
    assign proc_227_data_FIFO_blk[10] = 1'b0;
    assign proc_227_data_PIPO_blk[10] = 1'b0;
    assign proc_227_start_FIFO_blk[10] = 1'b0;
    assign proc_227_TLF_FIFO_blk[10] = 1'b0;
    assign proc_227_input_sync_blk[10] = 1'b0;
    assign proc_227_output_sync_blk[10] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[10] = dl_detect_out ? proc_dep_vld_vec_227_reg[10] : (proc_227_data_FIFO_blk[10] | proc_227_data_PIPO_blk[10] | proc_227_start_FIFO_blk[10] | proc_227_TLF_FIFO_blk[10] | proc_227_input_sync_blk[10] | proc_227_output_sync_blk[10]);
    assign proc_227_data_FIFO_blk[11] = 1'b0;
    assign proc_227_data_PIPO_blk[11] = 1'b0;
    assign proc_227_start_FIFO_blk[11] = 1'b0;
    assign proc_227_TLF_FIFO_blk[11] = 1'b0;
    assign proc_227_input_sync_blk[11] = 1'b0;
    assign proc_227_output_sync_blk[11] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[11] = dl_detect_out ? proc_dep_vld_vec_227_reg[11] : (proc_227_data_FIFO_blk[11] | proc_227_data_PIPO_blk[11] | proc_227_start_FIFO_blk[11] | proc_227_TLF_FIFO_blk[11] | proc_227_input_sync_blk[11] | proc_227_output_sync_blk[11]);
    assign proc_227_data_FIFO_blk[12] = 1'b0;
    assign proc_227_data_PIPO_blk[12] = 1'b0;
    assign proc_227_start_FIFO_blk[12] = 1'b0;
    assign proc_227_TLF_FIFO_blk[12] = 1'b0;
    assign proc_227_input_sync_blk[12] = 1'b0;
    assign proc_227_output_sync_blk[12] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[12] = dl_detect_out ? proc_dep_vld_vec_227_reg[12] : (proc_227_data_FIFO_blk[12] | proc_227_data_PIPO_blk[12] | proc_227_start_FIFO_blk[12] | proc_227_TLF_FIFO_blk[12] | proc_227_input_sync_blk[12] | proc_227_output_sync_blk[12]);
    assign proc_227_data_FIFO_blk[13] = 1'b0;
    assign proc_227_data_PIPO_blk[13] = 1'b0;
    assign proc_227_start_FIFO_blk[13] = 1'b0;
    assign proc_227_TLF_FIFO_blk[13] = 1'b0;
    assign proc_227_input_sync_blk[13] = 1'b0;
    assign proc_227_output_sync_blk[13] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[13] = dl_detect_out ? proc_dep_vld_vec_227_reg[13] : (proc_227_data_FIFO_blk[13] | proc_227_data_PIPO_blk[13] | proc_227_start_FIFO_blk[13] | proc_227_TLF_FIFO_blk[13] | proc_227_input_sync_blk[13] | proc_227_output_sync_blk[13]);
    assign proc_227_data_FIFO_blk[14] = 1'b0;
    assign proc_227_data_PIPO_blk[14] = 1'b0;
    assign proc_227_start_FIFO_blk[14] = 1'b0;
    assign proc_227_TLF_FIFO_blk[14] = 1'b0;
    assign proc_227_input_sync_blk[14] = 1'b0;
    assign proc_227_output_sync_blk[14] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[14] = dl_detect_out ? proc_dep_vld_vec_227_reg[14] : (proc_227_data_FIFO_blk[14] | proc_227_data_PIPO_blk[14] | proc_227_start_FIFO_blk[14] | proc_227_TLF_FIFO_blk[14] | proc_227_input_sync_blk[14] | proc_227_output_sync_blk[14]);
    assign proc_227_data_FIFO_blk[15] = 1'b0;
    assign proc_227_data_PIPO_blk[15] = 1'b0;
    assign proc_227_start_FIFO_blk[15] = 1'b0;
    assign proc_227_TLF_FIFO_blk[15] = 1'b0;
    assign proc_227_input_sync_blk[15] = 1'b0;
    assign proc_227_output_sync_blk[15] = 1'b0 | (ap_done_reg_39 & grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_227[15] = dl_detect_out ? proc_dep_vld_vec_227_reg[15] : (proc_227_data_FIFO_blk[15] | proc_227_data_PIPO_blk[15] | proc_227_start_FIFO_blk[15] | proc_227_TLF_FIFO_blk[15] | proc_227_input_sync_blk[15] | proc_227_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_227_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_227_reg <= proc_dep_vld_vec_227;
        end
    end
    assign in_chan_dep_vld_vec_227[0] = dep_chan_vld_209_227;
    assign in_chan_dep_data_vec_227[263 : 0] = dep_chan_data_209_227;
    assign token_in_vec_227[0] = token_209_227;
    assign in_chan_dep_vld_vec_227[1] = dep_chan_vld_220_227;
    assign in_chan_dep_data_vec_227[527 : 264] = dep_chan_data_220_227;
    assign token_in_vec_227[1] = token_220_227;
    assign in_chan_dep_vld_vec_227[2] = dep_chan_vld_221_227;
    assign in_chan_dep_data_vec_227[791 : 528] = dep_chan_data_221_227;
    assign token_in_vec_227[2] = token_221_227;
    assign in_chan_dep_vld_vec_227[3] = dep_chan_vld_222_227;
    assign in_chan_dep_data_vec_227[1055 : 792] = dep_chan_data_222_227;
    assign token_in_vec_227[3] = token_222_227;
    assign in_chan_dep_vld_vec_227[4] = dep_chan_vld_223_227;
    assign in_chan_dep_data_vec_227[1319 : 1056] = dep_chan_data_223_227;
    assign token_in_vec_227[4] = token_223_227;
    assign in_chan_dep_vld_vec_227[5] = dep_chan_vld_224_227;
    assign in_chan_dep_data_vec_227[1583 : 1320] = dep_chan_data_224_227;
    assign token_in_vec_227[5] = token_224_227;
    assign in_chan_dep_vld_vec_227[6] = dep_chan_vld_225_227;
    assign in_chan_dep_data_vec_227[1847 : 1584] = dep_chan_data_225_227;
    assign token_in_vec_227[6] = token_225_227;
    assign in_chan_dep_vld_vec_227[7] = dep_chan_vld_226_227;
    assign in_chan_dep_data_vec_227[2111 : 1848] = dep_chan_data_226_227;
    assign token_in_vec_227[7] = token_226_227;
    assign in_chan_dep_vld_vec_227[8] = dep_chan_vld_228_227;
    assign in_chan_dep_data_vec_227[2375 : 2112] = dep_chan_data_228_227;
    assign token_in_vec_227[8] = token_228_227;
    assign in_chan_dep_vld_vec_227[9] = dep_chan_vld_229_227;
    assign in_chan_dep_data_vec_227[2639 : 2376] = dep_chan_data_229_227;
    assign token_in_vec_227[9] = token_229_227;
    assign in_chan_dep_vld_vec_227[10] = dep_chan_vld_230_227;
    assign in_chan_dep_data_vec_227[2903 : 2640] = dep_chan_data_230_227;
    assign token_in_vec_227[10] = token_230_227;
    assign in_chan_dep_vld_vec_227[11] = dep_chan_vld_231_227;
    assign in_chan_dep_data_vec_227[3167 : 2904] = dep_chan_data_231_227;
    assign token_in_vec_227[11] = token_231_227;
    assign in_chan_dep_vld_vec_227[12] = dep_chan_vld_232_227;
    assign in_chan_dep_data_vec_227[3431 : 3168] = dep_chan_data_232_227;
    assign token_in_vec_227[12] = token_232_227;
    assign in_chan_dep_vld_vec_227[13] = dep_chan_vld_233_227;
    assign in_chan_dep_data_vec_227[3695 : 3432] = dep_chan_data_233_227;
    assign token_in_vec_227[13] = token_233_227;
    assign in_chan_dep_vld_vec_227[14] = dep_chan_vld_234_227;
    assign in_chan_dep_data_vec_227[3959 : 3696] = dep_chan_data_234_227;
    assign token_in_vec_227[14] = token_234_227;
    assign in_chan_dep_vld_vec_227[15] = dep_chan_vld_263_227;
    assign in_chan_dep_data_vec_227[4223 : 3960] = dep_chan_data_263_227;
    assign token_in_vec_227[15] = token_263_227;
    assign dep_chan_vld_227_209 = out_chan_dep_vld_vec_227[0];
    assign dep_chan_data_227_209 = out_chan_dep_data_227;
    assign token_227_209 = token_out_vec_227[0];
    assign dep_chan_vld_227_220 = out_chan_dep_vld_vec_227[1];
    assign dep_chan_data_227_220 = out_chan_dep_data_227;
    assign token_227_220 = token_out_vec_227[1];
    assign dep_chan_vld_227_221 = out_chan_dep_vld_vec_227[2];
    assign dep_chan_data_227_221 = out_chan_dep_data_227;
    assign token_227_221 = token_out_vec_227[2];
    assign dep_chan_vld_227_222 = out_chan_dep_vld_vec_227[3];
    assign dep_chan_data_227_222 = out_chan_dep_data_227;
    assign token_227_222 = token_out_vec_227[3];
    assign dep_chan_vld_227_223 = out_chan_dep_vld_vec_227[4];
    assign dep_chan_data_227_223 = out_chan_dep_data_227;
    assign token_227_223 = token_out_vec_227[4];
    assign dep_chan_vld_227_224 = out_chan_dep_vld_vec_227[5];
    assign dep_chan_data_227_224 = out_chan_dep_data_227;
    assign token_227_224 = token_out_vec_227[5];
    assign dep_chan_vld_227_225 = out_chan_dep_vld_vec_227[6];
    assign dep_chan_data_227_225 = out_chan_dep_data_227;
    assign token_227_225 = token_out_vec_227[6];
    assign dep_chan_vld_227_226 = out_chan_dep_vld_vec_227[7];
    assign dep_chan_data_227_226 = out_chan_dep_data_227;
    assign token_227_226 = token_out_vec_227[7];
    assign dep_chan_vld_227_228 = out_chan_dep_vld_vec_227[8];
    assign dep_chan_data_227_228 = out_chan_dep_data_227;
    assign token_227_228 = token_out_vec_227[8];
    assign dep_chan_vld_227_229 = out_chan_dep_vld_vec_227[9];
    assign dep_chan_data_227_229 = out_chan_dep_data_227;
    assign token_227_229 = token_out_vec_227[9];
    assign dep_chan_vld_227_230 = out_chan_dep_vld_vec_227[10];
    assign dep_chan_data_227_230 = out_chan_dep_data_227;
    assign token_227_230 = token_out_vec_227[10];
    assign dep_chan_vld_227_231 = out_chan_dep_vld_vec_227[11];
    assign dep_chan_data_227_231 = out_chan_dep_data_227;
    assign token_227_231 = token_out_vec_227[11];
    assign dep_chan_vld_227_232 = out_chan_dep_vld_vec_227[12];
    assign dep_chan_data_227_232 = out_chan_dep_data_227;
    assign token_227_232 = token_out_vec_227[12];
    assign dep_chan_vld_227_233 = out_chan_dep_vld_vec_227[13];
    assign dep_chan_data_227_233 = out_chan_dep_data_227;
    assign token_227_233 = token_out_vec_227[13];
    assign dep_chan_vld_227_234 = out_chan_dep_vld_vec_227[14];
    assign dep_chan_data_227_234 = out_chan_dep_data_227;
    assign token_227_234 = token_out_vec_227[14];
    assign dep_chan_vld_227_263 = out_chan_dep_vld_vec_227[15];
    assign dep_chan_data_227_263 = out_chan_dep_data_227;
    assign token_227_263 = token_out_vec_227[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0
    top_hls_deadlock_detect_unit #(264, 228, 16, 16) top_hls_deadlock_detect_unit_228 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_228),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_228),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_228),
        .token_in_vec(token_in_vec_228),
        .dl_detect_in(dl_detect_out),
        .origin(origin[228]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_228),
        .out_chan_dep_data(out_chan_dep_data_228),
        .token_out_vec(token_out_vec_228),
        .dl_detect_out(dl_in_vec[228]));

    assign proc_228_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.fifo_A_PE_8_2_x242_blk_n);
    assign proc_228_data_PIPO_blk[0] = 1'b0;
    assign proc_228_start_FIFO_blk[0] = 1'b0;
    assign proc_228_TLF_FIFO_blk[0] = 1'b0;
    assign proc_228_input_sync_blk[0] = 1'b0;
    assign proc_228_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_228[0] = dl_detect_out ? proc_dep_vld_vec_228_reg[0] : (proc_228_data_FIFO_blk[0] | proc_228_data_PIPO_blk[0] | proc_228_start_FIFO_blk[0] | proc_228_TLF_FIFO_blk[0] | proc_228_input_sync_blk[0] | proc_228_output_sync_blk[0]);
    assign proc_228_data_FIFO_blk[1] = 1'b0;
    assign proc_228_data_PIPO_blk[1] = 1'b0;
    assign proc_228_start_FIFO_blk[1] = 1'b0;
    assign proc_228_TLF_FIFO_blk[1] = 1'b0;
    assign proc_228_input_sync_blk[1] = 1'b0;
    assign proc_228_output_sync_blk[1] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[1] = dl_detect_out ? proc_dep_vld_vec_228_reg[1] : (proc_228_data_FIFO_blk[1] | proc_228_data_PIPO_blk[1] | proc_228_start_FIFO_blk[1] | proc_228_TLF_FIFO_blk[1] | proc_228_input_sync_blk[1] | proc_228_output_sync_blk[1]);
    assign proc_228_data_FIFO_blk[2] = 1'b0;
    assign proc_228_data_PIPO_blk[2] = 1'b0;
    assign proc_228_start_FIFO_blk[2] = 1'b0;
    assign proc_228_TLF_FIFO_blk[2] = 1'b0;
    assign proc_228_input_sync_blk[2] = 1'b0;
    assign proc_228_output_sync_blk[2] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[2] = dl_detect_out ? proc_dep_vld_vec_228_reg[2] : (proc_228_data_FIFO_blk[2] | proc_228_data_PIPO_blk[2] | proc_228_start_FIFO_blk[2] | proc_228_TLF_FIFO_blk[2] | proc_228_input_sync_blk[2] | proc_228_output_sync_blk[2]);
    assign proc_228_data_FIFO_blk[3] = 1'b0;
    assign proc_228_data_PIPO_blk[3] = 1'b0;
    assign proc_228_start_FIFO_blk[3] = 1'b0;
    assign proc_228_TLF_FIFO_blk[3] = 1'b0;
    assign proc_228_input_sync_blk[3] = 1'b0;
    assign proc_228_output_sync_blk[3] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[3] = dl_detect_out ? proc_dep_vld_vec_228_reg[3] : (proc_228_data_FIFO_blk[3] | proc_228_data_PIPO_blk[3] | proc_228_start_FIFO_blk[3] | proc_228_TLF_FIFO_blk[3] | proc_228_input_sync_blk[3] | proc_228_output_sync_blk[3]);
    assign proc_228_data_FIFO_blk[4] = 1'b0;
    assign proc_228_data_PIPO_blk[4] = 1'b0;
    assign proc_228_start_FIFO_blk[4] = 1'b0;
    assign proc_228_TLF_FIFO_blk[4] = 1'b0;
    assign proc_228_input_sync_blk[4] = 1'b0;
    assign proc_228_output_sync_blk[4] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[4] = dl_detect_out ? proc_dep_vld_vec_228_reg[4] : (proc_228_data_FIFO_blk[4] | proc_228_data_PIPO_blk[4] | proc_228_start_FIFO_blk[4] | proc_228_TLF_FIFO_blk[4] | proc_228_input_sync_blk[4] | proc_228_output_sync_blk[4]);
    assign proc_228_data_FIFO_blk[5] = 1'b0;
    assign proc_228_data_PIPO_blk[5] = 1'b0;
    assign proc_228_start_FIFO_blk[5] = 1'b0;
    assign proc_228_TLF_FIFO_blk[5] = 1'b0;
    assign proc_228_input_sync_blk[5] = 1'b0;
    assign proc_228_output_sync_blk[5] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[5] = dl_detect_out ? proc_dep_vld_vec_228_reg[5] : (proc_228_data_FIFO_blk[5] | proc_228_data_PIPO_blk[5] | proc_228_start_FIFO_blk[5] | proc_228_TLF_FIFO_blk[5] | proc_228_input_sync_blk[5] | proc_228_output_sync_blk[5]);
    assign proc_228_data_FIFO_blk[6] = 1'b0;
    assign proc_228_data_PIPO_blk[6] = 1'b0;
    assign proc_228_start_FIFO_blk[6] = 1'b0;
    assign proc_228_TLF_FIFO_blk[6] = 1'b0;
    assign proc_228_input_sync_blk[6] = 1'b0;
    assign proc_228_output_sync_blk[6] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[6] = dl_detect_out ? proc_dep_vld_vec_228_reg[6] : (proc_228_data_FIFO_blk[6] | proc_228_data_PIPO_blk[6] | proc_228_start_FIFO_blk[6] | proc_228_TLF_FIFO_blk[6] | proc_228_input_sync_blk[6] | proc_228_output_sync_blk[6]);
    assign proc_228_data_FIFO_blk[7] = 1'b0;
    assign proc_228_data_PIPO_blk[7] = 1'b0;
    assign proc_228_start_FIFO_blk[7] = 1'b0;
    assign proc_228_TLF_FIFO_blk[7] = 1'b0;
    assign proc_228_input_sync_blk[7] = 1'b0;
    assign proc_228_output_sync_blk[7] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[7] = dl_detect_out ? proc_dep_vld_vec_228_reg[7] : (proc_228_data_FIFO_blk[7] | proc_228_data_PIPO_blk[7] | proc_228_start_FIFO_blk[7] | proc_228_TLF_FIFO_blk[7] | proc_228_input_sync_blk[7] | proc_228_output_sync_blk[7]);
    assign proc_228_data_FIFO_blk[8] = 1'b0;
    assign proc_228_data_PIPO_blk[8] = 1'b0;
    assign proc_228_start_FIFO_blk[8] = 1'b0;
    assign proc_228_TLF_FIFO_blk[8] = 1'b0;
    assign proc_228_input_sync_blk[8] = 1'b0;
    assign proc_228_output_sync_blk[8] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[8] = dl_detect_out ? proc_dep_vld_vec_228_reg[8] : (proc_228_data_FIFO_blk[8] | proc_228_data_PIPO_blk[8] | proc_228_start_FIFO_blk[8] | proc_228_TLF_FIFO_blk[8] | proc_228_input_sync_blk[8] | proc_228_output_sync_blk[8]);
    assign proc_228_data_FIFO_blk[9] = 1'b0;
    assign proc_228_data_PIPO_blk[9] = 1'b0;
    assign proc_228_start_FIFO_blk[9] = 1'b0;
    assign proc_228_TLF_FIFO_blk[9] = 1'b0;
    assign proc_228_input_sync_blk[9] = 1'b0;
    assign proc_228_output_sync_blk[9] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[9] = dl_detect_out ? proc_dep_vld_vec_228_reg[9] : (proc_228_data_FIFO_blk[9] | proc_228_data_PIPO_blk[9] | proc_228_start_FIFO_blk[9] | proc_228_TLF_FIFO_blk[9] | proc_228_input_sync_blk[9] | proc_228_output_sync_blk[9]);
    assign proc_228_data_FIFO_blk[10] = 1'b0;
    assign proc_228_data_PIPO_blk[10] = 1'b0;
    assign proc_228_start_FIFO_blk[10] = 1'b0;
    assign proc_228_TLF_FIFO_blk[10] = 1'b0;
    assign proc_228_input_sync_blk[10] = 1'b0;
    assign proc_228_output_sync_blk[10] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[10] = dl_detect_out ? proc_dep_vld_vec_228_reg[10] : (proc_228_data_FIFO_blk[10] | proc_228_data_PIPO_blk[10] | proc_228_start_FIFO_blk[10] | proc_228_TLF_FIFO_blk[10] | proc_228_input_sync_blk[10] | proc_228_output_sync_blk[10]);
    assign proc_228_data_FIFO_blk[11] = 1'b0;
    assign proc_228_data_PIPO_blk[11] = 1'b0;
    assign proc_228_start_FIFO_blk[11] = 1'b0;
    assign proc_228_TLF_FIFO_blk[11] = 1'b0;
    assign proc_228_input_sync_blk[11] = 1'b0;
    assign proc_228_output_sync_blk[11] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[11] = dl_detect_out ? proc_dep_vld_vec_228_reg[11] : (proc_228_data_FIFO_blk[11] | proc_228_data_PIPO_blk[11] | proc_228_start_FIFO_blk[11] | proc_228_TLF_FIFO_blk[11] | proc_228_input_sync_blk[11] | proc_228_output_sync_blk[11]);
    assign proc_228_data_FIFO_blk[12] = 1'b0;
    assign proc_228_data_PIPO_blk[12] = 1'b0;
    assign proc_228_start_FIFO_blk[12] = 1'b0;
    assign proc_228_TLF_FIFO_blk[12] = 1'b0;
    assign proc_228_input_sync_blk[12] = 1'b0;
    assign proc_228_output_sync_blk[12] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[12] = dl_detect_out ? proc_dep_vld_vec_228_reg[12] : (proc_228_data_FIFO_blk[12] | proc_228_data_PIPO_blk[12] | proc_228_start_FIFO_blk[12] | proc_228_TLF_FIFO_blk[12] | proc_228_input_sync_blk[12] | proc_228_output_sync_blk[12]);
    assign proc_228_data_FIFO_blk[13] = 1'b0;
    assign proc_228_data_PIPO_blk[13] = 1'b0;
    assign proc_228_start_FIFO_blk[13] = 1'b0;
    assign proc_228_TLF_FIFO_blk[13] = 1'b0;
    assign proc_228_input_sync_blk[13] = 1'b0;
    assign proc_228_output_sync_blk[13] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[13] = dl_detect_out ? proc_dep_vld_vec_228_reg[13] : (proc_228_data_FIFO_blk[13] | proc_228_data_PIPO_blk[13] | proc_228_start_FIFO_blk[13] | proc_228_TLF_FIFO_blk[13] | proc_228_input_sync_blk[13] | proc_228_output_sync_blk[13]);
    assign proc_228_data_FIFO_blk[14] = 1'b0;
    assign proc_228_data_PIPO_blk[14] = 1'b0;
    assign proc_228_start_FIFO_blk[14] = 1'b0;
    assign proc_228_TLF_FIFO_blk[14] = 1'b0;
    assign proc_228_input_sync_blk[14] = 1'b0;
    assign proc_228_output_sync_blk[14] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[14] = dl_detect_out ? proc_dep_vld_vec_228_reg[14] : (proc_228_data_FIFO_blk[14] | proc_228_data_PIPO_blk[14] | proc_228_start_FIFO_blk[14] | proc_228_TLF_FIFO_blk[14] | proc_228_input_sync_blk[14] | proc_228_output_sync_blk[14]);
    assign proc_228_data_FIFO_blk[15] = 1'b0;
    assign proc_228_data_PIPO_blk[15] = 1'b0;
    assign proc_228_start_FIFO_blk[15] = 1'b0;
    assign proc_228_TLF_FIFO_blk[15] = 1'b0;
    assign proc_228_input_sync_blk[15] = 1'b0;
    assign proc_228_output_sync_blk[15] = 1'b0 | (ap_done_reg_40 & grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_228[15] = dl_detect_out ? proc_dep_vld_vec_228_reg[15] : (proc_228_data_FIFO_blk[15] | proc_228_data_PIPO_blk[15] | proc_228_start_FIFO_blk[15] | proc_228_TLF_FIFO_blk[15] | proc_228_input_sync_blk[15] | proc_228_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_228_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_228_reg <= proc_dep_vld_vec_228;
        end
    end
    assign in_chan_dep_vld_vec_228[0] = dep_chan_vld_211_228;
    assign in_chan_dep_data_vec_228[263 : 0] = dep_chan_data_211_228;
    assign token_in_vec_228[0] = token_211_228;
    assign in_chan_dep_vld_vec_228[1] = dep_chan_vld_220_228;
    assign in_chan_dep_data_vec_228[527 : 264] = dep_chan_data_220_228;
    assign token_in_vec_228[1] = token_220_228;
    assign in_chan_dep_vld_vec_228[2] = dep_chan_vld_221_228;
    assign in_chan_dep_data_vec_228[791 : 528] = dep_chan_data_221_228;
    assign token_in_vec_228[2] = token_221_228;
    assign in_chan_dep_vld_vec_228[3] = dep_chan_vld_222_228;
    assign in_chan_dep_data_vec_228[1055 : 792] = dep_chan_data_222_228;
    assign token_in_vec_228[3] = token_222_228;
    assign in_chan_dep_vld_vec_228[4] = dep_chan_vld_223_228;
    assign in_chan_dep_data_vec_228[1319 : 1056] = dep_chan_data_223_228;
    assign token_in_vec_228[4] = token_223_228;
    assign in_chan_dep_vld_vec_228[5] = dep_chan_vld_224_228;
    assign in_chan_dep_data_vec_228[1583 : 1320] = dep_chan_data_224_228;
    assign token_in_vec_228[5] = token_224_228;
    assign in_chan_dep_vld_vec_228[6] = dep_chan_vld_225_228;
    assign in_chan_dep_data_vec_228[1847 : 1584] = dep_chan_data_225_228;
    assign token_in_vec_228[6] = token_225_228;
    assign in_chan_dep_vld_vec_228[7] = dep_chan_vld_226_228;
    assign in_chan_dep_data_vec_228[2111 : 1848] = dep_chan_data_226_228;
    assign token_in_vec_228[7] = token_226_228;
    assign in_chan_dep_vld_vec_228[8] = dep_chan_vld_227_228;
    assign in_chan_dep_data_vec_228[2375 : 2112] = dep_chan_data_227_228;
    assign token_in_vec_228[8] = token_227_228;
    assign in_chan_dep_vld_vec_228[9] = dep_chan_vld_229_228;
    assign in_chan_dep_data_vec_228[2639 : 2376] = dep_chan_data_229_228;
    assign token_in_vec_228[9] = token_229_228;
    assign in_chan_dep_vld_vec_228[10] = dep_chan_vld_230_228;
    assign in_chan_dep_data_vec_228[2903 : 2640] = dep_chan_data_230_228;
    assign token_in_vec_228[10] = token_230_228;
    assign in_chan_dep_vld_vec_228[11] = dep_chan_vld_231_228;
    assign in_chan_dep_data_vec_228[3167 : 2904] = dep_chan_data_231_228;
    assign token_in_vec_228[11] = token_231_228;
    assign in_chan_dep_vld_vec_228[12] = dep_chan_vld_232_228;
    assign in_chan_dep_data_vec_228[3431 : 3168] = dep_chan_data_232_228;
    assign token_in_vec_228[12] = token_232_228;
    assign in_chan_dep_vld_vec_228[13] = dep_chan_vld_233_228;
    assign in_chan_dep_data_vec_228[3695 : 3432] = dep_chan_data_233_228;
    assign token_in_vec_228[13] = token_233_228;
    assign in_chan_dep_vld_vec_228[14] = dep_chan_vld_234_228;
    assign in_chan_dep_data_vec_228[3959 : 3696] = dep_chan_data_234_228;
    assign token_in_vec_228[14] = token_234_228;
    assign in_chan_dep_vld_vec_228[15] = dep_chan_vld_263_228;
    assign in_chan_dep_data_vec_228[4223 : 3960] = dep_chan_data_263_228;
    assign token_in_vec_228[15] = token_263_228;
    assign dep_chan_vld_228_211 = out_chan_dep_vld_vec_228[0];
    assign dep_chan_data_228_211 = out_chan_dep_data_228;
    assign token_228_211 = token_out_vec_228[0];
    assign dep_chan_vld_228_220 = out_chan_dep_vld_vec_228[1];
    assign dep_chan_data_228_220 = out_chan_dep_data_228;
    assign token_228_220 = token_out_vec_228[1];
    assign dep_chan_vld_228_221 = out_chan_dep_vld_vec_228[2];
    assign dep_chan_data_228_221 = out_chan_dep_data_228;
    assign token_228_221 = token_out_vec_228[2];
    assign dep_chan_vld_228_222 = out_chan_dep_vld_vec_228[3];
    assign dep_chan_data_228_222 = out_chan_dep_data_228;
    assign token_228_222 = token_out_vec_228[3];
    assign dep_chan_vld_228_223 = out_chan_dep_vld_vec_228[4];
    assign dep_chan_data_228_223 = out_chan_dep_data_228;
    assign token_228_223 = token_out_vec_228[4];
    assign dep_chan_vld_228_224 = out_chan_dep_vld_vec_228[5];
    assign dep_chan_data_228_224 = out_chan_dep_data_228;
    assign token_228_224 = token_out_vec_228[5];
    assign dep_chan_vld_228_225 = out_chan_dep_vld_vec_228[6];
    assign dep_chan_data_228_225 = out_chan_dep_data_228;
    assign token_228_225 = token_out_vec_228[6];
    assign dep_chan_vld_228_226 = out_chan_dep_vld_vec_228[7];
    assign dep_chan_data_228_226 = out_chan_dep_data_228;
    assign token_228_226 = token_out_vec_228[7];
    assign dep_chan_vld_228_227 = out_chan_dep_vld_vec_228[8];
    assign dep_chan_data_228_227 = out_chan_dep_data_228;
    assign token_228_227 = token_out_vec_228[8];
    assign dep_chan_vld_228_229 = out_chan_dep_vld_vec_228[9];
    assign dep_chan_data_228_229 = out_chan_dep_data_228;
    assign token_228_229 = token_out_vec_228[9];
    assign dep_chan_vld_228_230 = out_chan_dep_vld_vec_228[10];
    assign dep_chan_data_228_230 = out_chan_dep_data_228;
    assign token_228_230 = token_out_vec_228[10];
    assign dep_chan_vld_228_231 = out_chan_dep_vld_vec_228[11];
    assign dep_chan_data_228_231 = out_chan_dep_data_228;
    assign token_228_231 = token_out_vec_228[11];
    assign dep_chan_vld_228_232 = out_chan_dep_vld_vec_228[12];
    assign dep_chan_data_228_232 = out_chan_dep_data_228;
    assign token_228_232 = token_out_vec_228[12];
    assign dep_chan_vld_228_233 = out_chan_dep_vld_vec_228[13];
    assign dep_chan_data_228_233 = out_chan_dep_data_228;
    assign token_228_233 = token_out_vec_228[13];
    assign dep_chan_vld_228_234 = out_chan_dep_vld_vec_228[14];
    assign dep_chan_data_228_234 = out_chan_dep_data_228;
    assign token_228_234 = token_out_vec_228[14];
    assign dep_chan_vld_228_263 = out_chan_dep_vld_vec_228[15];
    assign dep_chan_data_228_263 = out_chan_dep_data_228;
    assign token_228_263 = token_out_vec_228[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0
    top_hls_deadlock_detect_unit #(264, 229, 16, 16) top_hls_deadlock_detect_unit_229 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_229),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_229),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_229),
        .token_in_vec(token_in_vec_229),
        .dl_detect_in(dl_detect_out),
        .origin(origin[229]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_229),
        .out_chan_dep_data(out_chan_dep_data_229),
        .token_out_vec(token_out_vec_229),
        .dl_detect_out(dl_in_vec[229]));

    assign proc_229_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.fifo_A_PE_9_2_x245_blk_n);
    assign proc_229_data_PIPO_blk[0] = 1'b0;
    assign proc_229_start_FIFO_blk[0] = 1'b0;
    assign proc_229_TLF_FIFO_blk[0] = 1'b0;
    assign proc_229_input_sync_blk[0] = 1'b0;
    assign proc_229_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_229[0] = dl_detect_out ? proc_dep_vld_vec_229_reg[0] : (proc_229_data_FIFO_blk[0] | proc_229_data_PIPO_blk[0] | proc_229_start_FIFO_blk[0] | proc_229_TLF_FIFO_blk[0] | proc_229_input_sync_blk[0] | proc_229_output_sync_blk[0]);
    assign proc_229_data_FIFO_blk[1] = 1'b0;
    assign proc_229_data_PIPO_blk[1] = 1'b0;
    assign proc_229_start_FIFO_blk[1] = 1'b0;
    assign proc_229_TLF_FIFO_blk[1] = 1'b0;
    assign proc_229_input_sync_blk[1] = 1'b0;
    assign proc_229_output_sync_blk[1] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[1] = dl_detect_out ? proc_dep_vld_vec_229_reg[1] : (proc_229_data_FIFO_blk[1] | proc_229_data_PIPO_blk[1] | proc_229_start_FIFO_blk[1] | proc_229_TLF_FIFO_blk[1] | proc_229_input_sync_blk[1] | proc_229_output_sync_blk[1]);
    assign proc_229_data_FIFO_blk[2] = 1'b0;
    assign proc_229_data_PIPO_blk[2] = 1'b0;
    assign proc_229_start_FIFO_blk[2] = 1'b0;
    assign proc_229_TLF_FIFO_blk[2] = 1'b0;
    assign proc_229_input_sync_blk[2] = 1'b0;
    assign proc_229_output_sync_blk[2] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[2] = dl_detect_out ? proc_dep_vld_vec_229_reg[2] : (proc_229_data_FIFO_blk[2] | proc_229_data_PIPO_blk[2] | proc_229_start_FIFO_blk[2] | proc_229_TLF_FIFO_blk[2] | proc_229_input_sync_blk[2] | proc_229_output_sync_blk[2]);
    assign proc_229_data_FIFO_blk[3] = 1'b0;
    assign proc_229_data_PIPO_blk[3] = 1'b0;
    assign proc_229_start_FIFO_blk[3] = 1'b0;
    assign proc_229_TLF_FIFO_blk[3] = 1'b0;
    assign proc_229_input_sync_blk[3] = 1'b0;
    assign proc_229_output_sync_blk[3] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[3] = dl_detect_out ? proc_dep_vld_vec_229_reg[3] : (proc_229_data_FIFO_blk[3] | proc_229_data_PIPO_blk[3] | proc_229_start_FIFO_blk[3] | proc_229_TLF_FIFO_blk[3] | proc_229_input_sync_blk[3] | proc_229_output_sync_blk[3]);
    assign proc_229_data_FIFO_blk[4] = 1'b0;
    assign proc_229_data_PIPO_blk[4] = 1'b0;
    assign proc_229_start_FIFO_blk[4] = 1'b0;
    assign proc_229_TLF_FIFO_blk[4] = 1'b0;
    assign proc_229_input_sync_blk[4] = 1'b0;
    assign proc_229_output_sync_blk[4] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[4] = dl_detect_out ? proc_dep_vld_vec_229_reg[4] : (proc_229_data_FIFO_blk[4] | proc_229_data_PIPO_blk[4] | proc_229_start_FIFO_blk[4] | proc_229_TLF_FIFO_blk[4] | proc_229_input_sync_blk[4] | proc_229_output_sync_blk[4]);
    assign proc_229_data_FIFO_blk[5] = 1'b0;
    assign proc_229_data_PIPO_blk[5] = 1'b0;
    assign proc_229_start_FIFO_blk[5] = 1'b0;
    assign proc_229_TLF_FIFO_blk[5] = 1'b0;
    assign proc_229_input_sync_blk[5] = 1'b0;
    assign proc_229_output_sync_blk[5] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[5] = dl_detect_out ? proc_dep_vld_vec_229_reg[5] : (proc_229_data_FIFO_blk[5] | proc_229_data_PIPO_blk[5] | proc_229_start_FIFO_blk[5] | proc_229_TLF_FIFO_blk[5] | proc_229_input_sync_blk[5] | proc_229_output_sync_blk[5]);
    assign proc_229_data_FIFO_blk[6] = 1'b0;
    assign proc_229_data_PIPO_blk[6] = 1'b0;
    assign proc_229_start_FIFO_blk[6] = 1'b0;
    assign proc_229_TLF_FIFO_blk[6] = 1'b0;
    assign proc_229_input_sync_blk[6] = 1'b0;
    assign proc_229_output_sync_blk[6] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[6] = dl_detect_out ? proc_dep_vld_vec_229_reg[6] : (proc_229_data_FIFO_blk[6] | proc_229_data_PIPO_blk[6] | proc_229_start_FIFO_blk[6] | proc_229_TLF_FIFO_blk[6] | proc_229_input_sync_blk[6] | proc_229_output_sync_blk[6]);
    assign proc_229_data_FIFO_blk[7] = 1'b0;
    assign proc_229_data_PIPO_blk[7] = 1'b0;
    assign proc_229_start_FIFO_blk[7] = 1'b0;
    assign proc_229_TLF_FIFO_blk[7] = 1'b0;
    assign proc_229_input_sync_blk[7] = 1'b0;
    assign proc_229_output_sync_blk[7] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[7] = dl_detect_out ? proc_dep_vld_vec_229_reg[7] : (proc_229_data_FIFO_blk[7] | proc_229_data_PIPO_blk[7] | proc_229_start_FIFO_blk[7] | proc_229_TLF_FIFO_blk[7] | proc_229_input_sync_blk[7] | proc_229_output_sync_blk[7]);
    assign proc_229_data_FIFO_blk[8] = 1'b0;
    assign proc_229_data_PIPO_blk[8] = 1'b0;
    assign proc_229_start_FIFO_blk[8] = 1'b0;
    assign proc_229_TLF_FIFO_blk[8] = 1'b0;
    assign proc_229_input_sync_blk[8] = 1'b0;
    assign proc_229_output_sync_blk[8] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[8] = dl_detect_out ? proc_dep_vld_vec_229_reg[8] : (proc_229_data_FIFO_blk[8] | proc_229_data_PIPO_blk[8] | proc_229_start_FIFO_blk[8] | proc_229_TLF_FIFO_blk[8] | proc_229_input_sync_blk[8] | proc_229_output_sync_blk[8]);
    assign proc_229_data_FIFO_blk[9] = 1'b0;
    assign proc_229_data_PIPO_blk[9] = 1'b0;
    assign proc_229_start_FIFO_blk[9] = 1'b0;
    assign proc_229_TLF_FIFO_blk[9] = 1'b0;
    assign proc_229_input_sync_blk[9] = 1'b0;
    assign proc_229_output_sync_blk[9] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[9] = dl_detect_out ? proc_dep_vld_vec_229_reg[9] : (proc_229_data_FIFO_blk[9] | proc_229_data_PIPO_blk[9] | proc_229_start_FIFO_blk[9] | proc_229_TLF_FIFO_blk[9] | proc_229_input_sync_blk[9] | proc_229_output_sync_blk[9]);
    assign proc_229_data_FIFO_blk[10] = 1'b0;
    assign proc_229_data_PIPO_blk[10] = 1'b0;
    assign proc_229_start_FIFO_blk[10] = 1'b0;
    assign proc_229_TLF_FIFO_blk[10] = 1'b0;
    assign proc_229_input_sync_blk[10] = 1'b0;
    assign proc_229_output_sync_blk[10] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[10] = dl_detect_out ? proc_dep_vld_vec_229_reg[10] : (proc_229_data_FIFO_blk[10] | proc_229_data_PIPO_blk[10] | proc_229_start_FIFO_blk[10] | proc_229_TLF_FIFO_blk[10] | proc_229_input_sync_blk[10] | proc_229_output_sync_blk[10]);
    assign proc_229_data_FIFO_blk[11] = 1'b0;
    assign proc_229_data_PIPO_blk[11] = 1'b0;
    assign proc_229_start_FIFO_blk[11] = 1'b0;
    assign proc_229_TLF_FIFO_blk[11] = 1'b0;
    assign proc_229_input_sync_blk[11] = 1'b0;
    assign proc_229_output_sync_blk[11] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[11] = dl_detect_out ? proc_dep_vld_vec_229_reg[11] : (proc_229_data_FIFO_blk[11] | proc_229_data_PIPO_blk[11] | proc_229_start_FIFO_blk[11] | proc_229_TLF_FIFO_blk[11] | proc_229_input_sync_blk[11] | proc_229_output_sync_blk[11]);
    assign proc_229_data_FIFO_blk[12] = 1'b0;
    assign proc_229_data_PIPO_blk[12] = 1'b0;
    assign proc_229_start_FIFO_blk[12] = 1'b0;
    assign proc_229_TLF_FIFO_blk[12] = 1'b0;
    assign proc_229_input_sync_blk[12] = 1'b0;
    assign proc_229_output_sync_blk[12] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[12] = dl_detect_out ? proc_dep_vld_vec_229_reg[12] : (proc_229_data_FIFO_blk[12] | proc_229_data_PIPO_blk[12] | proc_229_start_FIFO_blk[12] | proc_229_TLF_FIFO_blk[12] | proc_229_input_sync_blk[12] | proc_229_output_sync_blk[12]);
    assign proc_229_data_FIFO_blk[13] = 1'b0;
    assign proc_229_data_PIPO_blk[13] = 1'b0;
    assign proc_229_start_FIFO_blk[13] = 1'b0;
    assign proc_229_TLF_FIFO_blk[13] = 1'b0;
    assign proc_229_input_sync_blk[13] = 1'b0;
    assign proc_229_output_sync_blk[13] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[13] = dl_detect_out ? proc_dep_vld_vec_229_reg[13] : (proc_229_data_FIFO_blk[13] | proc_229_data_PIPO_blk[13] | proc_229_start_FIFO_blk[13] | proc_229_TLF_FIFO_blk[13] | proc_229_input_sync_blk[13] | proc_229_output_sync_blk[13]);
    assign proc_229_data_FIFO_blk[14] = 1'b0;
    assign proc_229_data_PIPO_blk[14] = 1'b0;
    assign proc_229_start_FIFO_blk[14] = 1'b0;
    assign proc_229_TLF_FIFO_blk[14] = 1'b0;
    assign proc_229_input_sync_blk[14] = 1'b0;
    assign proc_229_output_sync_blk[14] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[14] = dl_detect_out ? proc_dep_vld_vec_229_reg[14] : (proc_229_data_FIFO_blk[14] | proc_229_data_PIPO_blk[14] | proc_229_start_FIFO_blk[14] | proc_229_TLF_FIFO_blk[14] | proc_229_input_sync_blk[14] | proc_229_output_sync_blk[14]);
    assign proc_229_data_FIFO_blk[15] = 1'b0;
    assign proc_229_data_PIPO_blk[15] = 1'b0;
    assign proc_229_start_FIFO_blk[15] = 1'b0;
    assign proc_229_TLF_FIFO_blk[15] = 1'b0;
    assign proc_229_input_sync_blk[15] = 1'b0;
    assign proc_229_output_sync_blk[15] = 1'b0 | (ap_done_reg_41 & grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_229[15] = dl_detect_out ? proc_dep_vld_vec_229_reg[15] : (proc_229_data_FIFO_blk[15] | proc_229_data_PIPO_blk[15] | proc_229_start_FIFO_blk[15] | proc_229_TLF_FIFO_blk[15] | proc_229_input_sync_blk[15] | proc_229_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_229_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_229_reg <= proc_dep_vld_vec_229;
        end
    end
    assign in_chan_dep_vld_vec_229[0] = dep_chan_vld_213_229;
    assign in_chan_dep_data_vec_229[263 : 0] = dep_chan_data_213_229;
    assign token_in_vec_229[0] = token_213_229;
    assign in_chan_dep_vld_vec_229[1] = dep_chan_vld_220_229;
    assign in_chan_dep_data_vec_229[527 : 264] = dep_chan_data_220_229;
    assign token_in_vec_229[1] = token_220_229;
    assign in_chan_dep_vld_vec_229[2] = dep_chan_vld_221_229;
    assign in_chan_dep_data_vec_229[791 : 528] = dep_chan_data_221_229;
    assign token_in_vec_229[2] = token_221_229;
    assign in_chan_dep_vld_vec_229[3] = dep_chan_vld_222_229;
    assign in_chan_dep_data_vec_229[1055 : 792] = dep_chan_data_222_229;
    assign token_in_vec_229[3] = token_222_229;
    assign in_chan_dep_vld_vec_229[4] = dep_chan_vld_223_229;
    assign in_chan_dep_data_vec_229[1319 : 1056] = dep_chan_data_223_229;
    assign token_in_vec_229[4] = token_223_229;
    assign in_chan_dep_vld_vec_229[5] = dep_chan_vld_224_229;
    assign in_chan_dep_data_vec_229[1583 : 1320] = dep_chan_data_224_229;
    assign token_in_vec_229[5] = token_224_229;
    assign in_chan_dep_vld_vec_229[6] = dep_chan_vld_225_229;
    assign in_chan_dep_data_vec_229[1847 : 1584] = dep_chan_data_225_229;
    assign token_in_vec_229[6] = token_225_229;
    assign in_chan_dep_vld_vec_229[7] = dep_chan_vld_226_229;
    assign in_chan_dep_data_vec_229[2111 : 1848] = dep_chan_data_226_229;
    assign token_in_vec_229[7] = token_226_229;
    assign in_chan_dep_vld_vec_229[8] = dep_chan_vld_227_229;
    assign in_chan_dep_data_vec_229[2375 : 2112] = dep_chan_data_227_229;
    assign token_in_vec_229[8] = token_227_229;
    assign in_chan_dep_vld_vec_229[9] = dep_chan_vld_228_229;
    assign in_chan_dep_data_vec_229[2639 : 2376] = dep_chan_data_228_229;
    assign token_in_vec_229[9] = token_228_229;
    assign in_chan_dep_vld_vec_229[10] = dep_chan_vld_230_229;
    assign in_chan_dep_data_vec_229[2903 : 2640] = dep_chan_data_230_229;
    assign token_in_vec_229[10] = token_230_229;
    assign in_chan_dep_vld_vec_229[11] = dep_chan_vld_231_229;
    assign in_chan_dep_data_vec_229[3167 : 2904] = dep_chan_data_231_229;
    assign token_in_vec_229[11] = token_231_229;
    assign in_chan_dep_vld_vec_229[12] = dep_chan_vld_232_229;
    assign in_chan_dep_data_vec_229[3431 : 3168] = dep_chan_data_232_229;
    assign token_in_vec_229[12] = token_232_229;
    assign in_chan_dep_vld_vec_229[13] = dep_chan_vld_233_229;
    assign in_chan_dep_data_vec_229[3695 : 3432] = dep_chan_data_233_229;
    assign token_in_vec_229[13] = token_233_229;
    assign in_chan_dep_vld_vec_229[14] = dep_chan_vld_234_229;
    assign in_chan_dep_data_vec_229[3959 : 3696] = dep_chan_data_234_229;
    assign token_in_vec_229[14] = token_234_229;
    assign in_chan_dep_vld_vec_229[15] = dep_chan_vld_263_229;
    assign in_chan_dep_data_vec_229[4223 : 3960] = dep_chan_data_263_229;
    assign token_in_vec_229[15] = token_263_229;
    assign dep_chan_vld_229_213 = out_chan_dep_vld_vec_229[0];
    assign dep_chan_data_229_213 = out_chan_dep_data_229;
    assign token_229_213 = token_out_vec_229[0];
    assign dep_chan_vld_229_220 = out_chan_dep_vld_vec_229[1];
    assign dep_chan_data_229_220 = out_chan_dep_data_229;
    assign token_229_220 = token_out_vec_229[1];
    assign dep_chan_vld_229_221 = out_chan_dep_vld_vec_229[2];
    assign dep_chan_data_229_221 = out_chan_dep_data_229;
    assign token_229_221 = token_out_vec_229[2];
    assign dep_chan_vld_229_222 = out_chan_dep_vld_vec_229[3];
    assign dep_chan_data_229_222 = out_chan_dep_data_229;
    assign token_229_222 = token_out_vec_229[3];
    assign dep_chan_vld_229_223 = out_chan_dep_vld_vec_229[4];
    assign dep_chan_data_229_223 = out_chan_dep_data_229;
    assign token_229_223 = token_out_vec_229[4];
    assign dep_chan_vld_229_224 = out_chan_dep_vld_vec_229[5];
    assign dep_chan_data_229_224 = out_chan_dep_data_229;
    assign token_229_224 = token_out_vec_229[5];
    assign dep_chan_vld_229_225 = out_chan_dep_vld_vec_229[6];
    assign dep_chan_data_229_225 = out_chan_dep_data_229;
    assign token_229_225 = token_out_vec_229[6];
    assign dep_chan_vld_229_226 = out_chan_dep_vld_vec_229[7];
    assign dep_chan_data_229_226 = out_chan_dep_data_229;
    assign token_229_226 = token_out_vec_229[7];
    assign dep_chan_vld_229_227 = out_chan_dep_vld_vec_229[8];
    assign dep_chan_data_229_227 = out_chan_dep_data_229;
    assign token_229_227 = token_out_vec_229[8];
    assign dep_chan_vld_229_228 = out_chan_dep_vld_vec_229[9];
    assign dep_chan_data_229_228 = out_chan_dep_data_229;
    assign token_229_228 = token_out_vec_229[9];
    assign dep_chan_vld_229_230 = out_chan_dep_vld_vec_229[10];
    assign dep_chan_data_229_230 = out_chan_dep_data_229;
    assign token_229_230 = token_out_vec_229[10];
    assign dep_chan_vld_229_231 = out_chan_dep_vld_vec_229[11];
    assign dep_chan_data_229_231 = out_chan_dep_data_229;
    assign token_229_231 = token_out_vec_229[11];
    assign dep_chan_vld_229_232 = out_chan_dep_vld_vec_229[12];
    assign dep_chan_data_229_232 = out_chan_dep_data_229;
    assign token_229_232 = token_out_vec_229[12];
    assign dep_chan_vld_229_233 = out_chan_dep_vld_vec_229[13];
    assign dep_chan_data_229_233 = out_chan_dep_data_229;
    assign token_229_233 = token_out_vec_229[13];
    assign dep_chan_vld_229_234 = out_chan_dep_vld_vec_229[14];
    assign dep_chan_data_229_234 = out_chan_dep_data_229;
    assign token_229_234 = token_out_vec_229[14];
    assign dep_chan_vld_229_263 = out_chan_dep_vld_vec_229[15];
    assign dep_chan_data_229_263 = out_chan_dep_data_229;
    assign token_229_263 = token_out_vec_229[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0
    top_hls_deadlock_detect_unit #(264, 230, 16, 16) top_hls_deadlock_detect_unit_230 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_230),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_230),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_230),
        .token_in_vec(token_in_vec_230),
        .dl_detect_in(dl_detect_out),
        .origin(origin[230]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_230),
        .out_chan_dep_data(out_chan_dep_data_230),
        .token_out_vec(token_out_vec_230),
        .dl_detect_out(dl_in_vec[230]));

    assign proc_230_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.fifo_A_PE_10_2_x248_blk_n);
    assign proc_230_data_PIPO_blk[0] = 1'b0;
    assign proc_230_start_FIFO_blk[0] = 1'b0;
    assign proc_230_TLF_FIFO_blk[0] = 1'b0;
    assign proc_230_input_sync_blk[0] = 1'b0;
    assign proc_230_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_230[0] = dl_detect_out ? proc_dep_vld_vec_230_reg[0] : (proc_230_data_FIFO_blk[0] | proc_230_data_PIPO_blk[0] | proc_230_start_FIFO_blk[0] | proc_230_TLF_FIFO_blk[0] | proc_230_input_sync_blk[0] | proc_230_output_sync_blk[0]);
    assign proc_230_data_FIFO_blk[1] = 1'b0;
    assign proc_230_data_PIPO_blk[1] = 1'b0;
    assign proc_230_start_FIFO_blk[1] = 1'b0;
    assign proc_230_TLF_FIFO_blk[1] = 1'b0;
    assign proc_230_input_sync_blk[1] = 1'b0;
    assign proc_230_output_sync_blk[1] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[1] = dl_detect_out ? proc_dep_vld_vec_230_reg[1] : (proc_230_data_FIFO_blk[1] | proc_230_data_PIPO_blk[1] | proc_230_start_FIFO_blk[1] | proc_230_TLF_FIFO_blk[1] | proc_230_input_sync_blk[1] | proc_230_output_sync_blk[1]);
    assign proc_230_data_FIFO_blk[2] = 1'b0;
    assign proc_230_data_PIPO_blk[2] = 1'b0;
    assign proc_230_start_FIFO_blk[2] = 1'b0;
    assign proc_230_TLF_FIFO_blk[2] = 1'b0;
    assign proc_230_input_sync_blk[2] = 1'b0;
    assign proc_230_output_sync_blk[2] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[2] = dl_detect_out ? proc_dep_vld_vec_230_reg[2] : (proc_230_data_FIFO_blk[2] | proc_230_data_PIPO_blk[2] | proc_230_start_FIFO_blk[2] | proc_230_TLF_FIFO_blk[2] | proc_230_input_sync_blk[2] | proc_230_output_sync_blk[2]);
    assign proc_230_data_FIFO_blk[3] = 1'b0;
    assign proc_230_data_PIPO_blk[3] = 1'b0;
    assign proc_230_start_FIFO_blk[3] = 1'b0;
    assign proc_230_TLF_FIFO_blk[3] = 1'b0;
    assign proc_230_input_sync_blk[3] = 1'b0;
    assign proc_230_output_sync_blk[3] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[3] = dl_detect_out ? proc_dep_vld_vec_230_reg[3] : (proc_230_data_FIFO_blk[3] | proc_230_data_PIPO_blk[3] | proc_230_start_FIFO_blk[3] | proc_230_TLF_FIFO_blk[3] | proc_230_input_sync_blk[3] | proc_230_output_sync_blk[3]);
    assign proc_230_data_FIFO_blk[4] = 1'b0;
    assign proc_230_data_PIPO_blk[4] = 1'b0;
    assign proc_230_start_FIFO_blk[4] = 1'b0;
    assign proc_230_TLF_FIFO_blk[4] = 1'b0;
    assign proc_230_input_sync_blk[4] = 1'b0;
    assign proc_230_output_sync_blk[4] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[4] = dl_detect_out ? proc_dep_vld_vec_230_reg[4] : (proc_230_data_FIFO_blk[4] | proc_230_data_PIPO_blk[4] | proc_230_start_FIFO_blk[4] | proc_230_TLF_FIFO_blk[4] | proc_230_input_sync_blk[4] | proc_230_output_sync_blk[4]);
    assign proc_230_data_FIFO_blk[5] = 1'b0;
    assign proc_230_data_PIPO_blk[5] = 1'b0;
    assign proc_230_start_FIFO_blk[5] = 1'b0;
    assign proc_230_TLF_FIFO_blk[5] = 1'b0;
    assign proc_230_input_sync_blk[5] = 1'b0;
    assign proc_230_output_sync_blk[5] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[5] = dl_detect_out ? proc_dep_vld_vec_230_reg[5] : (proc_230_data_FIFO_blk[5] | proc_230_data_PIPO_blk[5] | proc_230_start_FIFO_blk[5] | proc_230_TLF_FIFO_blk[5] | proc_230_input_sync_blk[5] | proc_230_output_sync_blk[5]);
    assign proc_230_data_FIFO_blk[6] = 1'b0;
    assign proc_230_data_PIPO_blk[6] = 1'b0;
    assign proc_230_start_FIFO_blk[6] = 1'b0;
    assign proc_230_TLF_FIFO_blk[6] = 1'b0;
    assign proc_230_input_sync_blk[6] = 1'b0;
    assign proc_230_output_sync_blk[6] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[6] = dl_detect_out ? proc_dep_vld_vec_230_reg[6] : (proc_230_data_FIFO_blk[6] | proc_230_data_PIPO_blk[6] | proc_230_start_FIFO_blk[6] | proc_230_TLF_FIFO_blk[6] | proc_230_input_sync_blk[6] | proc_230_output_sync_blk[6]);
    assign proc_230_data_FIFO_blk[7] = 1'b0;
    assign proc_230_data_PIPO_blk[7] = 1'b0;
    assign proc_230_start_FIFO_blk[7] = 1'b0;
    assign proc_230_TLF_FIFO_blk[7] = 1'b0;
    assign proc_230_input_sync_blk[7] = 1'b0;
    assign proc_230_output_sync_blk[7] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[7] = dl_detect_out ? proc_dep_vld_vec_230_reg[7] : (proc_230_data_FIFO_blk[7] | proc_230_data_PIPO_blk[7] | proc_230_start_FIFO_blk[7] | proc_230_TLF_FIFO_blk[7] | proc_230_input_sync_blk[7] | proc_230_output_sync_blk[7]);
    assign proc_230_data_FIFO_blk[8] = 1'b0;
    assign proc_230_data_PIPO_blk[8] = 1'b0;
    assign proc_230_start_FIFO_blk[8] = 1'b0;
    assign proc_230_TLF_FIFO_blk[8] = 1'b0;
    assign proc_230_input_sync_blk[8] = 1'b0;
    assign proc_230_output_sync_blk[8] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[8] = dl_detect_out ? proc_dep_vld_vec_230_reg[8] : (proc_230_data_FIFO_blk[8] | proc_230_data_PIPO_blk[8] | proc_230_start_FIFO_blk[8] | proc_230_TLF_FIFO_blk[8] | proc_230_input_sync_blk[8] | proc_230_output_sync_blk[8]);
    assign proc_230_data_FIFO_blk[9] = 1'b0;
    assign proc_230_data_PIPO_blk[9] = 1'b0;
    assign proc_230_start_FIFO_blk[9] = 1'b0;
    assign proc_230_TLF_FIFO_blk[9] = 1'b0;
    assign proc_230_input_sync_blk[9] = 1'b0;
    assign proc_230_output_sync_blk[9] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[9] = dl_detect_out ? proc_dep_vld_vec_230_reg[9] : (proc_230_data_FIFO_blk[9] | proc_230_data_PIPO_blk[9] | proc_230_start_FIFO_blk[9] | proc_230_TLF_FIFO_blk[9] | proc_230_input_sync_blk[9] | proc_230_output_sync_blk[9]);
    assign proc_230_data_FIFO_blk[10] = 1'b0;
    assign proc_230_data_PIPO_blk[10] = 1'b0;
    assign proc_230_start_FIFO_blk[10] = 1'b0;
    assign proc_230_TLF_FIFO_blk[10] = 1'b0;
    assign proc_230_input_sync_blk[10] = 1'b0;
    assign proc_230_output_sync_blk[10] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[10] = dl_detect_out ? proc_dep_vld_vec_230_reg[10] : (proc_230_data_FIFO_blk[10] | proc_230_data_PIPO_blk[10] | proc_230_start_FIFO_blk[10] | proc_230_TLF_FIFO_blk[10] | proc_230_input_sync_blk[10] | proc_230_output_sync_blk[10]);
    assign proc_230_data_FIFO_blk[11] = 1'b0;
    assign proc_230_data_PIPO_blk[11] = 1'b0;
    assign proc_230_start_FIFO_blk[11] = 1'b0;
    assign proc_230_TLF_FIFO_blk[11] = 1'b0;
    assign proc_230_input_sync_blk[11] = 1'b0;
    assign proc_230_output_sync_blk[11] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[11] = dl_detect_out ? proc_dep_vld_vec_230_reg[11] : (proc_230_data_FIFO_blk[11] | proc_230_data_PIPO_blk[11] | proc_230_start_FIFO_blk[11] | proc_230_TLF_FIFO_blk[11] | proc_230_input_sync_blk[11] | proc_230_output_sync_blk[11]);
    assign proc_230_data_FIFO_blk[12] = 1'b0;
    assign proc_230_data_PIPO_blk[12] = 1'b0;
    assign proc_230_start_FIFO_blk[12] = 1'b0;
    assign proc_230_TLF_FIFO_blk[12] = 1'b0;
    assign proc_230_input_sync_blk[12] = 1'b0;
    assign proc_230_output_sync_blk[12] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[12] = dl_detect_out ? proc_dep_vld_vec_230_reg[12] : (proc_230_data_FIFO_blk[12] | proc_230_data_PIPO_blk[12] | proc_230_start_FIFO_blk[12] | proc_230_TLF_FIFO_blk[12] | proc_230_input_sync_blk[12] | proc_230_output_sync_blk[12]);
    assign proc_230_data_FIFO_blk[13] = 1'b0;
    assign proc_230_data_PIPO_blk[13] = 1'b0;
    assign proc_230_start_FIFO_blk[13] = 1'b0;
    assign proc_230_TLF_FIFO_blk[13] = 1'b0;
    assign proc_230_input_sync_blk[13] = 1'b0;
    assign proc_230_output_sync_blk[13] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[13] = dl_detect_out ? proc_dep_vld_vec_230_reg[13] : (proc_230_data_FIFO_blk[13] | proc_230_data_PIPO_blk[13] | proc_230_start_FIFO_blk[13] | proc_230_TLF_FIFO_blk[13] | proc_230_input_sync_blk[13] | proc_230_output_sync_blk[13]);
    assign proc_230_data_FIFO_blk[14] = 1'b0;
    assign proc_230_data_PIPO_blk[14] = 1'b0;
    assign proc_230_start_FIFO_blk[14] = 1'b0;
    assign proc_230_TLF_FIFO_blk[14] = 1'b0;
    assign proc_230_input_sync_blk[14] = 1'b0;
    assign proc_230_output_sync_blk[14] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[14] = dl_detect_out ? proc_dep_vld_vec_230_reg[14] : (proc_230_data_FIFO_blk[14] | proc_230_data_PIPO_blk[14] | proc_230_start_FIFO_blk[14] | proc_230_TLF_FIFO_blk[14] | proc_230_input_sync_blk[14] | proc_230_output_sync_blk[14]);
    assign proc_230_data_FIFO_blk[15] = 1'b0;
    assign proc_230_data_PIPO_blk[15] = 1'b0;
    assign proc_230_start_FIFO_blk[15] = 1'b0;
    assign proc_230_TLF_FIFO_blk[15] = 1'b0;
    assign proc_230_input_sync_blk[15] = 1'b0;
    assign proc_230_output_sync_blk[15] = 1'b0 | (ap_done_reg_42 & grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_230[15] = dl_detect_out ? proc_dep_vld_vec_230_reg[15] : (proc_230_data_FIFO_blk[15] | proc_230_data_PIPO_blk[15] | proc_230_start_FIFO_blk[15] | proc_230_TLF_FIFO_blk[15] | proc_230_input_sync_blk[15] | proc_230_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_230_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_230_reg <= proc_dep_vld_vec_230;
        end
    end
    assign in_chan_dep_vld_vec_230[0] = dep_chan_vld_215_230;
    assign in_chan_dep_data_vec_230[263 : 0] = dep_chan_data_215_230;
    assign token_in_vec_230[0] = token_215_230;
    assign in_chan_dep_vld_vec_230[1] = dep_chan_vld_220_230;
    assign in_chan_dep_data_vec_230[527 : 264] = dep_chan_data_220_230;
    assign token_in_vec_230[1] = token_220_230;
    assign in_chan_dep_vld_vec_230[2] = dep_chan_vld_221_230;
    assign in_chan_dep_data_vec_230[791 : 528] = dep_chan_data_221_230;
    assign token_in_vec_230[2] = token_221_230;
    assign in_chan_dep_vld_vec_230[3] = dep_chan_vld_222_230;
    assign in_chan_dep_data_vec_230[1055 : 792] = dep_chan_data_222_230;
    assign token_in_vec_230[3] = token_222_230;
    assign in_chan_dep_vld_vec_230[4] = dep_chan_vld_223_230;
    assign in_chan_dep_data_vec_230[1319 : 1056] = dep_chan_data_223_230;
    assign token_in_vec_230[4] = token_223_230;
    assign in_chan_dep_vld_vec_230[5] = dep_chan_vld_224_230;
    assign in_chan_dep_data_vec_230[1583 : 1320] = dep_chan_data_224_230;
    assign token_in_vec_230[5] = token_224_230;
    assign in_chan_dep_vld_vec_230[6] = dep_chan_vld_225_230;
    assign in_chan_dep_data_vec_230[1847 : 1584] = dep_chan_data_225_230;
    assign token_in_vec_230[6] = token_225_230;
    assign in_chan_dep_vld_vec_230[7] = dep_chan_vld_226_230;
    assign in_chan_dep_data_vec_230[2111 : 1848] = dep_chan_data_226_230;
    assign token_in_vec_230[7] = token_226_230;
    assign in_chan_dep_vld_vec_230[8] = dep_chan_vld_227_230;
    assign in_chan_dep_data_vec_230[2375 : 2112] = dep_chan_data_227_230;
    assign token_in_vec_230[8] = token_227_230;
    assign in_chan_dep_vld_vec_230[9] = dep_chan_vld_228_230;
    assign in_chan_dep_data_vec_230[2639 : 2376] = dep_chan_data_228_230;
    assign token_in_vec_230[9] = token_228_230;
    assign in_chan_dep_vld_vec_230[10] = dep_chan_vld_229_230;
    assign in_chan_dep_data_vec_230[2903 : 2640] = dep_chan_data_229_230;
    assign token_in_vec_230[10] = token_229_230;
    assign in_chan_dep_vld_vec_230[11] = dep_chan_vld_231_230;
    assign in_chan_dep_data_vec_230[3167 : 2904] = dep_chan_data_231_230;
    assign token_in_vec_230[11] = token_231_230;
    assign in_chan_dep_vld_vec_230[12] = dep_chan_vld_232_230;
    assign in_chan_dep_data_vec_230[3431 : 3168] = dep_chan_data_232_230;
    assign token_in_vec_230[12] = token_232_230;
    assign in_chan_dep_vld_vec_230[13] = dep_chan_vld_233_230;
    assign in_chan_dep_data_vec_230[3695 : 3432] = dep_chan_data_233_230;
    assign token_in_vec_230[13] = token_233_230;
    assign in_chan_dep_vld_vec_230[14] = dep_chan_vld_234_230;
    assign in_chan_dep_data_vec_230[3959 : 3696] = dep_chan_data_234_230;
    assign token_in_vec_230[14] = token_234_230;
    assign in_chan_dep_vld_vec_230[15] = dep_chan_vld_263_230;
    assign in_chan_dep_data_vec_230[4223 : 3960] = dep_chan_data_263_230;
    assign token_in_vec_230[15] = token_263_230;
    assign dep_chan_vld_230_215 = out_chan_dep_vld_vec_230[0];
    assign dep_chan_data_230_215 = out_chan_dep_data_230;
    assign token_230_215 = token_out_vec_230[0];
    assign dep_chan_vld_230_220 = out_chan_dep_vld_vec_230[1];
    assign dep_chan_data_230_220 = out_chan_dep_data_230;
    assign token_230_220 = token_out_vec_230[1];
    assign dep_chan_vld_230_221 = out_chan_dep_vld_vec_230[2];
    assign dep_chan_data_230_221 = out_chan_dep_data_230;
    assign token_230_221 = token_out_vec_230[2];
    assign dep_chan_vld_230_222 = out_chan_dep_vld_vec_230[3];
    assign dep_chan_data_230_222 = out_chan_dep_data_230;
    assign token_230_222 = token_out_vec_230[3];
    assign dep_chan_vld_230_223 = out_chan_dep_vld_vec_230[4];
    assign dep_chan_data_230_223 = out_chan_dep_data_230;
    assign token_230_223 = token_out_vec_230[4];
    assign dep_chan_vld_230_224 = out_chan_dep_vld_vec_230[5];
    assign dep_chan_data_230_224 = out_chan_dep_data_230;
    assign token_230_224 = token_out_vec_230[5];
    assign dep_chan_vld_230_225 = out_chan_dep_vld_vec_230[6];
    assign dep_chan_data_230_225 = out_chan_dep_data_230;
    assign token_230_225 = token_out_vec_230[6];
    assign dep_chan_vld_230_226 = out_chan_dep_vld_vec_230[7];
    assign dep_chan_data_230_226 = out_chan_dep_data_230;
    assign token_230_226 = token_out_vec_230[7];
    assign dep_chan_vld_230_227 = out_chan_dep_vld_vec_230[8];
    assign dep_chan_data_230_227 = out_chan_dep_data_230;
    assign token_230_227 = token_out_vec_230[8];
    assign dep_chan_vld_230_228 = out_chan_dep_vld_vec_230[9];
    assign dep_chan_data_230_228 = out_chan_dep_data_230;
    assign token_230_228 = token_out_vec_230[9];
    assign dep_chan_vld_230_229 = out_chan_dep_vld_vec_230[10];
    assign dep_chan_data_230_229 = out_chan_dep_data_230;
    assign token_230_229 = token_out_vec_230[10];
    assign dep_chan_vld_230_231 = out_chan_dep_vld_vec_230[11];
    assign dep_chan_data_230_231 = out_chan_dep_data_230;
    assign token_230_231 = token_out_vec_230[11];
    assign dep_chan_vld_230_232 = out_chan_dep_vld_vec_230[12];
    assign dep_chan_data_230_232 = out_chan_dep_data_230;
    assign token_230_232 = token_out_vec_230[12];
    assign dep_chan_vld_230_233 = out_chan_dep_vld_vec_230[13];
    assign dep_chan_data_230_233 = out_chan_dep_data_230;
    assign token_230_233 = token_out_vec_230[13];
    assign dep_chan_vld_230_234 = out_chan_dep_vld_vec_230[14];
    assign dep_chan_data_230_234 = out_chan_dep_data_230;
    assign token_230_234 = token_out_vec_230[14];
    assign dep_chan_vld_230_263 = out_chan_dep_vld_vec_230[15];
    assign dep_chan_data_230_263 = out_chan_dep_data_230;
    assign token_230_263 = token_out_vec_230[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0
    top_hls_deadlock_detect_unit #(264, 231, 16, 16) top_hls_deadlock_detect_unit_231 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_231),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_231),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_231),
        .token_in_vec(token_in_vec_231),
        .dl_detect_in(dl_detect_out),
        .origin(origin[231]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_231),
        .out_chan_dep_data(out_chan_dep_data_231),
        .token_out_vec(token_out_vec_231),
        .dl_detect_out(dl_in_vec[231]));

    assign proc_231_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.fifo_A_PE_11_2_x251_blk_n);
    assign proc_231_data_PIPO_blk[0] = 1'b0;
    assign proc_231_start_FIFO_blk[0] = 1'b0;
    assign proc_231_TLF_FIFO_blk[0] = 1'b0;
    assign proc_231_input_sync_blk[0] = 1'b0;
    assign proc_231_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_231[0] = dl_detect_out ? proc_dep_vld_vec_231_reg[0] : (proc_231_data_FIFO_blk[0] | proc_231_data_PIPO_blk[0] | proc_231_start_FIFO_blk[0] | proc_231_TLF_FIFO_blk[0] | proc_231_input_sync_blk[0] | proc_231_output_sync_blk[0]);
    assign proc_231_data_FIFO_blk[1] = 1'b0;
    assign proc_231_data_PIPO_blk[1] = 1'b0;
    assign proc_231_start_FIFO_blk[1] = 1'b0;
    assign proc_231_TLF_FIFO_blk[1] = 1'b0;
    assign proc_231_input_sync_blk[1] = 1'b0;
    assign proc_231_output_sync_blk[1] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[1] = dl_detect_out ? proc_dep_vld_vec_231_reg[1] : (proc_231_data_FIFO_blk[1] | proc_231_data_PIPO_blk[1] | proc_231_start_FIFO_blk[1] | proc_231_TLF_FIFO_blk[1] | proc_231_input_sync_blk[1] | proc_231_output_sync_blk[1]);
    assign proc_231_data_FIFO_blk[2] = 1'b0;
    assign proc_231_data_PIPO_blk[2] = 1'b0;
    assign proc_231_start_FIFO_blk[2] = 1'b0;
    assign proc_231_TLF_FIFO_blk[2] = 1'b0;
    assign proc_231_input_sync_blk[2] = 1'b0;
    assign proc_231_output_sync_blk[2] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[2] = dl_detect_out ? proc_dep_vld_vec_231_reg[2] : (proc_231_data_FIFO_blk[2] | proc_231_data_PIPO_blk[2] | proc_231_start_FIFO_blk[2] | proc_231_TLF_FIFO_blk[2] | proc_231_input_sync_blk[2] | proc_231_output_sync_blk[2]);
    assign proc_231_data_FIFO_blk[3] = 1'b0;
    assign proc_231_data_PIPO_blk[3] = 1'b0;
    assign proc_231_start_FIFO_blk[3] = 1'b0;
    assign proc_231_TLF_FIFO_blk[3] = 1'b0;
    assign proc_231_input_sync_blk[3] = 1'b0;
    assign proc_231_output_sync_blk[3] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[3] = dl_detect_out ? proc_dep_vld_vec_231_reg[3] : (proc_231_data_FIFO_blk[3] | proc_231_data_PIPO_blk[3] | proc_231_start_FIFO_blk[3] | proc_231_TLF_FIFO_blk[3] | proc_231_input_sync_blk[3] | proc_231_output_sync_blk[3]);
    assign proc_231_data_FIFO_blk[4] = 1'b0;
    assign proc_231_data_PIPO_blk[4] = 1'b0;
    assign proc_231_start_FIFO_blk[4] = 1'b0;
    assign proc_231_TLF_FIFO_blk[4] = 1'b0;
    assign proc_231_input_sync_blk[4] = 1'b0;
    assign proc_231_output_sync_blk[4] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[4] = dl_detect_out ? proc_dep_vld_vec_231_reg[4] : (proc_231_data_FIFO_blk[4] | proc_231_data_PIPO_blk[4] | proc_231_start_FIFO_blk[4] | proc_231_TLF_FIFO_blk[4] | proc_231_input_sync_blk[4] | proc_231_output_sync_blk[4]);
    assign proc_231_data_FIFO_blk[5] = 1'b0;
    assign proc_231_data_PIPO_blk[5] = 1'b0;
    assign proc_231_start_FIFO_blk[5] = 1'b0;
    assign proc_231_TLF_FIFO_blk[5] = 1'b0;
    assign proc_231_input_sync_blk[5] = 1'b0;
    assign proc_231_output_sync_blk[5] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[5] = dl_detect_out ? proc_dep_vld_vec_231_reg[5] : (proc_231_data_FIFO_blk[5] | proc_231_data_PIPO_blk[5] | proc_231_start_FIFO_blk[5] | proc_231_TLF_FIFO_blk[5] | proc_231_input_sync_blk[5] | proc_231_output_sync_blk[5]);
    assign proc_231_data_FIFO_blk[6] = 1'b0;
    assign proc_231_data_PIPO_blk[6] = 1'b0;
    assign proc_231_start_FIFO_blk[6] = 1'b0;
    assign proc_231_TLF_FIFO_blk[6] = 1'b0;
    assign proc_231_input_sync_blk[6] = 1'b0;
    assign proc_231_output_sync_blk[6] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[6] = dl_detect_out ? proc_dep_vld_vec_231_reg[6] : (proc_231_data_FIFO_blk[6] | proc_231_data_PIPO_blk[6] | proc_231_start_FIFO_blk[6] | proc_231_TLF_FIFO_blk[6] | proc_231_input_sync_blk[6] | proc_231_output_sync_blk[6]);
    assign proc_231_data_FIFO_blk[7] = 1'b0;
    assign proc_231_data_PIPO_blk[7] = 1'b0;
    assign proc_231_start_FIFO_blk[7] = 1'b0;
    assign proc_231_TLF_FIFO_blk[7] = 1'b0;
    assign proc_231_input_sync_blk[7] = 1'b0;
    assign proc_231_output_sync_blk[7] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[7] = dl_detect_out ? proc_dep_vld_vec_231_reg[7] : (proc_231_data_FIFO_blk[7] | proc_231_data_PIPO_blk[7] | proc_231_start_FIFO_blk[7] | proc_231_TLF_FIFO_blk[7] | proc_231_input_sync_blk[7] | proc_231_output_sync_blk[7]);
    assign proc_231_data_FIFO_blk[8] = 1'b0;
    assign proc_231_data_PIPO_blk[8] = 1'b0;
    assign proc_231_start_FIFO_blk[8] = 1'b0;
    assign proc_231_TLF_FIFO_blk[8] = 1'b0;
    assign proc_231_input_sync_blk[8] = 1'b0;
    assign proc_231_output_sync_blk[8] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[8] = dl_detect_out ? proc_dep_vld_vec_231_reg[8] : (proc_231_data_FIFO_blk[8] | proc_231_data_PIPO_blk[8] | proc_231_start_FIFO_blk[8] | proc_231_TLF_FIFO_blk[8] | proc_231_input_sync_blk[8] | proc_231_output_sync_blk[8]);
    assign proc_231_data_FIFO_blk[9] = 1'b0;
    assign proc_231_data_PIPO_blk[9] = 1'b0;
    assign proc_231_start_FIFO_blk[9] = 1'b0;
    assign proc_231_TLF_FIFO_blk[9] = 1'b0;
    assign proc_231_input_sync_blk[9] = 1'b0;
    assign proc_231_output_sync_blk[9] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[9] = dl_detect_out ? proc_dep_vld_vec_231_reg[9] : (proc_231_data_FIFO_blk[9] | proc_231_data_PIPO_blk[9] | proc_231_start_FIFO_blk[9] | proc_231_TLF_FIFO_blk[9] | proc_231_input_sync_blk[9] | proc_231_output_sync_blk[9]);
    assign proc_231_data_FIFO_blk[10] = 1'b0;
    assign proc_231_data_PIPO_blk[10] = 1'b0;
    assign proc_231_start_FIFO_blk[10] = 1'b0;
    assign proc_231_TLF_FIFO_blk[10] = 1'b0;
    assign proc_231_input_sync_blk[10] = 1'b0;
    assign proc_231_output_sync_blk[10] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[10] = dl_detect_out ? proc_dep_vld_vec_231_reg[10] : (proc_231_data_FIFO_blk[10] | proc_231_data_PIPO_blk[10] | proc_231_start_FIFO_blk[10] | proc_231_TLF_FIFO_blk[10] | proc_231_input_sync_blk[10] | proc_231_output_sync_blk[10]);
    assign proc_231_data_FIFO_blk[11] = 1'b0;
    assign proc_231_data_PIPO_blk[11] = 1'b0;
    assign proc_231_start_FIFO_blk[11] = 1'b0;
    assign proc_231_TLF_FIFO_blk[11] = 1'b0;
    assign proc_231_input_sync_blk[11] = 1'b0;
    assign proc_231_output_sync_blk[11] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[11] = dl_detect_out ? proc_dep_vld_vec_231_reg[11] : (proc_231_data_FIFO_blk[11] | proc_231_data_PIPO_blk[11] | proc_231_start_FIFO_blk[11] | proc_231_TLF_FIFO_blk[11] | proc_231_input_sync_blk[11] | proc_231_output_sync_blk[11]);
    assign proc_231_data_FIFO_blk[12] = 1'b0;
    assign proc_231_data_PIPO_blk[12] = 1'b0;
    assign proc_231_start_FIFO_blk[12] = 1'b0;
    assign proc_231_TLF_FIFO_blk[12] = 1'b0;
    assign proc_231_input_sync_blk[12] = 1'b0;
    assign proc_231_output_sync_blk[12] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[12] = dl_detect_out ? proc_dep_vld_vec_231_reg[12] : (proc_231_data_FIFO_blk[12] | proc_231_data_PIPO_blk[12] | proc_231_start_FIFO_blk[12] | proc_231_TLF_FIFO_blk[12] | proc_231_input_sync_blk[12] | proc_231_output_sync_blk[12]);
    assign proc_231_data_FIFO_blk[13] = 1'b0;
    assign proc_231_data_PIPO_blk[13] = 1'b0;
    assign proc_231_start_FIFO_blk[13] = 1'b0;
    assign proc_231_TLF_FIFO_blk[13] = 1'b0;
    assign proc_231_input_sync_blk[13] = 1'b0;
    assign proc_231_output_sync_blk[13] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[13] = dl_detect_out ? proc_dep_vld_vec_231_reg[13] : (proc_231_data_FIFO_blk[13] | proc_231_data_PIPO_blk[13] | proc_231_start_FIFO_blk[13] | proc_231_TLF_FIFO_blk[13] | proc_231_input_sync_blk[13] | proc_231_output_sync_blk[13]);
    assign proc_231_data_FIFO_blk[14] = 1'b0;
    assign proc_231_data_PIPO_blk[14] = 1'b0;
    assign proc_231_start_FIFO_blk[14] = 1'b0;
    assign proc_231_TLF_FIFO_blk[14] = 1'b0;
    assign proc_231_input_sync_blk[14] = 1'b0;
    assign proc_231_output_sync_blk[14] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[14] = dl_detect_out ? proc_dep_vld_vec_231_reg[14] : (proc_231_data_FIFO_blk[14] | proc_231_data_PIPO_blk[14] | proc_231_start_FIFO_blk[14] | proc_231_TLF_FIFO_blk[14] | proc_231_input_sync_blk[14] | proc_231_output_sync_blk[14]);
    assign proc_231_data_FIFO_blk[15] = 1'b0;
    assign proc_231_data_PIPO_blk[15] = 1'b0;
    assign proc_231_start_FIFO_blk[15] = 1'b0;
    assign proc_231_TLF_FIFO_blk[15] = 1'b0;
    assign proc_231_input_sync_blk[15] = 1'b0;
    assign proc_231_output_sync_blk[15] = 1'b0 | (ap_done_reg_43 & grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_231[15] = dl_detect_out ? proc_dep_vld_vec_231_reg[15] : (proc_231_data_FIFO_blk[15] | proc_231_data_PIPO_blk[15] | proc_231_start_FIFO_blk[15] | proc_231_TLF_FIFO_blk[15] | proc_231_input_sync_blk[15] | proc_231_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_231_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_231_reg <= proc_dep_vld_vec_231;
        end
    end
    assign in_chan_dep_vld_vec_231[0] = dep_chan_vld_217_231;
    assign in_chan_dep_data_vec_231[263 : 0] = dep_chan_data_217_231;
    assign token_in_vec_231[0] = token_217_231;
    assign in_chan_dep_vld_vec_231[1] = dep_chan_vld_220_231;
    assign in_chan_dep_data_vec_231[527 : 264] = dep_chan_data_220_231;
    assign token_in_vec_231[1] = token_220_231;
    assign in_chan_dep_vld_vec_231[2] = dep_chan_vld_221_231;
    assign in_chan_dep_data_vec_231[791 : 528] = dep_chan_data_221_231;
    assign token_in_vec_231[2] = token_221_231;
    assign in_chan_dep_vld_vec_231[3] = dep_chan_vld_222_231;
    assign in_chan_dep_data_vec_231[1055 : 792] = dep_chan_data_222_231;
    assign token_in_vec_231[3] = token_222_231;
    assign in_chan_dep_vld_vec_231[4] = dep_chan_vld_223_231;
    assign in_chan_dep_data_vec_231[1319 : 1056] = dep_chan_data_223_231;
    assign token_in_vec_231[4] = token_223_231;
    assign in_chan_dep_vld_vec_231[5] = dep_chan_vld_224_231;
    assign in_chan_dep_data_vec_231[1583 : 1320] = dep_chan_data_224_231;
    assign token_in_vec_231[5] = token_224_231;
    assign in_chan_dep_vld_vec_231[6] = dep_chan_vld_225_231;
    assign in_chan_dep_data_vec_231[1847 : 1584] = dep_chan_data_225_231;
    assign token_in_vec_231[6] = token_225_231;
    assign in_chan_dep_vld_vec_231[7] = dep_chan_vld_226_231;
    assign in_chan_dep_data_vec_231[2111 : 1848] = dep_chan_data_226_231;
    assign token_in_vec_231[7] = token_226_231;
    assign in_chan_dep_vld_vec_231[8] = dep_chan_vld_227_231;
    assign in_chan_dep_data_vec_231[2375 : 2112] = dep_chan_data_227_231;
    assign token_in_vec_231[8] = token_227_231;
    assign in_chan_dep_vld_vec_231[9] = dep_chan_vld_228_231;
    assign in_chan_dep_data_vec_231[2639 : 2376] = dep_chan_data_228_231;
    assign token_in_vec_231[9] = token_228_231;
    assign in_chan_dep_vld_vec_231[10] = dep_chan_vld_229_231;
    assign in_chan_dep_data_vec_231[2903 : 2640] = dep_chan_data_229_231;
    assign token_in_vec_231[10] = token_229_231;
    assign in_chan_dep_vld_vec_231[11] = dep_chan_vld_230_231;
    assign in_chan_dep_data_vec_231[3167 : 2904] = dep_chan_data_230_231;
    assign token_in_vec_231[11] = token_230_231;
    assign in_chan_dep_vld_vec_231[12] = dep_chan_vld_232_231;
    assign in_chan_dep_data_vec_231[3431 : 3168] = dep_chan_data_232_231;
    assign token_in_vec_231[12] = token_232_231;
    assign in_chan_dep_vld_vec_231[13] = dep_chan_vld_233_231;
    assign in_chan_dep_data_vec_231[3695 : 3432] = dep_chan_data_233_231;
    assign token_in_vec_231[13] = token_233_231;
    assign in_chan_dep_vld_vec_231[14] = dep_chan_vld_234_231;
    assign in_chan_dep_data_vec_231[3959 : 3696] = dep_chan_data_234_231;
    assign token_in_vec_231[14] = token_234_231;
    assign in_chan_dep_vld_vec_231[15] = dep_chan_vld_263_231;
    assign in_chan_dep_data_vec_231[4223 : 3960] = dep_chan_data_263_231;
    assign token_in_vec_231[15] = token_263_231;
    assign dep_chan_vld_231_217 = out_chan_dep_vld_vec_231[0];
    assign dep_chan_data_231_217 = out_chan_dep_data_231;
    assign token_231_217 = token_out_vec_231[0];
    assign dep_chan_vld_231_220 = out_chan_dep_vld_vec_231[1];
    assign dep_chan_data_231_220 = out_chan_dep_data_231;
    assign token_231_220 = token_out_vec_231[1];
    assign dep_chan_vld_231_221 = out_chan_dep_vld_vec_231[2];
    assign dep_chan_data_231_221 = out_chan_dep_data_231;
    assign token_231_221 = token_out_vec_231[2];
    assign dep_chan_vld_231_222 = out_chan_dep_vld_vec_231[3];
    assign dep_chan_data_231_222 = out_chan_dep_data_231;
    assign token_231_222 = token_out_vec_231[3];
    assign dep_chan_vld_231_223 = out_chan_dep_vld_vec_231[4];
    assign dep_chan_data_231_223 = out_chan_dep_data_231;
    assign token_231_223 = token_out_vec_231[4];
    assign dep_chan_vld_231_224 = out_chan_dep_vld_vec_231[5];
    assign dep_chan_data_231_224 = out_chan_dep_data_231;
    assign token_231_224 = token_out_vec_231[5];
    assign dep_chan_vld_231_225 = out_chan_dep_vld_vec_231[6];
    assign dep_chan_data_231_225 = out_chan_dep_data_231;
    assign token_231_225 = token_out_vec_231[6];
    assign dep_chan_vld_231_226 = out_chan_dep_vld_vec_231[7];
    assign dep_chan_data_231_226 = out_chan_dep_data_231;
    assign token_231_226 = token_out_vec_231[7];
    assign dep_chan_vld_231_227 = out_chan_dep_vld_vec_231[8];
    assign dep_chan_data_231_227 = out_chan_dep_data_231;
    assign token_231_227 = token_out_vec_231[8];
    assign dep_chan_vld_231_228 = out_chan_dep_vld_vec_231[9];
    assign dep_chan_data_231_228 = out_chan_dep_data_231;
    assign token_231_228 = token_out_vec_231[9];
    assign dep_chan_vld_231_229 = out_chan_dep_vld_vec_231[10];
    assign dep_chan_data_231_229 = out_chan_dep_data_231;
    assign token_231_229 = token_out_vec_231[10];
    assign dep_chan_vld_231_230 = out_chan_dep_vld_vec_231[11];
    assign dep_chan_data_231_230 = out_chan_dep_data_231;
    assign token_231_230 = token_out_vec_231[11];
    assign dep_chan_vld_231_232 = out_chan_dep_vld_vec_231[12];
    assign dep_chan_data_231_232 = out_chan_dep_data_231;
    assign token_231_232 = token_out_vec_231[12];
    assign dep_chan_vld_231_233 = out_chan_dep_vld_vec_231[13];
    assign dep_chan_data_231_233 = out_chan_dep_data_231;
    assign token_231_233 = token_out_vec_231[13];
    assign dep_chan_vld_231_234 = out_chan_dep_vld_vec_231[14];
    assign dep_chan_data_231_234 = out_chan_dep_data_231;
    assign token_231_234 = token_out_vec_231[14];
    assign dep_chan_vld_231_263 = out_chan_dep_vld_vec_231[15];
    assign dep_chan_data_231_263 = out_chan_dep_data_231;
    assign token_231_263 = token_out_vec_231[15];

    // Process: grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0
    top_hls_deadlock_detect_unit #(264, 232, 16, 16) top_hls_deadlock_detect_unit_232 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_232),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_232),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_232),
        .token_in_vec(token_in_vec_232),
        .dl_detect_in(dl_detect_out),
        .origin(origin[232]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_232),
        .out_chan_dep_data(out_chan_dep_data_232),
        .token_out_vec(token_out_vec_232),
        .dl_detect_out(dl_in_vec[232]));

    assign proc_232_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.fifo_A_PE_12_2_x254_blk_n);
    assign proc_232_data_PIPO_blk[0] = 1'b0;
    assign proc_232_start_FIFO_blk[0] = 1'b0;
    assign proc_232_TLF_FIFO_blk[0] = 1'b0;
    assign proc_232_input_sync_blk[0] = 1'b0;
    assign proc_232_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_232[0] = dl_detect_out ? proc_dep_vld_vec_232_reg[0] : (proc_232_data_FIFO_blk[0] | proc_232_data_PIPO_blk[0] | proc_232_start_FIFO_blk[0] | proc_232_TLF_FIFO_blk[0] | proc_232_input_sync_blk[0] | proc_232_output_sync_blk[0]);
    assign proc_232_data_FIFO_blk[1] = 1'b0;
    assign proc_232_data_PIPO_blk[1] = 1'b0;
    assign proc_232_start_FIFO_blk[1] = 1'b0;
    assign proc_232_TLF_FIFO_blk[1] = 1'b0;
    assign proc_232_input_sync_blk[1] = 1'b0;
    assign proc_232_output_sync_blk[1] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[1] = dl_detect_out ? proc_dep_vld_vec_232_reg[1] : (proc_232_data_FIFO_blk[1] | proc_232_data_PIPO_blk[1] | proc_232_start_FIFO_blk[1] | proc_232_TLF_FIFO_blk[1] | proc_232_input_sync_blk[1] | proc_232_output_sync_blk[1]);
    assign proc_232_data_FIFO_blk[2] = 1'b0;
    assign proc_232_data_PIPO_blk[2] = 1'b0;
    assign proc_232_start_FIFO_blk[2] = 1'b0;
    assign proc_232_TLF_FIFO_blk[2] = 1'b0;
    assign proc_232_input_sync_blk[2] = 1'b0;
    assign proc_232_output_sync_blk[2] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[2] = dl_detect_out ? proc_dep_vld_vec_232_reg[2] : (proc_232_data_FIFO_blk[2] | proc_232_data_PIPO_blk[2] | proc_232_start_FIFO_blk[2] | proc_232_TLF_FIFO_blk[2] | proc_232_input_sync_blk[2] | proc_232_output_sync_blk[2]);
    assign proc_232_data_FIFO_blk[3] = 1'b0;
    assign proc_232_data_PIPO_blk[3] = 1'b0;
    assign proc_232_start_FIFO_blk[3] = 1'b0;
    assign proc_232_TLF_FIFO_blk[3] = 1'b0;
    assign proc_232_input_sync_blk[3] = 1'b0;
    assign proc_232_output_sync_blk[3] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[3] = dl_detect_out ? proc_dep_vld_vec_232_reg[3] : (proc_232_data_FIFO_blk[3] | proc_232_data_PIPO_blk[3] | proc_232_start_FIFO_blk[3] | proc_232_TLF_FIFO_blk[3] | proc_232_input_sync_blk[3] | proc_232_output_sync_blk[3]);
    assign proc_232_data_FIFO_blk[4] = 1'b0;
    assign proc_232_data_PIPO_blk[4] = 1'b0;
    assign proc_232_start_FIFO_blk[4] = 1'b0;
    assign proc_232_TLF_FIFO_blk[4] = 1'b0;
    assign proc_232_input_sync_blk[4] = 1'b0;
    assign proc_232_output_sync_blk[4] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[4] = dl_detect_out ? proc_dep_vld_vec_232_reg[4] : (proc_232_data_FIFO_blk[4] | proc_232_data_PIPO_blk[4] | proc_232_start_FIFO_blk[4] | proc_232_TLF_FIFO_blk[4] | proc_232_input_sync_blk[4] | proc_232_output_sync_blk[4]);
    assign proc_232_data_FIFO_blk[5] = 1'b0;
    assign proc_232_data_PIPO_blk[5] = 1'b0;
    assign proc_232_start_FIFO_blk[5] = 1'b0;
    assign proc_232_TLF_FIFO_blk[5] = 1'b0;
    assign proc_232_input_sync_blk[5] = 1'b0;
    assign proc_232_output_sync_blk[5] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[5] = dl_detect_out ? proc_dep_vld_vec_232_reg[5] : (proc_232_data_FIFO_blk[5] | proc_232_data_PIPO_blk[5] | proc_232_start_FIFO_blk[5] | proc_232_TLF_FIFO_blk[5] | proc_232_input_sync_blk[5] | proc_232_output_sync_blk[5]);
    assign proc_232_data_FIFO_blk[6] = 1'b0;
    assign proc_232_data_PIPO_blk[6] = 1'b0;
    assign proc_232_start_FIFO_blk[6] = 1'b0;
    assign proc_232_TLF_FIFO_blk[6] = 1'b0;
    assign proc_232_input_sync_blk[6] = 1'b0;
    assign proc_232_output_sync_blk[6] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[6] = dl_detect_out ? proc_dep_vld_vec_232_reg[6] : (proc_232_data_FIFO_blk[6] | proc_232_data_PIPO_blk[6] | proc_232_start_FIFO_blk[6] | proc_232_TLF_FIFO_blk[6] | proc_232_input_sync_blk[6] | proc_232_output_sync_blk[6]);
    assign proc_232_data_FIFO_blk[7] = 1'b0;
    assign proc_232_data_PIPO_blk[7] = 1'b0;
    assign proc_232_start_FIFO_blk[7] = 1'b0;
    assign proc_232_TLF_FIFO_blk[7] = 1'b0;
    assign proc_232_input_sync_blk[7] = 1'b0;
    assign proc_232_output_sync_blk[7] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[7] = dl_detect_out ? proc_dep_vld_vec_232_reg[7] : (proc_232_data_FIFO_blk[7] | proc_232_data_PIPO_blk[7] | proc_232_start_FIFO_blk[7] | proc_232_TLF_FIFO_blk[7] | proc_232_input_sync_blk[7] | proc_232_output_sync_blk[7]);
    assign proc_232_data_FIFO_blk[8] = 1'b0;
    assign proc_232_data_PIPO_blk[8] = 1'b0;
    assign proc_232_start_FIFO_blk[8] = 1'b0;
    assign proc_232_TLF_FIFO_blk[8] = 1'b0;
    assign proc_232_input_sync_blk[8] = 1'b0;
    assign proc_232_output_sync_blk[8] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[8] = dl_detect_out ? proc_dep_vld_vec_232_reg[8] : (proc_232_data_FIFO_blk[8] | proc_232_data_PIPO_blk[8] | proc_232_start_FIFO_blk[8] | proc_232_TLF_FIFO_blk[8] | proc_232_input_sync_blk[8] | proc_232_output_sync_blk[8]);
    assign proc_232_data_FIFO_blk[9] = 1'b0;
    assign proc_232_data_PIPO_blk[9] = 1'b0;
    assign proc_232_start_FIFO_blk[9] = 1'b0;
    assign proc_232_TLF_FIFO_blk[9] = 1'b0;
    assign proc_232_input_sync_blk[9] = 1'b0;
    assign proc_232_output_sync_blk[9] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[9] = dl_detect_out ? proc_dep_vld_vec_232_reg[9] : (proc_232_data_FIFO_blk[9] | proc_232_data_PIPO_blk[9] | proc_232_start_FIFO_blk[9] | proc_232_TLF_FIFO_blk[9] | proc_232_input_sync_blk[9] | proc_232_output_sync_blk[9]);
    assign proc_232_data_FIFO_blk[10] = 1'b0;
    assign proc_232_data_PIPO_blk[10] = 1'b0;
    assign proc_232_start_FIFO_blk[10] = 1'b0;
    assign proc_232_TLF_FIFO_blk[10] = 1'b0;
    assign proc_232_input_sync_blk[10] = 1'b0;
    assign proc_232_output_sync_blk[10] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[10] = dl_detect_out ? proc_dep_vld_vec_232_reg[10] : (proc_232_data_FIFO_blk[10] | proc_232_data_PIPO_blk[10] | proc_232_start_FIFO_blk[10] | proc_232_TLF_FIFO_blk[10] | proc_232_input_sync_blk[10] | proc_232_output_sync_blk[10]);
    assign proc_232_data_FIFO_blk[11] = 1'b0;
    assign proc_232_data_PIPO_blk[11] = 1'b0;
    assign proc_232_start_FIFO_blk[11] = 1'b0;
    assign proc_232_TLF_FIFO_blk[11] = 1'b0;
    assign proc_232_input_sync_blk[11] = 1'b0;
    assign proc_232_output_sync_blk[11] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[11] = dl_detect_out ? proc_dep_vld_vec_232_reg[11] : (proc_232_data_FIFO_blk[11] | proc_232_data_PIPO_blk[11] | proc_232_start_FIFO_blk[11] | proc_232_TLF_FIFO_blk[11] | proc_232_input_sync_blk[11] | proc_232_output_sync_blk[11]);
    assign proc_232_data_FIFO_blk[12] = 1'b0;
    assign proc_232_data_PIPO_blk[12] = 1'b0;
    assign proc_232_start_FIFO_blk[12] = 1'b0;
    assign proc_232_TLF_FIFO_blk[12] = 1'b0;
    assign proc_232_input_sync_blk[12] = 1'b0;
    assign proc_232_output_sync_blk[12] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[12] = dl_detect_out ? proc_dep_vld_vec_232_reg[12] : (proc_232_data_FIFO_blk[12] | proc_232_data_PIPO_blk[12] | proc_232_start_FIFO_blk[12] | proc_232_TLF_FIFO_blk[12] | proc_232_input_sync_blk[12] | proc_232_output_sync_blk[12]);
    assign proc_232_data_FIFO_blk[13] = 1'b0;
    assign proc_232_data_PIPO_blk[13] = 1'b0;
    assign proc_232_start_FIFO_blk[13] = 1'b0;
    assign proc_232_TLF_FIFO_blk[13] = 1'b0;
    assign proc_232_input_sync_blk[13] = 1'b0;
    assign proc_232_output_sync_blk[13] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[13] = dl_detect_out ? proc_dep_vld_vec_232_reg[13] : (proc_232_data_FIFO_blk[13] | proc_232_data_PIPO_blk[13] | proc_232_start_FIFO_blk[13] | proc_232_TLF_FIFO_blk[13] | proc_232_input_sync_blk[13] | proc_232_output_sync_blk[13]);
    assign proc_232_data_FIFO_blk[14] = 1'b0;
    assign proc_232_data_PIPO_blk[14] = 1'b0;
    assign proc_232_start_FIFO_blk[14] = 1'b0;
    assign proc_232_TLF_FIFO_blk[14] = 1'b0;
    assign proc_232_input_sync_blk[14] = 1'b0;
    assign proc_232_output_sync_blk[14] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[14] = dl_detect_out ? proc_dep_vld_vec_232_reg[14] : (proc_232_data_FIFO_blk[14] | proc_232_data_PIPO_blk[14] | proc_232_start_FIFO_blk[14] | proc_232_TLF_FIFO_blk[14] | proc_232_input_sync_blk[14] | proc_232_output_sync_blk[14]);
    assign proc_232_data_FIFO_blk[15] = 1'b0;
    assign proc_232_data_PIPO_blk[15] = 1'b0;
    assign proc_232_start_FIFO_blk[15] = 1'b0;
    assign proc_232_TLF_FIFO_blk[15] = 1'b0;
    assign proc_232_input_sync_blk[15] = 1'b0;
    assign proc_232_output_sync_blk[15] = 1'b0 | (ap_done_reg_44 & grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_232[15] = dl_detect_out ? proc_dep_vld_vec_232_reg[15] : (proc_232_data_FIFO_blk[15] | proc_232_data_PIPO_blk[15] | proc_232_start_FIFO_blk[15] | proc_232_TLF_FIFO_blk[15] | proc_232_input_sync_blk[15] | proc_232_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_232_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_232_reg <= proc_dep_vld_vec_232;
        end
    end
    assign in_chan_dep_vld_vec_232[0] = dep_chan_vld_219_232;
    assign in_chan_dep_data_vec_232[263 : 0] = dep_chan_data_219_232;
    assign token_in_vec_232[0] = token_219_232;
    assign in_chan_dep_vld_vec_232[1] = dep_chan_vld_220_232;
    assign in_chan_dep_data_vec_232[527 : 264] = dep_chan_data_220_232;
    assign token_in_vec_232[1] = token_220_232;
    assign in_chan_dep_vld_vec_232[2] = dep_chan_vld_221_232;
    assign in_chan_dep_data_vec_232[791 : 528] = dep_chan_data_221_232;
    assign token_in_vec_232[2] = token_221_232;
    assign in_chan_dep_vld_vec_232[3] = dep_chan_vld_222_232;
    assign in_chan_dep_data_vec_232[1055 : 792] = dep_chan_data_222_232;
    assign token_in_vec_232[3] = token_222_232;
    assign in_chan_dep_vld_vec_232[4] = dep_chan_vld_223_232;
    assign in_chan_dep_data_vec_232[1319 : 1056] = dep_chan_data_223_232;
    assign token_in_vec_232[4] = token_223_232;
    assign in_chan_dep_vld_vec_232[5] = dep_chan_vld_224_232;
    assign in_chan_dep_data_vec_232[1583 : 1320] = dep_chan_data_224_232;
    assign token_in_vec_232[5] = token_224_232;
    assign in_chan_dep_vld_vec_232[6] = dep_chan_vld_225_232;
    assign in_chan_dep_data_vec_232[1847 : 1584] = dep_chan_data_225_232;
    assign token_in_vec_232[6] = token_225_232;
    assign in_chan_dep_vld_vec_232[7] = dep_chan_vld_226_232;
    assign in_chan_dep_data_vec_232[2111 : 1848] = dep_chan_data_226_232;
    assign token_in_vec_232[7] = token_226_232;
    assign in_chan_dep_vld_vec_232[8] = dep_chan_vld_227_232;
    assign in_chan_dep_data_vec_232[2375 : 2112] = dep_chan_data_227_232;
    assign token_in_vec_232[8] = token_227_232;
    assign in_chan_dep_vld_vec_232[9] = dep_chan_vld_228_232;
    assign in_chan_dep_data_vec_232[2639 : 2376] = dep_chan_data_228_232;
    assign token_in_vec_232[9] = token_228_232;
    assign in_chan_dep_vld_vec_232[10] = dep_chan_vld_229_232;
    assign in_chan_dep_data_vec_232[2903 : 2640] = dep_chan_data_229_232;
    assign token_in_vec_232[10] = token_229_232;
    assign in_chan_dep_vld_vec_232[11] = dep_chan_vld_230_232;
    assign in_chan_dep_data_vec_232[3167 : 2904] = dep_chan_data_230_232;
    assign token_in_vec_232[11] = token_230_232;
    assign in_chan_dep_vld_vec_232[12] = dep_chan_vld_231_232;
    assign in_chan_dep_data_vec_232[3431 : 3168] = dep_chan_data_231_232;
    assign token_in_vec_232[12] = token_231_232;
    assign in_chan_dep_vld_vec_232[13] = dep_chan_vld_233_232;
    assign in_chan_dep_data_vec_232[3695 : 3432] = dep_chan_data_233_232;
    assign token_in_vec_232[13] = token_233_232;
    assign in_chan_dep_vld_vec_232[14] = dep_chan_vld_234_232;
    assign in_chan_dep_data_vec_232[3959 : 3696] = dep_chan_data_234_232;
    assign token_in_vec_232[14] = token_234_232;
    assign in_chan_dep_vld_vec_232[15] = dep_chan_vld_263_232;
    assign in_chan_dep_data_vec_232[4223 : 3960] = dep_chan_data_263_232;
    assign token_in_vec_232[15] = token_263_232;
    assign dep_chan_vld_232_219 = out_chan_dep_vld_vec_232[0];
    assign dep_chan_data_232_219 = out_chan_dep_data_232;
    assign token_232_219 = token_out_vec_232[0];
    assign dep_chan_vld_232_220 = out_chan_dep_vld_vec_232[1];
    assign dep_chan_data_232_220 = out_chan_dep_data_232;
    assign token_232_220 = token_out_vec_232[1];
    assign dep_chan_vld_232_221 = out_chan_dep_vld_vec_232[2];
    assign dep_chan_data_232_221 = out_chan_dep_data_232;
    assign token_232_221 = token_out_vec_232[2];
    assign dep_chan_vld_232_222 = out_chan_dep_vld_vec_232[3];
    assign dep_chan_data_232_222 = out_chan_dep_data_232;
    assign token_232_222 = token_out_vec_232[3];
    assign dep_chan_vld_232_223 = out_chan_dep_vld_vec_232[4];
    assign dep_chan_data_232_223 = out_chan_dep_data_232;
    assign token_232_223 = token_out_vec_232[4];
    assign dep_chan_vld_232_224 = out_chan_dep_vld_vec_232[5];
    assign dep_chan_data_232_224 = out_chan_dep_data_232;
    assign token_232_224 = token_out_vec_232[5];
    assign dep_chan_vld_232_225 = out_chan_dep_vld_vec_232[6];
    assign dep_chan_data_232_225 = out_chan_dep_data_232;
    assign token_232_225 = token_out_vec_232[6];
    assign dep_chan_vld_232_226 = out_chan_dep_vld_vec_232[7];
    assign dep_chan_data_232_226 = out_chan_dep_data_232;
    assign token_232_226 = token_out_vec_232[7];
    assign dep_chan_vld_232_227 = out_chan_dep_vld_vec_232[8];
    assign dep_chan_data_232_227 = out_chan_dep_data_232;
    assign token_232_227 = token_out_vec_232[8];
    assign dep_chan_vld_232_228 = out_chan_dep_vld_vec_232[9];
    assign dep_chan_data_232_228 = out_chan_dep_data_232;
    assign token_232_228 = token_out_vec_232[9];
    assign dep_chan_vld_232_229 = out_chan_dep_vld_vec_232[10];
    assign dep_chan_data_232_229 = out_chan_dep_data_232;
    assign token_232_229 = token_out_vec_232[10];
    assign dep_chan_vld_232_230 = out_chan_dep_vld_vec_232[11];
    assign dep_chan_data_232_230 = out_chan_dep_data_232;
    assign token_232_230 = token_out_vec_232[11];
    assign dep_chan_vld_232_231 = out_chan_dep_vld_vec_232[12];
    assign dep_chan_data_232_231 = out_chan_dep_data_232;
    assign token_232_231 = token_out_vec_232[12];
    assign dep_chan_vld_232_233 = out_chan_dep_vld_vec_232[13];
    assign dep_chan_data_232_233 = out_chan_dep_data_232;
    assign token_232_233 = token_out_vec_232[13];
    assign dep_chan_vld_232_234 = out_chan_dep_vld_vec_232[14];
    assign dep_chan_data_232_234 = out_chan_dep_data_232;
    assign token_232_234 = token_out_vec_232[14];
    assign dep_chan_vld_232_263 = out_chan_dep_vld_vec_232[15];
    assign dep_chan_data_232_263 = out_chan_dep_data_232;
    assign token_232_263 = token_out_vec_232[15];

    // Process: grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 233, 16, 16) top_hls_deadlock_detect_unit_233 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_233),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_233),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_233),
        .token_in_vec(token_in_vec_233),
        .dl_detect_in(dl_detect_out),
        .origin(origin[233]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_233),
        .out_chan_dep_data(out_chan_dep_data_233),
        .token_out_vec(token_out_vec_233),
        .dl_detect_out(dl_in_vec[233]));

    assign proc_233_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.fifo_B_PE_13_0_x268_blk_n);
    assign proc_233_data_PIPO_blk[0] = 1'b0;
    assign proc_233_start_FIFO_blk[0] = 1'b0;
    assign proc_233_TLF_FIFO_blk[0] = 1'b0;
    assign proc_233_input_sync_blk[0] = 1'b0;
    assign proc_233_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_233[0] = dl_detect_out ? proc_dep_vld_vec_233_reg[0] : (proc_233_data_FIFO_blk[0] | proc_233_data_PIPO_blk[0] | proc_233_start_FIFO_blk[0] | proc_233_TLF_FIFO_blk[0] | proc_233_input_sync_blk[0] | proc_233_output_sync_blk[0]);
    assign proc_233_data_FIFO_blk[1] = 1'b0;
    assign proc_233_data_PIPO_blk[1] = 1'b0;
    assign proc_233_start_FIFO_blk[1] = 1'b0;
    assign proc_233_TLF_FIFO_blk[1] = 1'b0;
    assign proc_233_input_sync_blk[1] = 1'b0;
    assign proc_233_output_sync_blk[1] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[1] = dl_detect_out ? proc_dep_vld_vec_233_reg[1] : (proc_233_data_FIFO_blk[1] | proc_233_data_PIPO_blk[1] | proc_233_start_FIFO_blk[1] | proc_233_TLF_FIFO_blk[1] | proc_233_input_sync_blk[1] | proc_233_output_sync_blk[1]);
    assign proc_233_data_FIFO_blk[2] = 1'b0;
    assign proc_233_data_PIPO_blk[2] = 1'b0;
    assign proc_233_start_FIFO_blk[2] = 1'b0;
    assign proc_233_TLF_FIFO_blk[2] = 1'b0;
    assign proc_233_input_sync_blk[2] = 1'b0;
    assign proc_233_output_sync_blk[2] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[2] = dl_detect_out ? proc_dep_vld_vec_233_reg[2] : (proc_233_data_FIFO_blk[2] | proc_233_data_PIPO_blk[2] | proc_233_start_FIFO_blk[2] | proc_233_TLF_FIFO_blk[2] | proc_233_input_sync_blk[2] | proc_233_output_sync_blk[2]);
    assign proc_233_data_FIFO_blk[3] = 1'b0;
    assign proc_233_data_PIPO_blk[3] = 1'b0;
    assign proc_233_start_FIFO_blk[3] = 1'b0;
    assign proc_233_TLF_FIFO_blk[3] = 1'b0;
    assign proc_233_input_sync_blk[3] = 1'b0;
    assign proc_233_output_sync_blk[3] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[3] = dl_detect_out ? proc_dep_vld_vec_233_reg[3] : (proc_233_data_FIFO_blk[3] | proc_233_data_PIPO_blk[3] | proc_233_start_FIFO_blk[3] | proc_233_TLF_FIFO_blk[3] | proc_233_input_sync_blk[3] | proc_233_output_sync_blk[3]);
    assign proc_233_data_FIFO_blk[4] = 1'b0;
    assign proc_233_data_PIPO_blk[4] = 1'b0;
    assign proc_233_start_FIFO_blk[4] = 1'b0;
    assign proc_233_TLF_FIFO_blk[4] = 1'b0;
    assign proc_233_input_sync_blk[4] = 1'b0;
    assign proc_233_output_sync_blk[4] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[4] = dl_detect_out ? proc_dep_vld_vec_233_reg[4] : (proc_233_data_FIFO_blk[4] | proc_233_data_PIPO_blk[4] | proc_233_start_FIFO_blk[4] | proc_233_TLF_FIFO_blk[4] | proc_233_input_sync_blk[4] | proc_233_output_sync_blk[4]);
    assign proc_233_data_FIFO_blk[5] = 1'b0;
    assign proc_233_data_PIPO_blk[5] = 1'b0;
    assign proc_233_start_FIFO_blk[5] = 1'b0;
    assign proc_233_TLF_FIFO_blk[5] = 1'b0;
    assign proc_233_input_sync_blk[5] = 1'b0;
    assign proc_233_output_sync_blk[5] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[5] = dl_detect_out ? proc_dep_vld_vec_233_reg[5] : (proc_233_data_FIFO_blk[5] | proc_233_data_PIPO_blk[5] | proc_233_start_FIFO_blk[5] | proc_233_TLF_FIFO_blk[5] | proc_233_input_sync_blk[5] | proc_233_output_sync_blk[5]);
    assign proc_233_data_FIFO_blk[6] = 1'b0;
    assign proc_233_data_PIPO_blk[6] = 1'b0;
    assign proc_233_start_FIFO_blk[6] = 1'b0;
    assign proc_233_TLF_FIFO_blk[6] = 1'b0;
    assign proc_233_input_sync_blk[6] = 1'b0;
    assign proc_233_output_sync_blk[6] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[6] = dl_detect_out ? proc_dep_vld_vec_233_reg[6] : (proc_233_data_FIFO_blk[6] | proc_233_data_PIPO_blk[6] | proc_233_start_FIFO_blk[6] | proc_233_TLF_FIFO_blk[6] | proc_233_input_sync_blk[6] | proc_233_output_sync_blk[6]);
    assign proc_233_data_FIFO_blk[7] = 1'b0;
    assign proc_233_data_PIPO_blk[7] = 1'b0;
    assign proc_233_start_FIFO_blk[7] = 1'b0;
    assign proc_233_TLF_FIFO_blk[7] = 1'b0;
    assign proc_233_input_sync_blk[7] = 1'b0;
    assign proc_233_output_sync_blk[7] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[7] = dl_detect_out ? proc_dep_vld_vec_233_reg[7] : (proc_233_data_FIFO_blk[7] | proc_233_data_PIPO_blk[7] | proc_233_start_FIFO_blk[7] | proc_233_TLF_FIFO_blk[7] | proc_233_input_sync_blk[7] | proc_233_output_sync_blk[7]);
    assign proc_233_data_FIFO_blk[8] = 1'b0;
    assign proc_233_data_PIPO_blk[8] = 1'b0;
    assign proc_233_start_FIFO_blk[8] = 1'b0;
    assign proc_233_TLF_FIFO_blk[8] = 1'b0;
    assign proc_233_input_sync_blk[8] = 1'b0;
    assign proc_233_output_sync_blk[8] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[8] = dl_detect_out ? proc_dep_vld_vec_233_reg[8] : (proc_233_data_FIFO_blk[8] | proc_233_data_PIPO_blk[8] | proc_233_start_FIFO_blk[8] | proc_233_TLF_FIFO_blk[8] | proc_233_input_sync_blk[8] | proc_233_output_sync_blk[8]);
    assign proc_233_data_FIFO_blk[9] = 1'b0;
    assign proc_233_data_PIPO_blk[9] = 1'b0;
    assign proc_233_start_FIFO_blk[9] = 1'b0;
    assign proc_233_TLF_FIFO_blk[9] = 1'b0;
    assign proc_233_input_sync_blk[9] = 1'b0;
    assign proc_233_output_sync_blk[9] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[9] = dl_detect_out ? proc_dep_vld_vec_233_reg[9] : (proc_233_data_FIFO_blk[9] | proc_233_data_PIPO_blk[9] | proc_233_start_FIFO_blk[9] | proc_233_TLF_FIFO_blk[9] | proc_233_input_sync_blk[9] | proc_233_output_sync_blk[9]);
    assign proc_233_data_FIFO_blk[10] = 1'b0;
    assign proc_233_data_PIPO_blk[10] = 1'b0;
    assign proc_233_start_FIFO_blk[10] = 1'b0;
    assign proc_233_TLF_FIFO_blk[10] = 1'b0;
    assign proc_233_input_sync_blk[10] = 1'b0;
    assign proc_233_output_sync_blk[10] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[10] = dl_detect_out ? proc_dep_vld_vec_233_reg[10] : (proc_233_data_FIFO_blk[10] | proc_233_data_PIPO_blk[10] | proc_233_start_FIFO_blk[10] | proc_233_TLF_FIFO_blk[10] | proc_233_input_sync_blk[10] | proc_233_output_sync_blk[10]);
    assign proc_233_data_FIFO_blk[11] = 1'b0;
    assign proc_233_data_PIPO_blk[11] = 1'b0;
    assign proc_233_start_FIFO_blk[11] = 1'b0;
    assign proc_233_TLF_FIFO_blk[11] = 1'b0;
    assign proc_233_input_sync_blk[11] = 1'b0;
    assign proc_233_output_sync_blk[11] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[11] = dl_detect_out ? proc_dep_vld_vec_233_reg[11] : (proc_233_data_FIFO_blk[11] | proc_233_data_PIPO_blk[11] | proc_233_start_FIFO_blk[11] | proc_233_TLF_FIFO_blk[11] | proc_233_input_sync_blk[11] | proc_233_output_sync_blk[11]);
    assign proc_233_data_FIFO_blk[12] = 1'b0;
    assign proc_233_data_PIPO_blk[12] = 1'b0;
    assign proc_233_start_FIFO_blk[12] = 1'b0;
    assign proc_233_TLF_FIFO_blk[12] = 1'b0;
    assign proc_233_input_sync_blk[12] = 1'b0;
    assign proc_233_output_sync_blk[12] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[12] = dl_detect_out ? proc_dep_vld_vec_233_reg[12] : (proc_233_data_FIFO_blk[12] | proc_233_data_PIPO_blk[12] | proc_233_start_FIFO_blk[12] | proc_233_TLF_FIFO_blk[12] | proc_233_input_sync_blk[12] | proc_233_output_sync_blk[12]);
    assign proc_233_data_FIFO_blk[13] = 1'b0;
    assign proc_233_data_PIPO_blk[13] = 1'b0;
    assign proc_233_start_FIFO_blk[13] = 1'b0;
    assign proc_233_TLF_FIFO_blk[13] = 1'b0;
    assign proc_233_input_sync_blk[13] = 1'b0;
    assign proc_233_output_sync_blk[13] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[13] = dl_detect_out ? proc_dep_vld_vec_233_reg[13] : (proc_233_data_FIFO_blk[13] | proc_233_data_PIPO_blk[13] | proc_233_start_FIFO_blk[13] | proc_233_TLF_FIFO_blk[13] | proc_233_input_sync_blk[13] | proc_233_output_sync_blk[13]);
    assign proc_233_data_FIFO_blk[14] = 1'b0;
    assign proc_233_data_PIPO_blk[14] = 1'b0;
    assign proc_233_start_FIFO_blk[14] = 1'b0;
    assign proc_233_TLF_FIFO_blk[14] = 1'b0;
    assign proc_233_input_sync_blk[14] = 1'b0;
    assign proc_233_output_sync_blk[14] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[14] = dl_detect_out ? proc_dep_vld_vec_233_reg[14] : (proc_233_data_FIFO_blk[14] | proc_233_data_PIPO_blk[14] | proc_233_start_FIFO_blk[14] | proc_233_TLF_FIFO_blk[14] | proc_233_input_sync_blk[14] | proc_233_output_sync_blk[14]);
    assign proc_233_data_FIFO_blk[15] = 1'b0;
    assign proc_233_data_PIPO_blk[15] = 1'b0;
    assign proc_233_start_FIFO_blk[15] = 1'b0;
    assign proc_233_TLF_FIFO_blk[15] = 1'b0;
    assign proc_233_input_sync_blk[15] = 1'b0;
    assign proc_233_output_sync_blk[15] = 1'b0 | (ap_done_reg_45 & grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_233[15] = dl_detect_out ? proc_dep_vld_vec_233_reg[15] : (proc_233_data_FIFO_blk[15] | proc_233_data_PIPO_blk[15] | proc_233_start_FIFO_blk[15] | proc_233_TLF_FIFO_blk[15] | proc_233_input_sync_blk[15] | proc_233_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_233_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_233_reg <= proc_dep_vld_vec_233;
        end
    end
    assign in_chan_dep_vld_vec_233[0] = dep_chan_vld_218_233;
    assign in_chan_dep_data_vec_233[263 : 0] = dep_chan_data_218_233;
    assign token_in_vec_233[0] = token_218_233;
    assign in_chan_dep_vld_vec_233[1] = dep_chan_vld_220_233;
    assign in_chan_dep_data_vec_233[527 : 264] = dep_chan_data_220_233;
    assign token_in_vec_233[1] = token_220_233;
    assign in_chan_dep_vld_vec_233[2] = dep_chan_vld_221_233;
    assign in_chan_dep_data_vec_233[791 : 528] = dep_chan_data_221_233;
    assign token_in_vec_233[2] = token_221_233;
    assign in_chan_dep_vld_vec_233[3] = dep_chan_vld_222_233;
    assign in_chan_dep_data_vec_233[1055 : 792] = dep_chan_data_222_233;
    assign token_in_vec_233[3] = token_222_233;
    assign in_chan_dep_vld_vec_233[4] = dep_chan_vld_223_233;
    assign in_chan_dep_data_vec_233[1319 : 1056] = dep_chan_data_223_233;
    assign token_in_vec_233[4] = token_223_233;
    assign in_chan_dep_vld_vec_233[5] = dep_chan_vld_224_233;
    assign in_chan_dep_data_vec_233[1583 : 1320] = dep_chan_data_224_233;
    assign token_in_vec_233[5] = token_224_233;
    assign in_chan_dep_vld_vec_233[6] = dep_chan_vld_225_233;
    assign in_chan_dep_data_vec_233[1847 : 1584] = dep_chan_data_225_233;
    assign token_in_vec_233[6] = token_225_233;
    assign in_chan_dep_vld_vec_233[7] = dep_chan_vld_226_233;
    assign in_chan_dep_data_vec_233[2111 : 1848] = dep_chan_data_226_233;
    assign token_in_vec_233[7] = token_226_233;
    assign in_chan_dep_vld_vec_233[8] = dep_chan_vld_227_233;
    assign in_chan_dep_data_vec_233[2375 : 2112] = dep_chan_data_227_233;
    assign token_in_vec_233[8] = token_227_233;
    assign in_chan_dep_vld_vec_233[9] = dep_chan_vld_228_233;
    assign in_chan_dep_data_vec_233[2639 : 2376] = dep_chan_data_228_233;
    assign token_in_vec_233[9] = token_228_233;
    assign in_chan_dep_vld_vec_233[10] = dep_chan_vld_229_233;
    assign in_chan_dep_data_vec_233[2903 : 2640] = dep_chan_data_229_233;
    assign token_in_vec_233[10] = token_229_233;
    assign in_chan_dep_vld_vec_233[11] = dep_chan_vld_230_233;
    assign in_chan_dep_data_vec_233[3167 : 2904] = dep_chan_data_230_233;
    assign token_in_vec_233[11] = token_230_233;
    assign in_chan_dep_vld_vec_233[12] = dep_chan_vld_231_233;
    assign in_chan_dep_data_vec_233[3431 : 3168] = dep_chan_data_231_233;
    assign token_in_vec_233[12] = token_231_233;
    assign in_chan_dep_vld_vec_233[13] = dep_chan_vld_232_233;
    assign in_chan_dep_data_vec_233[3695 : 3432] = dep_chan_data_232_233;
    assign token_in_vec_233[13] = token_232_233;
    assign in_chan_dep_vld_vec_233[14] = dep_chan_vld_234_233;
    assign in_chan_dep_data_vec_233[3959 : 3696] = dep_chan_data_234_233;
    assign token_in_vec_233[14] = token_234_233;
    assign in_chan_dep_vld_vec_233[15] = dep_chan_vld_263_233;
    assign in_chan_dep_data_vec_233[4223 : 3960] = dep_chan_data_263_233;
    assign token_in_vec_233[15] = token_263_233;
    assign dep_chan_vld_233_218 = out_chan_dep_vld_vec_233[0];
    assign dep_chan_data_233_218 = out_chan_dep_data_233;
    assign token_233_218 = token_out_vec_233[0];
    assign dep_chan_vld_233_220 = out_chan_dep_vld_vec_233[1];
    assign dep_chan_data_233_220 = out_chan_dep_data_233;
    assign token_233_220 = token_out_vec_233[1];
    assign dep_chan_vld_233_221 = out_chan_dep_vld_vec_233[2];
    assign dep_chan_data_233_221 = out_chan_dep_data_233;
    assign token_233_221 = token_out_vec_233[2];
    assign dep_chan_vld_233_222 = out_chan_dep_vld_vec_233[3];
    assign dep_chan_data_233_222 = out_chan_dep_data_233;
    assign token_233_222 = token_out_vec_233[3];
    assign dep_chan_vld_233_223 = out_chan_dep_vld_vec_233[4];
    assign dep_chan_data_233_223 = out_chan_dep_data_233;
    assign token_233_223 = token_out_vec_233[4];
    assign dep_chan_vld_233_224 = out_chan_dep_vld_vec_233[5];
    assign dep_chan_data_233_224 = out_chan_dep_data_233;
    assign token_233_224 = token_out_vec_233[5];
    assign dep_chan_vld_233_225 = out_chan_dep_vld_vec_233[6];
    assign dep_chan_data_233_225 = out_chan_dep_data_233;
    assign token_233_225 = token_out_vec_233[6];
    assign dep_chan_vld_233_226 = out_chan_dep_vld_vec_233[7];
    assign dep_chan_data_233_226 = out_chan_dep_data_233;
    assign token_233_226 = token_out_vec_233[7];
    assign dep_chan_vld_233_227 = out_chan_dep_vld_vec_233[8];
    assign dep_chan_data_233_227 = out_chan_dep_data_233;
    assign token_233_227 = token_out_vec_233[8];
    assign dep_chan_vld_233_228 = out_chan_dep_vld_vec_233[9];
    assign dep_chan_data_233_228 = out_chan_dep_data_233;
    assign token_233_228 = token_out_vec_233[9];
    assign dep_chan_vld_233_229 = out_chan_dep_vld_vec_233[10];
    assign dep_chan_data_233_229 = out_chan_dep_data_233;
    assign token_233_229 = token_out_vec_233[10];
    assign dep_chan_vld_233_230 = out_chan_dep_vld_vec_233[11];
    assign dep_chan_data_233_230 = out_chan_dep_data_233;
    assign token_233_230 = token_out_vec_233[11];
    assign dep_chan_vld_233_231 = out_chan_dep_vld_vec_233[12];
    assign dep_chan_data_233_231 = out_chan_dep_data_233;
    assign token_233_231 = token_out_vec_233[12];
    assign dep_chan_vld_233_232 = out_chan_dep_vld_vec_233[13];
    assign dep_chan_data_233_232 = out_chan_dep_data_233;
    assign token_233_232 = token_out_vec_233[13];
    assign dep_chan_vld_233_234 = out_chan_dep_vld_vec_233[14];
    assign dep_chan_data_233_234 = out_chan_dep_data_233;
    assign token_233_234 = token_out_vec_233[14];
    assign dep_chan_vld_233_263 = out_chan_dep_vld_vec_233[15];
    assign dep_chan_data_233_263 = out_chan_dep_data_233;
    assign token_233_263 = token_out_vec_233[15];

    // Process: grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 234, 16, 16) top_hls_deadlock_detect_unit_234 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_234),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_234),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_234),
        .token_in_vec(token_in_vec_234),
        .dl_detect_in(dl_detect_out),
        .origin(origin[234]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_234),
        .out_chan_dep_data(out_chan_dep_data_234),
        .token_out_vec(token_out_vec_234),
        .dl_detect_out(dl_in_vec[234]));

    assign proc_234_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.fifo_B_PE_13_1_x282_blk_n);
    assign proc_234_data_PIPO_blk[0] = 1'b0;
    assign proc_234_start_FIFO_blk[0] = 1'b0;
    assign proc_234_TLF_FIFO_blk[0] = 1'b0;
    assign proc_234_input_sync_blk[0] = 1'b0;
    assign proc_234_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_234[0] = dl_detect_out ? proc_dep_vld_vec_234_reg[0] : (proc_234_data_FIFO_blk[0] | proc_234_data_PIPO_blk[0] | proc_234_start_FIFO_blk[0] | proc_234_TLF_FIFO_blk[0] | proc_234_input_sync_blk[0] | proc_234_output_sync_blk[0]);
    assign proc_234_data_FIFO_blk[1] = 1'b0;
    assign proc_234_data_PIPO_blk[1] = 1'b0;
    assign proc_234_start_FIFO_blk[1] = 1'b0;
    assign proc_234_TLF_FIFO_blk[1] = 1'b0;
    assign proc_234_input_sync_blk[1] = 1'b0;
    assign proc_234_output_sync_blk[1] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[1] = dl_detect_out ? proc_dep_vld_vec_234_reg[1] : (proc_234_data_FIFO_blk[1] | proc_234_data_PIPO_blk[1] | proc_234_start_FIFO_blk[1] | proc_234_TLF_FIFO_blk[1] | proc_234_input_sync_blk[1] | proc_234_output_sync_blk[1]);
    assign proc_234_data_FIFO_blk[2] = 1'b0;
    assign proc_234_data_PIPO_blk[2] = 1'b0;
    assign proc_234_start_FIFO_blk[2] = 1'b0;
    assign proc_234_TLF_FIFO_blk[2] = 1'b0;
    assign proc_234_input_sync_blk[2] = 1'b0;
    assign proc_234_output_sync_blk[2] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[2] = dl_detect_out ? proc_dep_vld_vec_234_reg[2] : (proc_234_data_FIFO_blk[2] | proc_234_data_PIPO_blk[2] | proc_234_start_FIFO_blk[2] | proc_234_TLF_FIFO_blk[2] | proc_234_input_sync_blk[2] | proc_234_output_sync_blk[2]);
    assign proc_234_data_FIFO_blk[3] = 1'b0;
    assign proc_234_data_PIPO_blk[3] = 1'b0;
    assign proc_234_start_FIFO_blk[3] = 1'b0;
    assign proc_234_TLF_FIFO_blk[3] = 1'b0;
    assign proc_234_input_sync_blk[3] = 1'b0;
    assign proc_234_output_sync_blk[3] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[3] = dl_detect_out ? proc_dep_vld_vec_234_reg[3] : (proc_234_data_FIFO_blk[3] | proc_234_data_PIPO_blk[3] | proc_234_start_FIFO_blk[3] | proc_234_TLF_FIFO_blk[3] | proc_234_input_sync_blk[3] | proc_234_output_sync_blk[3]);
    assign proc_234_data_FIFO_blk[4] = 1'b0;
    assign proc_234_data_PIPO_blk[4] = 1'b0;
    assign proc_234_start_FIFO_blk[4] = 1'b0;
    assign proc_234_TLF_FIFO_blk[4] = 1'b0;
    assign proc_234_input_sync_blk[4] = 1'b0;
    assign proc_234_output_sync_blk[4] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[4] = dl_detect_out ? proc_dep_vld_vec_234_reg[4] : (proc_234_data_FIFO_blk[4] | proc_234_data_PIPO_blk[4] | proc_234_start_FIFO_blk[4] | proc_234_TLF_FIFO_blk[4] | proc_234_input_sync_blk[4] | proc_234_output_sync_blk[4]);
    assign proc_234_data_FIFO_blk[5] = 1'b0;
    assign proc_234_data_PIPO_blk[5] = 1'b0;
    assign proc_234_start_FIFO_blk[5] = 1'b0;
    assign proc_234_TLF_FIFO_blk[5] = 1'b0;
    assign proc_234_input_sync_blk[5] = 1'b0;
    assign proc_234_output_sync_blk[5] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[5] = dl_detect_out ? proc_dep_vld_vec_234_reg[5] : (proc_234_data_FIFO_blk[5] | proc_234_data_PIPO_blk[5] | proc_234_start_FIFO_blk[5] | proc_234_TLF_FIFO_blk[5] | proc_234_input_sync_blk[5] | proc_234_output_sync_blk[5]);
    assign proc_234_data_FIFO_blk[6] = 1'b0;
    assign proc_234_data_PIPO_blk[6] = 1'b0;
    assign proc_234_start_FIFO_blk[6] = 1'b0;
    assign proc_234_TLF_FIFO_blk[6] = 1'b0;
    assign proc_234_input_sync_blk[6] = 1'b0;
    assign proc_234_output_sync_blk[6] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[6] = dl_detect_out ? proc_dep_vld_vec_234_reg[6] : (proc_234_data_FIFO_blk[6] | proc_234_data_PIPO_blk[6] | proc_234_start_FIFO_blk[6] | proc_234_TLF_FIFO_blk[6] | proc_234_input_sync_blk[6] | proc_234_output_sync_blk[6]);
    assign proc_234_data_FIFO_blk[7] = 1'b0;
    assign proc_234_data_PIPO_blk[7] = 1'b0;
    assign proc_234_start_FIFO_blk[7] = 1'b0;
    assign proc_234_TLF_FIFO_blk[7] = 1'b0;
    assign proc_234_input_sync_blk[7] = 1'b0;
    assign proc_234_output_sync_blk[7] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[7] = dl_detect_out ? proc_dep_vld_vec_234_reg[7] : (proc_234_data_FIFO_blk[7] | proc_234_data_PIPO_blk[7] | proc_234_start_FIFO_blk[7] | proc_234_TLF_FIFO_blk[7] | proc_234_input_sync_blk[7] | proc_234_output_sync_blk[7]);
    assign proc_234_data_FIFO_blk[8] = 1'b0;
    assign proc_234_data_PIPO_blk[8] = 1'b0;
    assign proc_234_start_FIFO_blk[8] = 1'b0;
    assign proc_234_TLF_FIFO_blk[8] = 1'b0;
    assign proc_234_input_sync_blk[8] = 1'b0;
    assign proc_234_output_sync_blk[8] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[8] = dl_detect_out ? proc_dep_vld_vec_234_reg[8] : (proc_234_data_FIFO_blk[8] | proc_234_data_PIPO_blk[8] | proc_234_start_FIFO_blk[8] | proc_234_TLF_FIFO_blk[8] | proc_234_input_sync_blk[8] | proc_234_output_sync_blk[8]);
    assign proc_234_data_FIFO_blk[9] = 1'b0;
    assign proc_234_data_PIPO_blk[9] = 1'b0;
    assign proc_234_start_FIFO_blk[9] = 1'b0;
    assign proc_234_TLF_FIFO_blk[9] = 1'b0;
    assign proc_234_input_sync_blk[9] = 1'b0;
    assign proc_234_output_sync_blk[9] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[9] = dl_detect_out ? proc_dep_vld_vec_234_reg[9] : (proc_234_data_FIFO_blk[9] | proc_234_data_PIPO_blk[9] | proc_234_start_FIFO_blk[9] | proc_234_TLF_FIFO_blk[9] | proc_234_input_sync_blk[9] | proc_234_output_sync_blk[9]);
    assign proc_234_data_FIFO_blk[10] = 1'b0;
    assign proc_234_data_PIPO_blk[10] = 1'b0;
    assign proc_234_start_FIFO_blk[10] = 1'b0;
    assign proc_234_TLF_FIFO_blk[10] = 1'b0;
    assign proc_234_input_sync_blk[10] = 1'b0;
    assign proc_234_output_sync_blk[10] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[10] = dl_detect_out ? proc_dep_vld_vec_234_reg[10] : (proc_234_data_FIFO_blk[10] | proc_234_data_PIPO_blk[10] | proc_234_start_FIFO_blk[10] | proc_234_TLF_FIFO_blk[10] | proc_234_input_sync_blk[10] | proc_234_output_sync_blk[10]);
    assign proc_234_data_FIFO_blk[11] = 1'b0;
    assign proc_234_data_PIPO_blk[11] = 1'b0;
    assign proc_234_start_FIFO_blk[11] = 1'b0;
    assign proc_234_TLF_FIFO_blk[11] = 1'b0;
    assign proc_234_input_sync_blk[11] = 1'b0;
    assign proc_234_output_sync_blk[11] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[11] = dl_detect_out ? proc_dep_vld_vec_234_reg[11] : (proc_234_data_FIFO_blk[11] | proc_234_data_PIPO_blk[11] | proc_234_start_FIFO_blk[11] | proc_234_TLF_FIFO_blk[11] | proc_234_input_sync_blk[11] | proc_234_output_sync_blk[11]);
    assign proc_234_data_FIFO_blk[12] = 1'b0;
    assign proc_234_data_PIPO_blk[12] = 1'b0;
    assign proc_234_start_FIFO_blk[12] = 1'b0;
    assign proc_234_TLF_FIFO_blk[12] = 1'b0;
    assign proc_234_input_sync_blk[12] = 1'b0;
    assign proc_234_output_sync_blk[12] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[12] = dl_detect_out ? proc_dep_vld_vec_234_reg[12] : (proc_234_data_FIFO_blk[12] | proc_234_data_PIPO_blk[12] | proc_234_start_FIFO_blk[12] | proc_234_TLF_FIFO_blk[12] | proc_234_input_sync_blk[12] | proc_234_output_sync_blk[12]);
    assign proc_234_data_FIFO_blk[13] = 1'b0;
    assign proc_234_data_PIPO_blk[13] = 1'b0;
    assign proc_234_start_FIFO_blk[13] = 1'b0;
    assign proc_234_TLF_FIFO_blk[13] = 1'b0;
    assign proc_234_input_sync_blk[13] = 1'b0;
    assign proc_234_output_sync_blk[13] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[13] = dl_detect_out ? proc_dep_vld_vec_234_reg[13] : (proc_234_data_FIFO_blk[13] | proc_234_data_PIPO_blk[13] | proc_234_start_FIFO_blk[13] | proc_234_TLF_FIFO_blk[13] | proc_234_input_sync_blk[13] | proc_234_output_sync_blk[13]);
    assign proc_234_data_FIFO_blk[14] = 1'b0;
    assign proc_234_data_PIPO_blk[14] = 1'b0;
    assign proc_234_start_FIFO_blk[14] = 1'b0;
    assign proc_234_TLF_FIFO_blk[14] = 1'b0;
    assign proc_234_input_sync_blk[14] = 1'b0;
    assign proc_234_output_sync_blk[14] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[14] = dl_detect_out ? proc_dep_vld_vec_234_reg[14] : (proc_234_data_FIFO_blk[14] | proc_234_data_PIPO_blk[14] | proc_234_start_FIFO_blk[14] | proc_234_TLF_FIFO_blk[14] | proc_234_input_sync_blk[14] | proc_234_output_sync_blk[14]);
    assign proc_234_data_FIFO_blk[15] = 1'b0;
    assign proc_234_data_PIPO_blk[15] = 1'b0;
    assign proc_234_start_FIFO_blk[15] = 1'b0;
    assign proc_234_TLF_FIFO_blk[15] = 1'b0;
    assign proc_234_input_sync_blk[15] = 1'b0;
    assign proc_234_output_sync_blk[15] = 1'b0 | (ap_done_reg_46 & grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done);
    assign proc_dep_vld_vec_234[15] = dl_detect_out ? proc_dep_vld_vec_234_reg[15] : (proc_234_data_FIFO_blk[15] | proc_234_data_PIPO_blk[15] | proc_234_start_FIFO_blk[15] | proc_234_TLF_FIFO_blk[15] | proc_234_input_sync_blk[15] | proc_234_output_sync_blk[15]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_234_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_234_reg <= proc_dep_vld_vec_234;
        end
    end
    assign in_chan_dep_vld_vec_234[0] = dep_chan_vld_219_234;
    assign in_chan_dep_data_vec_234[263 : 0] = dep_chan_data_219_234;
    assign token_in_vec_234[0] = token_219_234;
    assign in_chan_dep_vld_vec_234[1] = dep_chan_vld_220_234;
    assign in_chan_dep_data_vec_234[527 : 264] = dep_chan_data_220_234;
    assign token_in_vec_234[1] = token_220_234;
    assign in_chan_dep_vld_vec_234[2] = dep_chan_vld_221_234;
    assign in_chan_dep_data_vec_234[791 : 528] = dep_chan_data_221_234;
    assign token_in_vec_234[2] = token_221_234;
    assign in_chan_dep_vld_vec_234[3] = dep_chan_vld_222_234;
    assign in_chan_dep_data_vec_234[1055 : 792] = dep_chan_data_222_234;
    assign token_in_vec_234[3] = token_222_234;
    assign in_chan_dep_vld_vec_234[4] = dep_chan_vld_223_234;
    assign in_chan_dep_data_vec_234[1319 : 1056] = dep_chan_data_223_234;
    assign token_in_vec_234[4] = token_223_234;
    assign in_chan_dep_vld_vec_234[5] = dep_chan_vld_224_234;
    assign in_chan_dep_data_vec_234[1583 : 1320] = dep_chan_data_224_234;
    assign token_in_vec_234[5] = token_224_234;
    assign in_chan_dep_vld_vec_234[6] = dep_chan_vld_225_234;
    assign in_chan_dep_data_vec_234[1847 : 1584] = dep_chan_data_225_234;
    assign token_in_vec_234[6] = token_225_234;
    assign in_chan_dep_vld_vec_234[7] = dep_chan_vld_226_234;
    assign in_chan_dep_data_vec_234[2111 : 1848] = dep_chan_data_226_234;
    assign token_in_vec_234[7] = token_226_234;
    assign in_chan_dep_vld_vec_234[8] = dep_chan_vld_227_234;
    assign in_chan_dep_data_vec_234[2375 : 2112] = dep_chan_data_227_234;
    assign token_in_vec_234[8] = token_227_234;
    assign in_chan_dep_vld_vec_234[9] = dep_chan_vld_228_234;
    assign in_chan_dep_data_vec_234[2639 : 2376] = dep_chan_data_228_234;
    assign token_in_vec_234[9] = token_228_234;
    assign in_chan_dep_vld_vec_234[10] = dep_chan_vld_229_234;
    assign in_chan_dep_data_vec_234[2903 : 2640] = dep_chan_data_229_234;
    assign token_in_vec_234[10] = token_229_234;
    assign in_chan_dep_vld_vec_234[11] = dep_chan_vld_230_234;
    assign in_chan_dep_data_vec_234[3167 : 2904] = dep_chan_data_230_234;
    assign token_in_vec_234[11] = token_230_234;
    assign in_chan_dep_vld_vec_234[12] = dep_chan_vld_231_234;
    assign in_chan_dep_data_vec_234[3431 : 3168] = dep_chan_data_231_234;
    assign token_in_vec_234[12] = token_231_234;
    assign in_chan_dep_vld_vec_234[13] = dep_chan_vld_232_234;
    assign in_chan_dep_data_vec_234[3695 : 3432] = dep_chan_data_232_234;
    assign token_in_vec_234[13] = token_232_234;
    assign in_chan_dep_vld_vec_234[14] = dep_chan_vld_233_234;
    assign in_chan_dep_data_vec_234[3959 : 3696] = dep_chan_data_233_234;
    assign token_in_vec_234[14] = token_233_234;
    assign in_chan_dep_vld_vec_234[15] = dep_chan_vld_263_234;
    assign in_chan_dep_data_vec_234[4223 : 3960] = dep_chan_data_263_234;
    assign token_in_vec_234[15] = token_263_234;
    assign dep_chan_vld_234_219 = out_chan_dep_vld_vec_234[0];
    assign dep_chan_data_234_219 = out_chan_dep_data_234;
    assign token_234_219 = token_out_vec_234[0];
    assign dep_chan_vld_234_220 = out_chan_dep_vld_vec_234[1];
    assign dep_chan_data_234_220 = out_chan_dep_data_234;
    assign token_234_220 = token_out_vec_234[1];
    assign dep_chan_vld_234_221 = out_chan_dep_vld_vec_234[2];
    assign dep_chan_data_234_221 = out_chan_dep_data_234;
    assign token_234_221 = token_out_vec_234[2];
    assign dep_chan_vld_234_222 = out_chan_dep_vld_vec_234[3];
    assign dep_chan_data_234_222 = out_chan_dep_data_234;
    assign token_234_222 = token_out_vec_234[3];
    assign dep_chan_vld_234_223 = out_chan_dep_vld_vec_234[4];
    assign dep_chan_data_234_223 = out_chan_dep_data_234;
    assign token_234_223 = token_out_vec_234[4];
    assign dep_chan_vld_234_224 = out_chan_dep_vld_vec_234[5];
    assign dep_chan_data_234_224 = out_chan_dep_data_234;
    assign token_234_224 = token_out_vec_234[5];
    assign dep_chan_vld_234_225 = out_chan_dep_vld_vec_234[6];
    assign dep_chan_data_234_225 = out_chan_dep_data_234;
    assign token_234_225 = token_out_vec_234[6];
    assign dep_chan_vld_234_226 = out_chan_dep_vld_vec_234[7];
    assign dep_chan_data_234_226 = out_chan_dep_data_234;
    assign token_234_226 = token_out_vec_234[7];
    assign dep_chan_vld_234_227 = out_chan_dep_vld_vec_234[8];
    assign dep_chan_data_234_227 = out_chan_dep_data_234;
    assign token_234_227 = token_out_vec_234[8];
    assign dep_chan_vld_234_228 = out_chan_dep_vld_vec_234[9];
    assign dep_chan_data_234_228 = out_chan_dep_data_234;
    assign token_234_228 = token_out_vec_234[9];
    assign dep_chan_vld_234_229 = out_chan_dep_vld_vec_234[10];
    assign dep_chan_data_234_229 = out_chan_dep_data_234;
    assign token_234_229 = token_out_vec_234[10];
    assign dep_chan_vld_234_230 = out_chan_dep_vld_vec_234[11];
    assign dep_chan_data_234_230 = out_chan_dep_data_234;
    assign token_234_230 = token_out_vec_234[11];
    assign dep_chan_vld_234_231 = out_chan_dep_vld_vec_234[12];
    assign dep_chan_data_234_231 = out_chan_dep_data_234;
    assign token_234_231 = token_out_vec_234[12];
    assign dep_chan_vld_234_232 = out_chan_dep_vld_vec_234[13];
    assign dep_chan_data_234_232 = out_chan_dep_data_234;
    assign token_234_232 = token_out_vec_234[13];
    assign dep_chan_vld_234_233 = out_chan_dep_vld_vec_234[14];
    assign dep_chan_data_234_233 = out_chan_dep_data_234;
    assign token_234_233 = token_out_vec_234[14];
    assign dep_chan_vld_234_263 = out_chan_dep_vld_vec_234[15];
    assign dep_chan_data_234_263 = out_chan_dep_data_234;
    assign token_234_263 = token_out_vec_234[15];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 235, 2, 2) top_hls_deadlock_detect_unit_235 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_235),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_235),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_235),
        .token_in_vec(token_in_vec_235),
        .dl_detect_in(dl_detect_out),
        .origin(origin[235]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_235),
        .out_chan_dep_data(out_chan_dep_data_235),
        .token_out_vec(token_out_vec_235),
        .dl_detect_out(dl_in_vec[235]));

    assign proc_235_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_0_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_blk_n);
    assign proc_235_data_PIPO_blk[0] = 1'b0;
    assign proc_235_start_FIFO_blk[0] = 1'b0;
    assign proc_235_TLF_FIFO_blk[0] = 1'b0;
    assign proc_235_input_sync_blk[0] = 1'b0;
    assign proc_235_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_235[0] = dl_detect_out ? proc_dep_vld_vec_235_reg[0] : (proc_235_data_FIFO_blk[0] | proc_235_data_PIPO_blk[0] | proc_235_start_FIFO_blk[0] | proc_235_TLF_FIFO_blk[0] | proc_235_input_sync_blk[0] | proc_235_output_sync_blk[0]);
    assign proc_235_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_0_x2_U0.fifo_C_drain_PE_12_0_x295_blk_n);
    assign proc_235_data_PIPO_blk[1] = 1'b0;
    assign proc_235_start_FIFO_blk[1] = 1'b0;
    assign proc_235_TLF_FIFO_blk[1] = 1'b0;
    assign proc_235_input_sync_blk[1] = 1'b0;
    assign proc_235_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_235[1] = dl_detect_out ? proc_dep_vld_vec_235_reg[1] : (proc_235_data_FIFO_blk[1] | proc_235_data_PIPO_blk[1] | proc_235_start_FIFO_blk[1] | proc_235_TLF_FIFO_blk[1] | proc_235_input_sync_blk[1] | proc_235_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_235_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_235_reg <= proc_dep_vld_vec_235;
        end
    end
    assign in_chan_dep_vld_vec_235[0] = dep_chan_vld_218_235;
    assign in_chan_dep_data_vec_235[263 : 0] = dep_chan_data_218_235;
    assign token_in_vec_235[0] = token_218_235;
    assign in_chan_dep_vld_vec_235[1] = dep_chan_vld_236_235;
    assign in_chan_dep_data_vec_235[527 : 264] = dep_chan_data_236_235;
    assign token_in_vec_235[1] = token_236_235;
    assign dep_chan_vld_235_236 = out_chan_dep_vld_vec_235[0];
    assign dep_chan_data_235_236 = out_chan_dep_data_235;
    assign token_235_236 = token_out_vec_235[0];
    assign dep_chan_vld_235_218 = out_chan_dep_vld_vec_235[1];
    assign dep_chan_data_235_218 = out_chan_dep_data_235;
    assign token_235_218 = token_out_vec_235[1];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_0_x2_U0
    top_hls_deadlock_detect_unit #(264, 236, 3, 3) top_hls_deadlock_detect_unit_236 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_236),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_236),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_236),
        .token_in_vec(token_in_vec_236),
        .dl_detect_in(dl_detect_out),
        .origin(origin[236]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_236),
        .out_chan_dep_data(out_chan_dep_data_236),
        .token_out_vec(token_out_vec_236),
        .dl_detect_out(dl_in_vec[236]));

    assign proc_236_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_0_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_blk_n);
    assign proc_236_data_PIPO_blk[0] = 1'b0;
    assign proc_236_start_FIFO_blk[0] = 1'b0;
    assign proc_236_TLF_FIFO_blk[0] = 1'b0;
    assign proc_236_input_sync_blk[0] = 1'b0;
    assign proc_236_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_236[0] = dl_detect_out ? proc_dep_vld_vec_236_reg[0] : (proc_236_data_FIFO_blk[0] | proc_236_data_PIPO_blk[0] | proc_236_start_FIFO_blk[0] | proc_236_TLF_FIFO_blk[0] | proc_236_input_sync_blk[0] | proc_236_output_sync_blk[0]);
    assign proc_236_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_0_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_blk_n);
    assign proc_236_data_PIPO_blk[1] = 1'b0;
    assign proc_236_start_FIFO_blk[1] = 1'b0;
    assign proc_236_TLF_FIFO_blk[1] = 1'b0;
    assign proc_236_input_sync_blk[1] = 1'b0;
    assign proc_236_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_236[1] = dl_detect_out ? proc_dep_vld_vec_236_reg[1] : (proc_236_data_FIFO_blk[1] | proc_236_data_PIPO_blk[1] | proc_236_start_FIFO_blk[1] | proc_236_TLF_FIFO_blk[1] | proc_236_input_sync_blk[1] | proc_236_output_sync_blk[1]);
    assign proc_236_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_0_x2_U0.fifo_C_drain_PE_11_0_x294_blk_n);
    assign proc_236_data_PIPO_blk[2] = 1'b0;
    assign proc_236_start_FIFO_blk[2] = 1'b0;
    assign proc_236_TLF_FIFO_blk[2] = 1'b0;
    assign proc_236_input_sync_blk[2] = 1'b0;
    assign proc_236_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_236[2] = dl_detect_out ? proc_dep_vld_vec_236_reg[2] : (proc_236_data_FIFO_blk[2] | proc_236_data_PIPO_blk[2] | proc_236_start_FIFO_blk[2] | proc_236_TLF_FIFO_blk[2] | proc_236_input_sync_blk[2] | proc_236_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_236_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_236_reg <= proc_dep_vld_vec_236;
        end
    end
    assign in_chan_dep_vld_vec_236[0] = dep_chan_vld_216_236;
    assign in_chan_dep_data_vec_236[263 : 0] = dep_chan_data_216_236;
    assign token_in_vec_236[0] = token_216_236;
    assign in_chan_dep_vld_vec_236[1] = dep_chan_vld_235_236;
    assign in_chan_dep_data_vec_236[527 : 264] = dep_chan_data_235_236;
    assign token_in_vec_236[1] = token_235_236;
    assign in_chan_dep_vld_vec_236[2] = dep_chan_vld_237_236;
    assign in_chan_dep_data_vec_236[791 : 528] = dep_chan_data_237_236;
    assign token_in_vec_236[2] = token_237_236;
    assign dep_chan_vld_236_235 = out_chan_dep_vld_vec_236[0];
    assign dep_chan_data_236_235 = out_chan_dep_data_236;
    assign token_236_235 = token_out_vec_236[0];
    assign dep_chan_vld_236_237 = out_chan_dep_vld_vec_236[1];
    assign dep_chan_data_236_237 = out_chan_dep_data_236;
    assign token_236_237 = token_out_vec_236[1];
    assign dep_chan_vld_236_216 = out_chan_dep_vld_vec_236[2];
    assign dep_chan_data_236_216 = out_chan_dep_data_236;
    assign token_236_216 = token_out_vec_236[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 237, 3, 3) top_hls_deadlock_detect_unit_237 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_237),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_237),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_237),
        .token_in_vec(token_in_vec_237),
        .dl_detect_in(dl_detect_out),
        .origin(origin[237]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_237),
        .out_chan_dep_data(out_chan_dep_data_237),
        .token_out_vec(token_out_vec_237),
        .dl_detect_out(dl_in_vec[237]));

    assign proc_237_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_1_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_11_x2120_blk_n);
    assign proc_237_data_PIPO_blk[0] = 1'b0;
    assign proc_237_start_FIFO_blk[0] = 1'b0;
    assign proc_237_TLF_FIFO_blk[0] = 1'b0;
    assign proc_237_input_sync_blk[0] = 1'b0;
    assign proc_237_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_237[0] = dl_detect_out ? proc_dep_vld_vec_237_reg[0] : (proc_237_data_FIFO_blk[0] | proc_237_data_PIPO_blk[0] | proc_237_start_FIFO_blk[0] | proc_237_TLF_FIFO_blk[0] | proc_237_input_sync_blk[0] | proc_237_output_sync_blk[0]);
    assign proc_237_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_1_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_blk_n);
    assign proc_237_data_PIPO_blk[1] = 1'b0;
    assign proc_237_start_FIFO_blk[1] = 1'b0;
    assign proc_237_TLF_FIFO_blk[1] = 1'b0;
    assign proc_237_input_sync_blk[1] = 1'b0;
    assign proc_237_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_237[1] = dl_detect_out ? proc_dep_vld_vec_237_reg[1] : (proc_237_data_FIFO_blk[1] | proc_237_data_PIPO_blk[1] | proc_237_start_FIFO_blk[1] | proc_237_TLF_FIFO_blk[1] | proc_237_input_sync_blk[1] | proc_237_output_sync_blk[1]);
    assign proc_237_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_1_x2_U0.fifo_C_drain_PE_10_0_x293_blk_n);
    assign proc_237_data_PIPO_blk[2] = 1'b0;
    assign proc_237_start_FIFO_blk[2] = 1'b0;
    assign proc_237_TLF_FIFO_blk[2] = 1'b0;
    assign proc_237_input_sync_blk[2] = 1'b0;
    assign proc_237_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_237[2] = dl_detect_out ? proc_dep_vld_vec_237_reg[2] : (proc_237_data_FIFO_blk[2] | proc_237_data_PIPO_blk[2] | proc_237_start_FIFO_blk[2] | proc_237_TLF_FIFO_blk[2] | proc_237_input_sync_blk[2] | proc_237_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_237_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_237_reg <= proc_dep_vld_vec_237;
        end
    end
    assign in_chan_dep_vld_vec_237[0] = dep_chan_vld_214_237;
    assign in_chan_dep_data_vec_237[263 : 0] = dep_chan_data_214_237;
    assign token_in_vec_237[0] = token_214_237;
    assign in_chan_dep_vld_vec_237[1] = dep_chan_vld_236_237;
    assign in_chan_dep_data_vec_237[527 : 264] = dep_chan_data_236_237;
    assign token_in_vec_237[1] = token_236_237;
    assign in_chan_dep_vld_vec_237[2] = dep_chan_vld_238_237;
    assign in_chan_dep_data_vec_237[791 : 528] = dep_chan_data_238_237;
    assign token_in_vec_237[2] = token_238_237;
    assign dep_chan_vld_237_236 = out_chan_dep_vld_vec_237[0];
    assign dep_chan_data_237_236 = out_chan_dep_data_237;
    assign token_237_236 = token_out_vec_237[0];
    assign dep_chan_vld_237_238 = out_chan_dep_vld_vec_237[1];
    assign dep_chan_data_237_238 = out_chan_dep_data_237;
    assign token_237_238 = token_out_vec_237[1];
    assign dep_chan_vld_237_214 = out_chan_dep_vld_vec_237[2];
    assign dep_chan_data_237_214 = out_chan_dep_data_237;
    assign token_237_214 = token_out_vec_237[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_2_x2_U0
    top_hls_deadlock_detect_unit #(264, 238, 3, 3) top_hls_deadlock_detect_unit_238 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_238),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_238),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_238),
        .token_in_vec(token_in_vec_238),
        .dl_detect_in(dl_detect_out),
        .origin(origin[238]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_238),
        .out_chan_dep_data(out_chan_dep_data_238),
        .token_out_vec(token_out_vec_238),
        .dl_detect_out(dl_in_vec[238]));

    assign proc_238_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_2_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_10_x2119_blk_n);
    assign proc_238_data_PIPO_blk[0] = 1'b0;
    assign proc_238_start_FIFO_blk[0] = 1'b0;
    assign proc_238_TLF_FIFO_blk[0] = 1'b0;
    assign proc_238_input_sync_blk[0] = 1'b0;
    assign proc_238_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_238[0] = dl_detect_out ? proc_dep_vld_vec_238_reg[0] : (proc_238_data_FIFO_blk[0] | proc_238_data_PIPO_blk[0] | proc_238_start_FIFO_blk[0] | proc_238_TLF_FIFO_blk[0] | proc_238_input_sync_blk[0] | proc_238_output_sync_blk[0]);
    assign proc_238_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_2_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_blk_n);
    assign proc_238_data_PIPO_blk[1] = 1'b0;
    assign proc_238_start_FIFO_blk[1] = 1'b0;
    assign proc_238_TLF_FIFO_blk[1] = 1'b0;
    assign proc_238_input_sync_blk[1] = 1'b0;
    assign proc_238_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_238[1] = dl_detect_out ? proc_dep_vld_vec_238_reg[1] : (proc_238_data_FIFO_blk[1] | proc_238_data_PIPO_blk[1] | proc_238_start_FIFO_blk[1] | proc_238_TLF_FIFO_blk[1] | proc_238_input_sync_blk[1] | proc_238_output_sync_blk[1]);
    assign proc_238_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_2_x2_U0.fifo_C_drain_PE_9_0_x292_blk_n);
    assign proc_238_data_PIPO_blk[2] = 1'b0;
    assign proc_238_start_FIFO_blk[2] = 1'b0;
    assign proc_238_TLF_FIFO_blk[2] = 1'b0;
    assign proc_238_input_sync_blk[2] = 1'b0;
    assign proc_238_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_238[2] = dl_detect_out ? proc_dep_vld_vec_238_reg[2] : (proc_238_data_FIFO_blk[2] | proc_238_data_PIPO_blk[2] | proc_238_start_FIFO_blk[2] | proc_238_TLF_FIFO_blk[2] | proc_238_input_sync_blk[2] | proc_238_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_238_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_238_reg <= proc_dep_vld_vec_238;
        end
    end
    assign in_chan_dep_vld_vec_238[0] = dep_chan_vld_212_238;
    assign in_chan_dep_data_vec_238[263 : 0] = dep_chan_data_212_238;
    assign token_in_vec_238[0] = token_212_238;
    assign in_chan_dep_vld_vec_238[1] = dep_chan_vld_237_238;
    assign in_chan_dep_data_vec_238[527 : 264] = dep_chan_data_237_238;
    assign token_in_vec_238[1] = token_237_238;
    assign in_chan_dep_vld_vec_238[2] = dep_chan_vld_239_238;
    assign in_chan_dep_data_vec_238[791 : 528] = dep_chan_data_239_238;
    assign token_in_vec_238[2] = token_239_238;
    assign dep_chan_vld_238_237 = out_chan_dep_vld_vec_238[0];
    assign dep_chan_data_238_237 = out_chan_dep_data_238;
    assign token_238_237 = token_out_vec_238[0];
    assign dep_chan_vld_238_239 = out_chan_dep_vld_vec_238[1];
    assign dep_chan_data_238_239 = out_chan_dep_data_238;
    assign token_238_239 = token_out_vec_238[1];
    assign dep_chan_vld_238_212 = out_chan_dep_vld_vec_238[2];
    assign dep_chan_data_238_212 = out_chan_dep_data_238;
    assign token_238_212 = token_out_vec_238[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_3_x2_U0
    top_hls_deadlock_detect_unit #(264, 239, 3, 3) top_hls_deadlock_detect_unit_239 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_239),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_239),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_239),
        .token_in_vec(token_in_vec_239),
        .dl_detect_in(dl_detect_out),
        .origin(origin[239]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_239),
        .out_chan_dep_data(out_chan_dep_data_239),
        .token_out_vec(token_out_vec_239),
        .dl_detect_out(dl_in_vec[239]));

    assign proc_239_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_3_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_9_x2118_blk_n);
    assign proc_239_data_PIPO_blk[0] = 1'b0;
    assign proc_239_start_FIFO_blk[0] = 1'b0;
    assign proc_239_TLF_FIFO_blk[0] = 1'b0;
    assign proc_239_input_sync_blk[0] = 1'b0;
    assign proc_239_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_239[0] = dl_detect_out ? proc_dep_vld_vec_239_reg[0] : (proc_239_data_FIFO_blk[0] | proc_239_data_PIPO_blk[0] | proc_239_start_FIFO_blk[0] | proc_239_TLF_FIFO_blk[0] | proc_239_input_sync_blk[0] | proc_239_output_sync_blk[0]);
    assign proc_239_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_3_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_blk_n);
    assign proc_239_data_PIPO_blk[1] = 1'b0;
    assign proc_239_start_FIFO_blk[1] = 1'b0;
    assign proc_239_TLF_FIFO_blk[1] = 1'b0;
    assign proc_239_input_sync_blk[1] = 1'b0;
    assign proc_239_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_239[1] = dl_detect_out ? proc_dep_vld_vec_239_reg[1] : (proc_239_data_FIFO_blk[1] | proc_239_data_PIPO_blk[1] | proc_239_start_FIFO_blk[1] | proc_239_TLF_FIFO_blk[1] | proc_239_input_sync_blk[1] | proc_239_output_sync_blk[1]);
    assign proc_239_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_3_x2_U0.fifo_C_drain_PE_8_0_x291_blk_n);
    assign proc_239_data_PIPO_blk[2] = 1'b0;
    assign proc_239_start_FIFO_blk[2] = 1'b0;
    assign proc_239_TLF_FIFO_blk[2] = 1'b0;
    assign proc_239_input_sync_blk[2] = 1'b0;
    assign proc_239_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_239[2] = dl_detect_out ? proc_dep_vld_vec_239_reg[2] : (proc_239_data_FIFO_blk[2] | proc_239_data_PIPO_blk[2] | proc_239_start_FIFO_blk[2] | proc_239_TLF_FIFO_blk[2] | proc_239_input_sync_blk[2] | proc_239_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_239_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_239_reg <= proc_dep_vld_vec_239;
        end
    end
    assign in_chan_dep_vld_vec_239[0] = dep_chan_vld_210_239;
    assign in_chan_dep_data_vec_239[263 : 0] = dep_chan_data_210_239;
    assign token_in_vec_239[0] = token_210_239;
    assign in_chan_dep_vld_vec_239[1] = dep_chan_vld_238_239;
    assign in_chan_dep_data_vec_239[527 : 264] = dep_chan_data_238_239;
    assign token_in_vec_239[1] = token_238_239;
    assign in_chan_dep_vld_vec_239[2] = dep_chan_vld_240_239;
    assign in_chan_dep_data_vec_239[791 : 528] = dep_chan_data_240_239;
    assign token_in_vec_239[2] = token_240_239;
    assign dep_chan_vld_239_238 = out_chan_dep_vld_vec_239[0];
    assign dep_chan_data_239_238 = out_chan_dep_data_239;
    assign token_239_238 = token_out_vec_239[0];
    assign dep_chan_vld_239_240 = out_chan_dep_vld_vec_239[1];
    assign dep_chan_data_239_240 = out_chan_dep_data_239;
    assign token_239_240 = token_out_vec_239[1];
    assign dep_chan_vld_239_210 = out_chan_dep_vld_vec_239[2];
    assign dep_chan_data_239_210 = out_chan_dep_data_239;
    assign token_239_210 = token_out_vec_239[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_4_x2_U0
    top_hls_deadlock_detect_unit #(264, 240, 3, 3) top_hls_deadlock_detect_unit_240 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_240),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_240),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_240),
        .token_in_vec(token_in_vec_240),
        .dl_detect_in(dl_detect_out),
        .origin(origin[240]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_240),
        .out_chan_dep_data(out_chan_dep_data_240),
        .token_out_vec(token_out_vec_240),
        .dl_detect_out(dl_in_vec[240]));

    assign proc_240_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_4_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_8_x2117_blk_n);
    assign proc_240_data_PIPO_blk[0] = 1'b0;
    assign proc_240_start_FIFO_blk[0] = 1'b0;
    assign proc_240_TLF_FIFO_blk[0] = 1'b0;
    assign proc_240_input_sync_blk[0] = 1'b0;
    assign proc_240_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_240[0] = dl_detect_out ? proc_dep_vld_vec_240_reg[0] : (proc_240_data_FIFO_blk[0] | proc_240_data_PIPO_blk[0] | proc_240_start_FIFO_blk[0] | proc_240_TLF_FIFO_blk[0] | proc_240_input_sync_blk[0] | proc_240_output_sync_blk[0]);
    assign proc_240_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_4_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_blk_n);
    assign proc_240_data_PIPO_blk[1] = 1'b0;
    assign proc_240_start_FIFO_blk[1] = 1'b0;
    assign proc_240_TLF_FIFO_blk[1] = 1'b0;
    assign proc_240_input_sync_blk[1] = 1'b0;
    assign proc_240_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_240[1] = dl_detect_out ? proc_dep_vld_vec_240_reg[1] : (proc_240_data_FIFO_blk[1] | proc_240_data_PIPO_blk[1] | proc_240_start_FIFO_blk[1] | proc_240_TLF_FIFO_blk[1] | proc_240_input_sync_blk[1] | proc_240_output_sync_blk[1]);
    assign proc_240_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_4_x2_U0.fifo_C_drain_PE_7_0_x290_blk_n);
    assign proc_240_data_PIPO_blk[2] = 1'b0;
    assign proc_240_start_FIFO_blk[2] = 1'b0;
    assign proc_240_TLF_FIFO_blk[2] = 1'b0;
    assign proc_240_input_sync_blk[2] = 1'b0;
    assign proc_240_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_240[2] = dl_detect_out ? proc_dep_vld_vec_240_reg[2] : (proc_240_data_FIFO_blk[2] | proc_240_data_PIPO_blk[2] | proc_240_start_FIFO_blk[2] | proc_240_TLF_FIFO_blk[2] | proc_240_input_sync_blk[2] | proc_240_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_240_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_240_reg <= proc_dep_vld_vec_240;
        end
    end
    assign in_chan_dep_vld_vec_240[0] = dep_chan_vld_208_240;
    assign in_chan_dep_data_vec_240[263 : 0] = dep_chan_data_208_240;
    assign token_in_vec_240[0] = token_208_240;
    assign in_chan_dep_vld_vec_240[1] = dep_chan_vld_239_240;
    assign in_chan_dep_data_vec_240[527 : 264] = dep_chan_data_239_240;
    assign token_in_vec_240[1] = token_239_240;
    assign in_chan_dep_vld_vec_240[2] = dep_chan_vld_241_240;
    assign in_chan_dep_data_vec_240[791 : 528] = dep_chan_data_241_240;
    assign token_in_vec_240[2] = token_241_240;
    assign dep_chan_vld_240_239 = out_chan_dep_vld_vec_240[0];
    assign dep_chan_data_240_239 = out_chan_dep_data_240;
    assign token_240_239 = token_out_vec_240[0];
    assign dep_chan_vld_240_241 = out_chan_dep_vld_vec_240[1];
    assign dep_chan_data_240_241 = out_chan_dep_data_240;
    assign token_240_241 = token_out_vec_240[1];
    assign dep_chan_vld_240_208 = out_chan_dep_vld_vec_240[2];
    assign dep_chan_data_240_208 = out_chan_dep_data_240;
    assign token_240_208 = token_out_vec_240[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_5_x2_U0
    top_hls_deadlock_detect_unit #(264, 241, 3, 3) top_hls_deadlock_detect_unit_241 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_241),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_241),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_241),
        .token_in_vec(token_in_vec_241),
        .dl_detect_in(dl_detect_out),
        .origin(origin[241]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_241),
        .out_chan_dep_data(out_chan_dep_data_241),
        .token_out_vec(token_out_vec_241),
        .dl_detect_out(dl_in_vec[241]));

    assign proc_241_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_5_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_blk_n);
    assign proc_241_data_PIPO_blk[0] = 1'b0;
    assign proc_241_start_FIFO_blk[0] = 1'b0;
    assign proc_241_TLF_FIFO_blk[0] = 1'b0;
    assign proc_241_input_sync_blk[0] = 1'b0;
    assign proc_241_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_241[0] = dl_detect_out ? proc_dep_vld_vec_241_reg[0] : (proc_241_data_FIFO_blk[0] | proc_241_data_PIPO_blk[0] | proc_241_start_FIFO_blk[0] | proc_241_TLF_FIFO_blk[0] | proc_241_input_sync_blk[0] | proc_241_output_sync_blk[0]);
    assign proc_241_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_5_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_blk_n);
    assign proc_241_data_PIPO_blk[1] = 1'b0;
    assign proc_241_start_FIFO_blk[1] = 1'b0;
    assign proc_241_TLF_FIFO_blk[1] = 1'b0;
    assign proc_241_input_sync_blk[1] = 1'b0;
    assign proc_241_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_241[1] = dl_detect_out ? proc_dep_vld_vec_241_reg[1] : (proc_241_data_FIFO_blk[1] | proc_241_data_PIPO_blk[1] | proc_241_start_FIFO_blk[1] | proc_241_TLF_FIFO_blk[1] | proc_241_input_sync_blk[1] | proc_241_output_sync_blk[1]);
    assign proc_241_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_5_x2_U0.fifo_C_drain_PE_6_0_x289_blk_n);
    assign proc_241_data_PIPO_blk[2] = 1'b0;
    assign proc_241_start_FIFO_blk[2] = 1'b0;
    assign proc_241_TLF_FIFO_blk[2] = 1'b0;
    assign proc_241_input_sync_blk[2] = 1'b0;
    assign proc_241_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_241[2] = dl_detect_out ? proc_dep_vld_vec_241_reg[2] : (proc_241_data_FIFO_blk[2] | proc_241_data_PIPO_blk[2] | proc_241_start_FIFO_blk[2] | proc_241_TLF_FIFO_blk[2] | proc_241_input_sync_blk[2] | proc_241_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_241_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_241_reg <= proc_dep_vld_vec_241;
        end
    end
    assign in_chan_dep_vld_vec_241[0] = dep_chan_vld_206_241;
    assign in_chan_dep_data_vec_241[263 : 0] = dep_chan_data_206_241;
    assign token_in_vec_241[0] = token_206_241;
    assign in_chan_dep_vld_vec_241[1] = dep_chan_vld_240_241;
    assign in_chan_dep_data_vec_241[527 : 264] = dep_chan_data_240_241;
    assign token_in_vec_241[1] = token_240_241;
    assign in_chan_dep_vld_vec_241[2] = dep_chan_vld_242_241;
    assign in_chan_dep_data_vec_241[791 : 528] = dep_chan_data_242_241;
    assign token_in_vec_241[2] = token_242_241;
    assign dep_chan_vld_241_240 = out_chan_dep_vld_vec_241[0];
    assign dep_chan_data_241_240 = out_chan_dep_data_241;
    assign token_241_240 = token_out_vec_241[0];
    assign dep_chan_vld_241_242 = out_chan_dep_vld_vec_241[1];
    assign dep_chan_data_241_242 = out_chan_dep_data_241;
    assign token_241_242 = token_out_vec_241[1];
    assign dep_chan_vld_241_206 = out_chan_dep_vld_vec_241[2];
    assign dep_chan_data_241_206 = out_chan_dep_data_241;
    assign token_241_206 = token_out_vec_241[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_6_x2_U0
    top_hls_deadlock_detect_unit #(264, 242, 3, 3) top_hls_deadlock_detect_unit_242 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_242),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_242),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_242),
        .token_in_vec(token_in_vec_242),
        .dl_detect_in(dl_detect_out),
        .origin(origin[242]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_242),
        .out_chan_dep_data(out_chan_dep_data_242),
        .token_out_vec(token_out_vec_242),
        .dl_detect_out(dl_in_vec[242]));

    assign proc_242_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_6_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_blk_n);
    assign proc_242_data_PIPO_blk[0] = 1'b0;
    assign proc_242_start_FIFO_blk[0] = 1'b0;
    assign proc_242_TLF_FIFO_blk[0] = 1'b0;
    assign proc_242_input_sync_blk[0] = 1'b0;
    assign proc_242_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_242[0] = dl_detect_out ? proc_dep_vld_vec_242_reg[0] : (proc_242_data_FIFO_blk[0] | proc_242_data_PIPO_blk[0] | proc_242_start_FIFO_blk[0] | proc_242_TLF_FIFO_blk[0] | proc_242_input_sync_blk[0] | proc_242_output_sync_blk[0]);
    assign proc_242_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_6_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_blk_n);
    assign proc_242_data_PIPO_blk[1] = 1'b0;
    assign proc_242_start_FIFO_blk[1] = 1'b0;
    assign proc_242_TLF_FIFO_blk[1] = 1'b0;
    assign proc_242_input_sync_blk[1] = 1'b0;
    assign proc_242_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_242[1] = dl_detect_out ? proc_dep_vld_vec_242_reg[1] : (proc_242_data_FIFO_blk[1] | proc_242_data_PIPO_blk[1] | proc_242_start_FIFO_blk[1] | proc_242_TLF_FIFO_blk[1] | proc_242_input_sync_blk[1] | proc_242_output_sync_blk[1]);
    assign proc_242_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_6_x2_U0.fifo_C_drain_PE_5_0_x288_blk_n);
    assign proc_242_data_PIPO_blk[2] = 1'b0;
    assign proc_242_start_FIFO_blk[2] = 1'b0;
    assign proc_242_TLF_FIFO_blk[2] = 1'b0;
    assign proc_242_input_sync_blk[2] = 1'b0;
    assign proc_242_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_242[2] = dl_detect_out ? proc_dep_vld_vec_242_reg[2] : (proc_242_data_FIFO_blk[2] | proc_242_data_PIPO_blk[2] | proc_242_start_FIFO_blk[2] | proc_242_TLF_FIFO_blk[2] | proc_242_input_sync_blk[2] | proc_242_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_242_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_242_reg <= proc_dep_vld_vec_242;
        end
    end
    assign in_chan_dep_vld_vec_242[0] = dep_chan_vld_204_242;
    assign in_chan_dep_data_vec_242[263 : 0] = dep_chan_data_204_242;
    assign token_in_vec_242[0] = token_204_242;
    assign in_chan_dep_vld_vec_242[1] = dep_chan_vld_241_242;
    assign in_chan_dep_data_vec_242[527 : 264] = dep_chan_data_241_242;
    assign token_in_vec_242[1] = token_241_242;
    assign in_chan_dep_vld_vec_242[2] = dep_chan_vld_243_242;
    assign in_chan_dep_data_vec_242[791 : 528] = dep_chan_data_243_242;
    assign token_in_vec_242[2] = token_243_242;
    assign dep_chan_vld_242_241 = out_chan_dep_vld_vec_242[0];
    assign dep_chan_data_242_241 = out_chan_dep_data_242;
    assign token_242_241 = token_out_vec_242[0];
    assign dep_chan_vld_242_243 = out_chan_dep_vld_vec_242[1];
    assign dep_chan_data_242_243 = out_chan_dep_data_242;
    assign token_242_243 = token_out_vec_242[1];
    assign dep_chan_vld_242_204 = out_chan_dep_vld_vec_242[2];
    assign dep_chan_data_242_204 = out_chan_dep_data_242;
    assign token_242_204 = token_out_vec_242[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_7_x2_U0
    top_hls_deadlock_detect_unit #(264, 243, 3, 3) top_hls_deadlock_detect_unit_243 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_243),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_243),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_243),
        .token_in_vec(token_in_vec_243),
        .dl_detect_in(dl_detect_out),
        .origin(origin[243]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_243),
        .out_chan_dep_data(out_chan_dep_data_243),
        .token_out_vec(token_out_vec_243),
        .dl_detect_out(dl_in_vec[243]));

    assign proc_243_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_7_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x2114_blk_n);
    assign proc_243_data_PIPO_blk[0] = 1'b0;
    assign proc_243_start_FIFO_blk[0] = 1'b0;
    assign proc_243_TLF_FIFO_blk[0] = 1'b0;
    assign proc_243_input_sync_blk[0] = 1'b0;
    assign proc_243_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_243[0] = dl_detect_out ? proc_dep_vld_vec_243_reg[0] : (proc_243_data_FIFO_blk[0] | proc_243_data_PIPO_blk[0] | proc_243_start_FIFO_blk[0] | proc_243_TLF_FIFO_blk[0] | proc_243_input_sync_blk[0] | proc_243_output_sync_blk[0]);
    assign proc_243_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_7_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_blk_n);
    assign proc_243_data_PIPO_blk[1] = 1'b0;
    assign proc_243_start_FIFO_blk[1] = 1'b0;
    assign proc_243_TLF_FIFO_blk[1] = 1'b0;
    assign proc_243_input_sync_blk[1] = 1'b0;
    assign proc_243_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_243[1] = dl_detect_out ? proc_dep_vld_vec_243_reg[1] : (proc_243_data_FIFO_blk[1] | proc_243_data_PIPO_blk[1] | proc_243_start_FIFO_blk[1] | proc_243_TLF_FIFO_blk[1] | proc_243_input_sync_blk[1] | proc_243_output_sync_blk[1]);
    assign proc_243_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_7_x2_U0.fifo_C_drain_PE_4_0_x287_blk_n);
    assign proc_243_data_PIPO_blk[2] = 1'b0;
    assign proc_243_start_FIFO_blk[2] = 1'b0;
    assign proc_243_TLF_FIFO_blk[2] = 1'b0;
    assign proc_243_input_sync_blk[2] = 1'b0;
    assign proc_243_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_243[2] = dl_detect_out ? proc_dep_vld_vec_243_reg[2] : (proc_243_data_FIFO_blk[2] | proc_243_data_PIPO_blk[2] | proc_243_start_FIFO_blk[2] | proc_243_TLF_FIFO_blk[2] | proc_243_input_sync_blk[2] | proc_243_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_243_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_243_reg <= proc_dep_vld_vec_243;
        end
    end
    assign in_chan_dep_vld_vec_243[0] = dep_chan_vld_202_243;
    assign in_chan_dep_data_vec_243[263 : 0] = dep_chan_data_202_243;
    assign token_in_vec_243[0] = token_202_243;
    assign in_chan_dep_vld_vec_243[1] = dep_chan_vld_242_243;
    assign in_chan_dep_data_vec_243[527 : 264] = dep_chan_data_242_243;
    assign token_in_vec_243[1] = token_242_243;
    assign in_chan_dep_vld_vec_243[2] = dep_chan_vld_244_243;
    assign in_chan_dep_data_vec_243[791 : 528] = dep_chan_data_244_243;
    assign token_in_vec_243[2] = token_244_243;
    assign dep_chan_vld_243_242 = out_chan_dep_vld_vec_243[0];
    assign dep_chan_data_243_242 = out_chan_dep_data_243;
    assign token_243_242 = token_out_vec_243[0];
    assign dep_chan_vld_243_244 = out_chan_dep_vld_vec_243[1];
    assign dep_chan_data_243_244 = out_chan_dep_data_243;
    assign token_243_244 = token_out_vec_243[1];
    assign dep_chan_vld_243_202 = out_chan_dep_vld_vec_243[2];
    assign dep_chan_data_243_202 = out_chan_dep_data_243;
    assign token_243_202 = token_out_vec_243[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_8_x2_U0
    top_hls_deadlock_detect_unit #(264, 244, 3, 3) top_hls_deadlock_detect_unit_244 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_244),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_244),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_244),
        .token_in_vec(token_in_vec_244),
        .dl_detect_in(dl_detect_out),
        .origin(origin[244]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_244),
        .out_chan_dep_data(out_chan_dep_data_244),
        .token_out_vec(token_out_vec_244),
        .dl_detect_out(dl_in_vec[244]));

    assign proc_244_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_8_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x2113_blk_n);
    assign proc_244_data_PIPO_blk[0] = 1'b0;
    assign proc_244_start_FIFO_blk[0] = 1'b0;
    assign proc_244_TLF_FIFO_blk[0] = 1'b0;
    assign proc_244_input_sync_blk[0] = 1'b0;
    assign proc_244_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_244[0] = dl_detect_out ? proc_dep_vld_vec_244_reg[0] : (proc_244_data_FIFO_blk[0] | proc_244_data_PIPO_blk[0] | proc_244_start_FIFO_blk[0] | proc_244_TLF_FIFO_blk[0] | proc_244_input_sync_blk[0] | proc_244_output_sync_blk[0]);
    assign proc_244_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_8_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_blk_n);
    assign proc_244_data_PIPO_blk[1] = 1'b0;
    assign proc_244_start_FIFO_blk[1] = 1'b0;
    assign proc_244_TLF_FIFO_blk[1] = 1'b0;
    assign proc_244_input_sync_blk[1] = 1'b0;
    assign proc_244_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_244[1] = dl_detect_out ? proc_dep_vld_vec_244_reg[1] : (proc_244_data_FIFO_blk[1] | proc_244_data_PIPO_blk[1] | proc_244_start_FIFO_blk[1] | proc_244_TLF_FIFO_blk[1] | proc_244_input_sync_blk[1] | proc_244_output_sync_blk[1]);
    assign proc_244_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_8_x2_U0.fifo_C_drain_PE_3_0_x286_blk_n);
    assign proc_244_data_PIPO_blk[2] = 1'b0;
    assign proc_244_start_FIFO_blk[2] = 1'b0;
    assign proc_244_TLF_FIFO_blk[2] = 1'b0;
    assign proc_244_input_sync_blk[2] = 1'b0;
    assign proc_244_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_244[2] = dl_detect_out ? proc_dep_vld_vec_244_reg[2] : (proc_244_data_FIFO_blk[2] | proc_244_data_PIPO_blk[2] | proc_244_start_FIFO_blk[2] | proc_244_TLF_FIFO_blk[2] | proc_244_input_sync_blk[2] | proc_244_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_244_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_244_reg <= proc_dep_vld_vec_244;
        end
    end
    assign in_chan_dep_vld_vec_244[0] = dep_chan_vld_200_244;
    assign in_chan_dep_data_vec_244[263 : 0] = dep_chan_data_200_244;
    assign token_in_vec_244[0] = token_200_244;
    assign in_chan_dep_vld_vec_244[1] = dep_chan_vld_243_244;
    assign in_chan_dep_data_vec_244[527 : 264] = dep_chan_data_243_244;
    assign token_in_vec_244[1] = token_243_244;
    assign in_chan_dep_vld_vec_244[2] = dep_chan_vld_245_244;
    assign in_chan_dep_data_vec_244[791 : 528] = dep_chan_data_245_244;
    assign token_in_vec_244[2] = token_245_244;
    assign dep_chan_vld_244_243 = out_chan_dep_vld_vec_244[0];
    assign dep_chan_data_244_243 = out_chan_dep_data_244;
    assign token_244_243 = token_out_vec_244[0];
    assign dep_chan_vld_244_245 = out_chan_dep_vld_vec_244[1];
    assign dep_chan_data_244_245 = out_chan_dep_data_244;
    assign token_244_245 = token_out_vec_244[1];
    assign dep_chan_vld_244_200 = out_chan_dep_vld_vec_244[2];
    assign dep_chan_data_244_200 = out_chan_dep_data_244;
    assign token_244_200 = token_out_vec_244[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_9_x2_U0
    top_hls_deadlock_detect_unit #(264, 245, 3, 3) top_hls_deadlock_detect_unit_245 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_245),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_245),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_245),
        .token_in_vec(token_in_vec_245),
        .dl_detect_in(dl_detect_out),
        .origin(origin[245]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_245),
        .out_chan_dep_data(out_chan_dep_data_245),
        .token_out_vec(token_out_vec_245),
        .dl_detect_out(dl_in_vec[245]));

    assign proc_245_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_9_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x2112_blk_n);
    assign proc_245_data_PIPO_blk[0] = 1'b0;
    assign proc_245_start_FIFO_blk[0] = 1'b0;
    assign proc_245_TLF_FIFO_blk[0] = 1'b0;
    assign proc_245_input_sync_blk[0] = 1'b0;
    assign proc_245_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_245[0] = dl_detect_out ? proc_dep_vld_vec_245_reg[0] : (proc_245_data_FIFO_blk[0] | proc_245_data_PIPO_blk[0] | proc_245_start_FIFO_blk[0] | proc_245_TLF_FIFO_blk[0] | proc_245_input_sync_blk[0] | proc_245_output_sync_blk[0]);
    assign proc_245_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_9_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_blk_n);
    assign proc_245_data_PIPO_blk[1] = 1'b0;
    assign proc_245_start_FIFO_blk[1] = 1'b0;
    assign proc_245_TLF_FIFO_blk[1] = 1'b0;
    assign proc_245_input_sync_blk[1] = 1'b0;
    assign proc_245_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_245[1] = dl_detect_out ? proc_dep_vld_vec_245_reg[1] : (proc_245_data_FIFO_blk[1] | proc_245_data_PIPO_blk[1] | proc_245_start_FIFO_blk[1] | proc_245_TLF_FIFO_blk[1] | proc_245_input_sync_blk[1] | proc_245_output_sync_blk[1]);
    assign proc_245_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_9_x2_U0.fifo_C_drain_PE_2_0_x285_blk_n);
    assign proc_245_data_PIPO_blk[2] = 1'b0;
    assign proc_245_start_FIFO_blk[2] = 1'b0;
    assign proc_245_TLF_FIFO_blk[2] = 1'b0;
    assign proc_245_input_sync_blk[2] = 1'b0;
    assign proc_245_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_245[2] = dl_detect_out ? proc_dep_vld_vec_245_reg[2] : (proc_245_data_FIFO_blk[2] | proc_245_data_PIPO_blk[2] | proc_245_start_FIFO_blk[2] | proc_245_TLF_FIFO_blk[2] | proc_245_input_sync_blk[2] | proc_245_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_245_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_245_reg <= proc_dep_vld_vec_245;
        end
    end
    assign in_chan_dep_vld_vec_245[0] = dep_chan_vld_198_245;
    assign in_chan_dep_data_vec_245[263 : 0] = dep_chan_data_198_245;
    assign token_in_vec_245[0] = token_198_245;
    assign in_chan_dep_vld_vec_245[1] = dep_chan_vld_244_245;
    assign in_chan_dep_data_vec_245[527 : 264] = dep_chan_data_244_245;
    assign token_in_vec_245[1] = token_244_245;
    assign in_chan_dep_vld_vec_245[2] = dep_chan_vld_246_245;
    assign in_chan_dep_data_vec_245[791 : 528] = dep_chan_data_246_245;
    assign token_in_vec_245[2] = token_246_245;
    assign dep_chan_vld_245_244 = out_chan_dep_vld_vec_245[0];
    assign dep_chan_data_245_244 = out_chan_dep_data_245;
    assign token_245_244 = token_out_vec_245[0];
    assign dep_chan_vld_245_246 = out_chan_dep_vld_vec_245[1];
    assign dep_chan_data_245_246 = out_chan_dep_data_245;
    assign token_245_246 = token_out_vec_245[1];
    assign dep_chan_vld_245_198 = out_chan_dep_vld_vec_245[2];
    assign dep_chan_data_245_198 = out_chan_dep_data_245;
    assign token_245_198 = token_out_vec_245[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_10_x2_U0
    top_hls_deadlock_detect_unit #(264, 246, 3, 3) top_hls_deadlock_detect_unit_246 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_246),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_246),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_246),
        .token_in_vec(token_in_vec_246),
        .dl_detect_in(dl_detect_out),
        .origin(origin[246]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_246),
        .out_chan_dep_data(out_chan_dep_data_246),
        .token_out_vec(token_out_vec_246),
        .dl_detect_out(dl_in_vec[246]));

    assign proc_246_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_10_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x2111_blk_n);
    assign proc_246_data_PIPO_blk[0] = 1'b0;
    assign proc_246_start_FIFO_blk[0] = 1'b0;
    assign proc_246_TLF_FIFO_blk[0] = 1'b0;
    assign proc_246_input_sync_blk[0] = 1'b0;
    assign proc_246_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_246[0] = dl_detect_out ? proc_dep_vld_vec_246_reg[0] : (proc_246_data_FIFO_blk[0] | proc_246_data_PIPO_blk[0] | proc_246_start_FIFO_blk[0] | proc_246_TLF_FIFO_blk[0] | proc_246_input_sync_blk[0] | proc_246_output_sync_blk[0]);
    assign proc_246_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_10_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_blk_n);
    assign proc_246_data_PIPO_blk[1] = 1'b0;
    assign proc_246_start_FIFO_blk[1] = 1'b0;
    assign proc_246_TLF_FIFO_blk[1] = 1'b0;
    assign proc_246_input_sync_blk[1] = 1'b0;
    assign proc_246_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_246[1] = dl_detect_out ? proc_dep_vld_vec_246_reg[1] : (proc_246_data_FIFO_blk[1] | proc_246_data_PIPO_blk[1] | proc_246_start_FIFO_blk[1] | proc_246_TLF_FIFO_blk[1] | proc_246_input_sync_blk[1] | proc_246_output_sync_blk[1]);
    assign proc_246_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_10_x2_U0.fifo_C_drain_PE_1_0_x284_blk_n);
    assign proc_246_data_PIPO_blk[2] = 1'b0;
    assign proc_246_start_FIFO_blk[2] = 1'b0;
    assign proc_246_TLF_FIFO_blk[2] = 1'b0;
    assign proc_246_input_sync_blk[2] = 1'b0;
    assign proc_246_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_246[2] = dl_detect_out ? proc_dep_vld_vec_246_reg[2] : (proc_246_data_FIFO_blk[2] | proc_246_data_PIPO_blk[2] | proc_246_start_FIFO_blk[2] | proc_246_TLF_FIFO_blk[2] | proc_246_input_sync_blk[2] | proc_246_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_246_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_246_reg <= proc_dep_vld_vec_246;
        end
    end
    assign in_chan_dep_vld_vec_246[0] = dep_chan_vld_196_246;
    assign in_chan_dep_data_vec_246[263 : 0] = dep_chan_data_196_246;
    assign token_in_vec_246[0] = token_196_246;
    assign in_chan_dep_vld_vec_246[1] = dep_chan_vld_245_246;
    assign in_chan_dep_data_vec_246[527 : 264] = dep_chan_data_245_246;
    assign token_in_vec_246[1] = token_245_246;
    assign in_chan_dep_vld_vec_246[2] = dep_chan_vld_247_246;
    assign in_chan_dep_data_vec_246[791 : 528] = dep_chan_data_247_246;
    assign token_in_vec_246[2] = token_247_246;
    assign dep_chan_vld_246_245 = out_chan_dep_vld_vec_246[0];
    assign dep_chan_data_246_245 = out_chan_dep_data_246;
    assign token_246_245 = token_out_vec_246[0];
    assign dep_chan_vld_246_247 = out_chan_dep_vld_vec_246[1];
    assign dep_chan_data_246_247 = out_chan_dep_data_246;
    assign token_246_247 = token_out_vec_246[1];
    assign dep_chan_vld_246_196 = out_chan_dep_vld_vec_246[2];
    assign dep_chan_data_246_196 = out_chan_dep_data_246;
    assign token_246_196 = token_out_vec_246[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_11_x2_U0
    top_hls_deadlock_detect_unit #(264, 247, 3, 3) top_hls_deadlock_detect_unit_247 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_247),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_247),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_247),
        .token_in_vec(token_in_vec_247),
        .dl_detect_in(dl_detect_out),
        .origin(origin[247]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_247),
        .out_chan_dep_data(out_chan_dep_data_247),
        .token_out_vec(token_out_vec_247),
        .dl_detect_out(dl_in_vec[247]));

    assign proc_247_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_11_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x2110_blk_n);
    assign proc_247_data_PIPO_blk[0] = 1'b0;
    assign proc_247_start_FIFO_blk[0] = 1'b0;
    assign proc_247_TLF_FIFO_blk[0] = 1'b0;
    assign proc_247_input_sync_blk[0] = 1'b0;
    assign proc_247_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_247[0] = dl_detect_out ? proc_dep_vld_vec_247_reg[0] : (proc_247_data_FIFO_blk[0] | proc_247_data_PIPO_blk[0] | proc_247_start_FIFO_blk[0] | proc_247_TLF_FIFO_blk[0] | proc_247_input_sync_blk[0] | proc_247_output_sync_blk[0]);
    assign proc_247_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_11_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n);
    assign proc_247_data_PIPO_blk[1] = 1'b0;
    assign proc_247_start_FIFO_blk[1] = 1'b0;
    assign proc_247_TLF_FIFO_blk[1] = 1'b0;
    assign proc_247_input_sync_blk[1] = 1'b0;
    assign proc_247_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_247[1] = dl_detect_out ? proc_dep_vld_vec_247_reg[1] : (proc_247_data_FIFO_blk[1] | proc_247_data_PIPO_blk[1] | proc_247_start_FIFO_blk[1] | proc_247_TLF_FIFO_blk[1] | proc_247_input_sync_blk[1] | proc_247_output_sync_blk[1]);
    assign proc_247_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_11_x2_U0.fifo_C_drain_PE_0_0_x283_blk_n);
    assign proc_247_data_PIPO_blk[2] = 1'b0;
    assign proc_247_start_FIFO_blk[2] = 1'b0;
    assign proc_247_TLF_FIFO_blk[2] = 1'b0;
    assign proc_247_input_sync_blk[2] = 1'b0;
    assign proc_247_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_247[2] = dl_detect_out ? proc_dep_vld_vec_247_reg[2] : (proc_247_data_FIFO_blk[2] | proc_247_data_PIPO_blk[2] | proc_247_start_FIFO_blk[2] | proc_247_TLF_FIFO_blk[2] | proc_247_input_sync_blk[2] | proc_247_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_247_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_247_reg <= proc_dep_vld_vec_247;
        end
    end
    assign in_chan_dep_vld_vec_247[0] = dep_chan_vld_194_247;
    assign in_chan_dep_data_vec_247[263 : 0] = dep_chan_data_194_247;
    assign token_in_vec_247[0] = token_194_247;
    assign in_chan_dep_vld_vec_247[1] = dep_chan_vld_246_247;
    assign in_chan_dep_data_vec_247[527 : 264] = dep_chan_data_246_247;
    assign token_in_vec_247[1] = token_246_247;
    assign in_chan_dep_vld_vec_247[2] = dep_chan_vld_262_247;
    assign in_chan_dep_data_vec_247[791 : 528] = dep_chan_data_262_247;
    assign token_in_vec_247[2] = token_262_247;
    assign dep_chan_vld_247_246 = out_chan_dep_vld_vec_247[0];
    assign dep_chan_data_247_246 = out_chan_dep_data_247;
    assign token_247_246 = token_out_vec_247[0];
    assign dep_chan_vld_247_262 = out_chan_dep_vld_vec_247[1];
    assign dep_chan_data_247_262 = out_chan_dep_data_247;
    assign token_247_262 = token_out_vec_247[1];
    assign dep_chan_vld_247_194 = out_chan_dep_vld_vec_247[2];
    assign dep_chan_data_247_194 = out_chan_dep_data_247;
    assign token_247_194 = token_out_vec_247[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_1_x2_U0
    top_hls_deadlock_detect_unit #(264, 248, 2, 2) top_hls_deadlock_detect_unit_248 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_248),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_248),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_248),
        .token_in_vec(token_in_vec_248),
        .dl_detect_in(dl_detect_out),
        .origin(origin[248]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_248),
        .out_chan_dep_data(out_chan_dep_data_248),
        .token_out_vec(token_out_vec_248),
        .dl_detect_out(dl_in_vec[248]));

    assign proc_248_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_1_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_blk_n);
    assign proc_248_data_PIPO_blk[0] = 1'b0;
    assign proc_248_start_FIFO_blk[0] = 1'b0;
    assign proc_248_TLF_FIFO_blk[0] = 1'b0;
    assign proc_248_input_sync_blk[0] = 1'b0;
    assign proc_248_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_248[0] = dl_detect_out ? proc_dep_vld_vec_248_reg[0] : (proc_248_data_FIFO_blk[0] | proc_248_data_PIPO_blk[0] | proc_248_start_FIFO_blk[0] | proc_248_TLF_FIFO_blk[0] | proc_248_input_sync_blk[0] | proc_248_output_sync_blk[0]);
    assign proc_248_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_boundary_1_x2_U0.fifo_C_drain_PE_12_1_x2108_blk_n);
    assign proc_248_data_PIPO_blk[1] = 1'b0;
    assign proc_248_start_FIFO_blk[1] = 1'b0;
    assign proc_248_TLF_FIFO_blk[1] = 1'b0;
    assign proc_248_input_sync_blk[1] = 1'b0;
    assign proc_248_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_248[1] = dl_detect_out ? proc_dep_vld_vec_248_reg[1] : (proc_248_data_FIFO_blk[1] | proc_248_data_PIPO_blk[1] | proc_248_start_FIFO_blk[1] | proc_248_TLF_FIFO_blk[1] | proc_248_input_sync_blk[1] | proc_248_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_248_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_248_reg <= proc_dep_vld_vec_248;
        end
    end
    assign in_chan_dep_vld_vec_248[0] = dep_chan_vld_219_248;
    assign in_chan_dep_data_vec_248[263 : 0] = dep_chan_data_219_248;
    assign token_in_vec_248[0] = token_219_248;
    assign in_chan_dep_vld_vec_248[1] = dep_chan_vld_249_248;
    assign in_chan_dep_data_vec_248[527 : 264] = dep_chan_data_249_248;
    assign token_in_vec_248[1] = token_249_248;
    assign dep_chan_vld_248_249 = out_chan_dep_vld_vec_248[0];
    assign dep_chan_data_248_249 = out_chan_dep_data_248;
    assign token_248_249 = token_out_vec_248[0];
    assign dep_chan_vld_248_219 = out_chan_dep_vld_vec_248[1];
    assign dep_chan_data_248_219 = out_chan_dep_data_248;
    assign token_248_219 = token_out_vec_248[1];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_12_x2_U0
    top_hls_deadlock_detect_unit #(264, 249, 3, 3) top_hls_deadlock_detect_unit_249 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_249),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_249),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_249),
        .token_in_vec(token_in_vec_249),
        .dl_detect_in(dl_detect_out),
        .origin(origin[249]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_249),
        .out_chan_dep_data(out_chan_dep_data_249),
        .token_out_vec(token_out_vec_249),
        .dl_detect_out(dl_in_vec[249]));

    assign proc_249_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_12_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_12_x2134_blk_n);
    assign proc_249_data_PIPO_blk[0] = 1'b0;
    assign proc_249_start_FIFO_blk[0] = 1'b0;
    assign proc_249_TLF_FIFO_blk[0] = 1'b0;
    assign proc_249_input_sync_blk[0] = 1'b0;
    assign proc_249_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_249[0] = dl_detect_out ? proc_dep_vld_vec_249_reg[0] : (proc_249_data_FIFO_blk[0] | proc_249_data_PIPO_blk[0] | proc_249_start_FIFO_blk[0] | proc_249_TLF_FIFO_blk[0] | proc_249_input_sync_blk[0] | proc_249_output_sync_blk[0]);
    assign proc_249_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_12_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_blk_n);
    assign proc_249_data_PIPO_blk[1] = 1'b0;
    assign proc_249_start_FIFO_blk[1] = 1'b0;
    assign proc_249_TLF_FIFO_blk[1] = 1'b0;
    assign proc_249_input_sync_blk[1] = 1'b0;
    assign proc_249_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_249[1] = dl_detect_out ? proc_dep_vld_vec_249_reg[1] : (proc_249_data_FIFO_blk[1] | proc_249_data_PIPO_blk[1] | proc_249_start_FIFO_blk[1] | proc_249_TLF_FIFO_blk[1] | proc_249_input_sync_blk[1] | proc_249_output_sync_blk[1]);
    assign proc_249_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_12_x2_U0.fifo_C_drain_PE_11_1_x2107_blk_n);
    assign proc_249_data_PIPO_blk[2] = 1'b0;
    assign proc_249_start_FIFO_blk[2] = 1'b0;
    assign proc_249_TLF_FIFO_blk[2] = 1'b0;
    assign proc_249_input_sync_blk[2] = 1'b0;
    assign proc_249_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_249[2] = dl_detect_out ? proc_dep_vld_vec_249_reg[2] : (proc_249_data_FIFO_blk[2] | proc_249_data_PIPO_blk[2] | proc_249_start_FIFO_blk[2] | proc_249_TLF_FIFO_blk[2] | proc_249_input_sync_blk[2] | proc_249_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_249_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_249_reg <= proc_dep_vld_vec_249;
        end
    end
    assign in_chan_dep_vld_vec_249[0] = dep_chan_vld_217_249;
    assign in_chan_dep_data_vec_249[263 : 0] = dep_chan_data_217_249;
    assign token_in_vec_249[0] = token_217_249;
    assign in_chan_dep_vld_vec_249[1] = dep_chan_vld_248_249;
    assign in_chan_dep_data_vec_249[527 : 264] = dep_chan_data_248_249;
    assign token_in_vec_249[1] = token_248_249;
    assign in_chan_dep_vld_vec_249[2] = dep_chan_vld_250_249;
    assign in_chan_dep_data_vec_249[791 : 528] = dep_chan_data_250_249;
    assign token_in_vec_249[2] = token_250_249;
    assign dep_chan_vld_249_248 = out_chan_dep_vld_vec_249[0];
    assign dep_chan_data_249_248 = out_chan_dep_data_249;
    assign token_249_248 = token_out_vec_249[0];
    assign dep_chan_vld_249_250 = out_chan_dep_vld_vec_249[1];
    assign dep_chan_data_249_250 = out_chan_dep_data_249;
    assign token_249_250 = token_out_vec_249[1];
    assign dep_chan_vld_249_217 = out_chan_dep_vld_vec_249[2];
    assign dep_chan_data_249_217 = out_chan_dep_data_249;
    assign token_249_217 = token_out_vec_249[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_13_x2_U0
    top_hls_deadlock_detect_unit #(264, 250, 3, 3) top_hls_deadlock_detect_unit_250 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_250),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_250),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_250),
        .token_in_vec(token_in_vec_250),
        .dl_detect_in(dl_detect_out),
        .origin(origin[250]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_250),
        .out_chan_dep_data(out_chan_dep_data_250),
        .token_out_vec(token_out_vec_250),
        .dl_detect_out(dl_in_vec[250]));

    assign proc_250_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_13_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_blk_n);
    assign proc_250_data_PIPO_blk[0] = 1'b0;
    assign proc_250_start_FIFO_blk[0] = 1'b0;
    assign proc_250_TLF_FIFO_blk[0] = 1'b0;
    assign proc_250_input_sync_blk[0] = 1'b0;
    assign proc_250_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_250[0] = dl_detect_out ? proc_dep_vld_vec_250_reg[0] : (proc_250_data_FIFO_blk[0] | proc_250_data_PIPO_blk[0] | proc_250_start_FIFO_blk[0] | proc_250_TLF_FIFO_blk[0] | proc_250_input_sync_blk[0] | proc_250_output_sync_blk[0]);
    assign proc_250_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_13_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_blk_n);
    assign proc_250_data_PIPO_blk[1] = 1'b0;
    assign proc_250_start_FIFO_blk[1] = 1'b0;
    assign proc_250_TLF_FIFO_blk[1] = 1'b0;
    assign proc_250_input_sync_blk[1] = 1'b0;
    assign proc_250_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_250[1] = dl_detect_out ? proc_dep_vld_vec_250_reg[1] : (proc_250_data_FIFO_blk[1] | proc_250_data_PIPO_blk[1] | proc_250_start_FIFO_blk[1] | proc_250_TLF_FIFO_blk[1] | proc_250_input_sync_blk[1] | proc_250_output_sync_blk[1]);
    assign proc_250_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_13_x2_U0.fifo_C_drain_PE_10_1_x2106_blk_n);
    assign proc_250_data_PIPO_blk[2] = 1'b0;
    assign proc_250_start_FIFO_blk[2] = 1'b0;
    assign proc_250_TLF_FIFO_blk[2] = 1'b0;
    assign proc_250_input_sync_blk[2] = 1'b0;
    assign proc_250_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_250[2] = dl_detect_out ? proc_dep_vld_vec_250_reg[2] : (proc_250_data_FIFO_blk[2] | proc_250_data_PIPO_blk[2] | proc_250_start_FIFO_blk[2] | proc_250_TLF_FIFO_blk[2] | proc_250_input_sync_blk[2] | proc_250_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_250_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_250_reg <= proc_dep_vld_vec_250;
        end
    end
    assign in_chan_dep_vld_vec_250[0] = dep_chan_vld_215_250;
    assign in_chan_dep_data_vec_250[263 : 0] = dep_chan_data_215_250;
    assign token_in_vec_250[0] = token_215_250;
    assign in_chan_dep_vld_vec_250[1] = dep_chan_vld_249_250;
    assign in_chan_dep_data_vec_250[527 : 264] = dep_chan_data_249_250;
    assign token_in_vec_250[1] = token_249_250;
    assign in_chan_dep_vld_vec_250[2] = dep_chan_vld_251_250;
    assign in_chan_dep_data_vec_250[791 : 528] = dep_chan_data_251_250;
    assign token_in_vec_250[2] = token_251_250;
    assign dep_chan_vld_250_249 = out_chan_dep_vld_vec_250[0];
    assign dep_chan_data_250_249 = out_chan_dep_data_250;
    assign token_250_249 = token_out_vec_250[0];
    assign dep_chan_vld_250_251 = out_chan_dep_vld_vec_250[1];
    assign dep_chan_data_250_251 = out_chan_dep_data_250;
    assign token_250_251 = token_out_vec_250[1];
    assign dep_chan_vld_250_215 = out_chan_dep_vld_vec_250[2];
    assign dep_chan_data_250_215 = out_chan_dep_data_250;
    assign token_250_215 = token_out_vec_250[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_14_x2_U0
    top_hls_deadlock_detect_unit #(264, 251, 3, 3) top_hls_deadlock_detect_unit_251 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_251),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_251),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_251),
        .token_in_vec(token_in_vec_251),
        .dl_detect_in(dl_detect_out),
        .origin(origin[251]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_251),
        .out_chan_dep_data(out_chan_dep_data_251),
        .token_out_vec(token_out_vec_251),
        .dl_detect_out(dl_in_vec[251]));

    assign proc_251_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_14_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_blk_n);
    assign proc_251_data_PIPO_blk[0] = 1'b0;
    assign proc_251_start_FIFO_blk[0] = 1'b0;
    assign proc_251_TLF_FIFO_blk[0] = 1'b0;
    assign proc_251_input_sync_blk[0] = 1'b0;
    assign proc_251_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_251[0] = dl_detect_out ? proc_dep_vld_vec_251_reg[0] : (proc_251_data_FIFO_blk[0] | proc_251_data_PIPO_blk[0] | proc_251_start_FIFO_blk[0] | proc_251_TLF_FIFO_blk[0] | proc_251_input_sync_blk[0] | proc_251_output_sync_blk[0]);
    assign proc_251_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_14_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_blk_n);
    assign proc_251_data_PIPO_blk[1] = 1'b0;
    assign proc_251_start_FIFO_blk[1] = 1'b0;
    assign proc_251_TLF_FIFO_blk[1] = 1'b0;
    assign proc_251_input_sync_blk[1] = 1'b0;
    assign proc_251_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_251[1] = dl_detect_out ? proc_dep_vld_vec_251_reg[1] : (proc_251_data_FIFO_blk[1] | proc_251_data_PIPO_blk[1] | proc_251_start_FIFO_blk[1] | proc_251_TLF_FIFO_blk[1] | proc_251_input_sync_blk[1] | proc_251_output_sync_blk[1]);
    assign proc_251_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_14_x2_U0.fifo_C_drain_PE_9_1_x2105_blk_n);
    assign proc_251_data_PIPO_blk[2] = 1'b0;
    assign proc_251_start_FIFO_blk[2] = 1'b0;
    assign proc_251_TLF_FIFO_blk[2] = 1'b0;
    assign proc_251_input_sync_blk[2] = 1'b0;
    assign proc_251_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_251[2] = dl_detect_out ? proc_dep_vld_vec_251_reg[2] : (proc_251_data_FIFO_blk[2] | proc_251_data_PIPO_blk[2] | proc_251_start_FIFO_blk[2] | proc_251_TLF_FIFO_blk[2] | proc_251_input_sync_blk[2] | proc_251_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_251_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_251_reg <= proc_dep_vld_vec_251;
        end
    end
    assign in_chan_dep_vld_vec_251[0] = dep_chan_vld_213_251;
    assign in_chan_dep_data_vec_251[263 : 0] = dep_chan_data_213_251;
    assign token_in_vec_251[0] = token_213_251;
    assign in_chan_dep_vld_vec_251[1] = dep_chan_vld_250_251;
    assign in_chan_dep_data_vec_251[527 : 264] = dep_chan_data_250_251;
    assign token_in_vec_251[1] = token_250_251;
    assign in_chan_dep_vld_vec_251[2] = dep_chan_vld_252_251;
    assign in_chan_dep_data_vec_251[791 : 528] = dep_chan_data_252_251;
    assign token_in_vec_251[2] = token_252_251;
    assign dep_chan_vld_251_250 = out_chan_dep_vld_vec_251[0];
    assign dep_chan_data_251_250 = out_chan_dep_data_251;
    assign token_251_250 = token_out_vec_251[0];
    assign dep_chan_vld_251_252 = out_chan_dep_vld_vec_251[1];
    assign dep_chan_data_251_252 = out_chan_dep_data_251;
    assign token_251_252 = token_out_vec_251[1];
    assign dep_chan_vld_251_213 = out_chan_dep_vld_vec_251[2];
    assign dep_chan_data_251_213 = out_chan_dep_data_251;
    assign token_251_213 = token_out_vec_251[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_15_x2_U0
    top_hls_deadlock_detect_unit #(264, 252, 3, 3) top_hls_deadlock_detect_unit_252 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_252),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_252),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_252),
        .token_in_vec(token_in_vec_252),
        .dl_detect_in(dl_detect_out),
        .origin(origin[252]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_252),
        .out_chan_dep_data(out_chan_dep_data_252),
        .token_out_vec(token_out_vec_252),
        .dl_detect_out(dl_in_vec[252]));

    assign proc_252_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_15_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_9_x2131_blk_n);
    assign proc_252_data_PIPO_blk[0] = 1'b0;
    assign proc_252_start_FIFO_blk[0] = 1'b0;
    assign proc_252_TLF_FIFO_blk[0] = 1'b0;
    assign proc_252_input_sync_blk[0] = 1'b0;
    assign proc_252_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_252[0] = dl_detect_out ? proc_dep_vld_vec_252_reg[0] : (proc_252_data_FIFO_blk[0] | proc_252_data_PIPO_blk[0] | proc_252_start_FIFO_blk[0] | proc_252_TLF_FIFO_blk[0] | proc_252_input_sync_blk[0] | proc_252_output_sync_blk[0]);
    assign proc_252_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_15_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_blk_n);
    assign proc_252_data_PIPO_blk[1] = 1'b0;
    assign proc_252_start_FIFO_blk[1] = 1'b0;
    assign proc_252_TLF_FIFO_blk[1] = 1'b0;
    assign proc_252_input_sync_blk[1] = 1'b0;
    assign proc_252_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_252[1] = dl_detect_out ? proc_dep_vld_vec_252_reg[1] : (proc_252_data_FIFO_blk[1] | proc_252_data_PIPO_blk[1] | proc_252_start_FIFO_blk[1] | proc_252_TLF_FIFO_blk[1] | proc_252_input_sync_blk[1] | proc_252_output_sync_blk[1]);
    assign proc_252_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_15_x2_U0.fifo_C_drain_PE_8_1_x2104_blk_n);
    assign proc_252_data_PIPO_blk[2] = 1'b0;
    assign proc_252_start_FIFO_blk[2] = 1'b0;
    assign proc_252_TLF_FIFO_blk[2] = 1'b0;
    assign proc_252_input_sync_blk[2] = 1'b0;
    assign proc_252_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_252[2] = dl_detect_out ? proc_dep_vld_vec_252_reg[2] : (proc_252_data_FIFO_blk[2] | proc_252_data_PIPO_blk[2] | proc_252_start_FIFO_blk[2] | proc_252_TLF_FIFO_blk[2] | proc_252_input_sync_blk[2] | proc_252_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_252_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_252_reg <= proc_dep_vld_vec_252;
        end
    end
    assign in_chan_dep_vld_vec_252[0] = dep_chan_vld_211_252;
    assign in_chan_dep_data_vec_252[263 : 0] = dep_chan_data_211_252;
    assign token_in_vec_252[0] = token_211_252;
    assign in_chan_dep_vld_vec_252[1] = dep_chan_vld_251_252;
    assign in_chan_dep_data_vec_252[527 : 264] = dep_chan_data_251_252;
    assign token_in_vec_252[1] = token_251_252;
    assign in_chan_dep_vld_vec_252[2] = dep_chan_vld_253_252;
    assign in_chan_dep_data_vec_252[791 : 528] = dep_chan_data_253_252;
    assign token_in_vec_252[2] = token_253_252;
    assign dep_chan_vld_252_251 = out_chan_dep_vld_vec_252[0];
    assign dep_chan_data_252_251 = out_chan_dep_data_252;
    assign token_252_251 = token_out_vec_252[0];
    assign dep_chan_vld_252_253 = out_chan_dep_vld_vec_252[1];
    assign dep_chan_data_252_253 = out_chan_dep_data_252;
    assign token_252_253 = token_out_vec_252[1];
    assign dep_chan_vld_252_211 = out_chan_dep_vld_vec_252[2];
    assign dep_chan_data_252_211 = out_chan_dep_data_252;
    assign token_252_211 = token_out_vec_252[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_16_x2_U0
    top_hls_deadlock_detect_unit #(264, 253, 3, 3) top_hls_deadlock_detect_unit_253 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_253),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_253),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_253),
        .token_in_vec(token_in_vec_253),
        .dl_detect_in(dl_detect_out),
        .origin(origin[253]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_253),
        .out_chan_dep_data(out_chan_dep_data_253),
        .token_out_vec(token_out_vec_253),
        .dl_detect_out(dl_in_vec[253]));

    assign proc_253_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_16_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_8_x2130_blk_n);
    assign proc_253_data_PIPO_blk[0] = 1'b0;
    assign proc_253_start_FIFO_blk[0] = 1'b0;
    assign proc_253_TLF_FIFO_blk[0] = 1'b0;
    assign proc_253_input_sync_blk[0] = 1'b0;
    assign proc_253_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_253[0] = dl_detect_out ? proc_dep_vld_vec_253_reg[0] : (proc_253_data_FIFO_blk[0] | proc_253_data_PIPO_blk[0] | proc_253_start_FIFO_blk[0] | proc_253_TLF_FIFO_blk[0] | proc_253_input_sync_blk[0] | proc_253_output_sync_blk[0]);
    assign proc_253_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_16_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_blk_n);
    assign proc_253_data_PIPO_blk[1] = 1'b0;
    assign proc_253_start_FIFO_blk[1] = 1'b0;
    assign proc_253_TLF_FIFO_blk[1] = 1'b0;
    assign proc_253_input_sync_blk[1] = 1'b0;
    assign proc_253_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_253[1] = dl_detect_out ? proc_dep_vld_vec_253_reg[1] : (proc_253_data_FIFO_blk[1] | proc_253_data_PIPO_blk[1] | proc_253_start_FIFO_blk[1] | proc_253_TLF_FIFO_blk[1] | proc_253_input_sync_blk[1] | proc_253_output_sync_blk[1]);
    assign proc_253_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_16_x2_U0.fifo_C_drain_PE_7_1_x2103_blk_n);
    assign proc_253_data_PIPO_blk[2] = 1'b0;
    assign proc_253_start_FIFO_blk[2] = 1'b0;
    assign proc_253_TLF_FIFO_blk[2] = 1'b0;
    assign proc_253_input_sync_blk[2] = 1'b0;
    assign proc_253_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_253[2] = dl_detect_out ? proc_dep_vld_vec_253_reg[2] : (proc_253_data_FIFO_blk[2] | proc_253_data_PIPO_blk[2] | proc_253_start_FIFO_blk[2] | proc_253_TLF_FIFO_blk[2] | proc_253_input_sync_blk[2] | proc_253_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_253_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_253_reg <= proc_dep_vld_vec_253;
        end
    end
    assign in_chan_dep_vld_vec_253[0] = dep_chan_vld_209_253;
    assign in_chan_dep_data_vec_253[263 : 0] = dep_chan_data_209_253;
    assign token_in_vec_253[0] = token_209_253;
    assign in_chan_dep_vld_vec_253[1] = dep_chan_vld_252_253;
    assign in_chan_dep_data_vec_253[527 : 264] = dep_chan_data_252_253;
    assign token_in_vec_253[1] = token_252_253;
    assign in_chan_dep_vld_vec_253[2] = dep_chan_vld_254_253;
    assign in_chan_dep_data_vec_253[791 : 528] = dep_chan_data_254_253;
    assign token_in_vec_253[2] = token_254_253;
    assign dep_chan_vld_253_252 = out_chan_dep_vld_vec_253[0];
    assign dep_chan_data_253_252 = out_chan_dep_data_253;
    assign token_253_252 = token_out_vec_253[0];
    assign dep_chan_vld_253_254 = out_chan_dep_vld_vec_253[1];
    assign dep_chan_data_253_254 = out_chan_dep_data_253;
    assign token_253_254 = token_out_vec_253[1];
    assign dep_chan_vld_253_209 = out_chan_dep_vld_vec_253[2];
    assign dep_chan_data_253_209 = out_chan_dep_data_253;
    assign token_253_209 = token_out_vec_253[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_17_x2_U0
    top_hls_deadlock_detect_unit #(264, 254, 3, 3) top_hls_deadlock_detect_unit_254 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_254),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_254),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_254),
        .token_in_vec(token_in_vec_254),
        .dl_detect_in(dl_detect_out),
        .origin(origin[254]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_254),
        .out_chan_dep_data(out_chan_dep_data_254),
        .token_out_vec(token_out_vec_254),
        .dl_detect_out(dl_in_vec[254]));

    assign proc_254_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_17_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_blk_n);
    assign proc_254_data_PIPO_blk[0] = 1'b0;
    assign proc_254_start_FIFO_blk[0] = 1'b0;
    assign proc_254_TLF_FIFO_blk[0] = 1'b0;
    assign proc_254_input_sync_blk[0] = 1'b0;
    assign proc_254_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_254[0] = dl_detect_out ? proc_dep_vld_vec_254_reg[0] : (proc_254_data_FIFO_blk[0] | proc_254_data_PIPO_blk[0] | proc_254_start_FIFO_blk[0] | proc_254_TLF_FIFO_blk[0] | proc_254_input_sync_blk[0] | proc_254_output_sync_blk[0]);
    assign proc_254_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_17_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_blk_n);
    assign proc_254_data_PIPO_blk[1] = 1'b0;
    assign proc_254_start_FIFO_blk[1] = 1'b0;
    assign proc_254_TLF_FIFO_blk[1] = 1'b0;
    assign proc_254_input_sync_blk[1] = 1'b0;
    assign proc_254_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_254[1] = dl_detect_out ? proc_dep_vld_vec_254_reg[1] : (proc_254_data_FIFO_blk[1] | proc_254_data_PIPO_blk[1] | proc_254_start_FIFO_blk[1] | proc_254_TLF_FIFO_blk[1] | proc_254_input_sync_blk[1] | proc_254_output_sync_blk[1]);
    assign proc_254_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_17_x2_U0.fifo_C_drain_PE_6_1_x2102_blk_n);
    assign proc_254_data_PIPO_blk[2] = 1'b0;
    assign proc_254_start_FIFO_blk[2] = 1'b0;
    assign proc_254_TLF_FIFO_blk[2] = 1'b0;
    assign proc_254_input_sync_blk[2] = 1'b0;
    assign proc_254_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_254[2] = dl_detect_out ? proc_dep_vld_vec_254_reg[2] : (proc_254_data_FIFO_blk[2] | proc_254_data_PIPO_blk[2] | proc_254_start_FIFO_blk[2] | proc_254_TLF_FIFO_blk[2] | proc_254_input_sync_blk[2] | proc_254_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_254_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_254_reg <= proc_dep_vld_vec_254;
        end
    end
    assign in_chan_dep_vld_vec_254[0] = dep_chan_vld_207_254;
    assign in_chan_dep_data_vec_254[263 : 0] = dep_chan_data_207_254;
    assign token_in_vec_254[0] = token_207_254;
    assign in_chan_dep_vld_vec_254[1] = dep_chan_vld_253_254;
    assign in_chan_dep_data_vec_254[527 : 264] = dep_chan_data_253_254;
    assign token_in_vec_254[1] = token_253_254;
    assign in_chan_dep_vld_vec_254[2] = dep_chan_vld_255_254;
    assign in_chan_dep_data_vec_254[791 : 528] = dep_chan_data_255_254;
    assign token_in_vec_254[2] = token_255_254;
    assign dep_chan_vld_254_253 = out_chan_dep_vld_vec_254[0];
    assign dep_chan_data_254_253 = out_chan_dep_data_254;
    assign token_254_253 = token_out_vec_254[0];
    assign dep_chan_vld_254_255 = out_chan_dep_vld_vec_254[1];
    assign dep_chan_data_254_255 = out_chan_dep_data_254;
    assign token_254_255 = token_out_vec_254[1];
    assign dep_chan_vld_254_207 = out_chan_dep_vld_vec_254[2];
    assign dep_chan_data_254_207 = out_chan_dep_data_254;
    assign token_254_207 = token_out_vec_254[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_18_x2_U0
    top_hls_deadlock_detect_unit #(264, 255, 3, 3) top_hls_deadlock_detect_unit_255 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_255),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_255),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_255),
        .token_in_vec(token_in_vec_255),
        .dl_detect_in(dl_detect_out),
        .origin(origin[255]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_255),
        .out_chan_dep_data(out_chan_dep_data_255),
        .token_out_vec(token_out_vec_255),
        .dl_detect_out(dl_in_vec[255]));

    assign proc_255_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_18_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_blk_n);
    assign proc_255_data_PIPO_blk[0] = 1'b0;
    assign proc_255_start_FIFO_blk[0] = 1'b0;
    assign proc_255_TLF_FIFO_blk[0] = 1'b0;
    assign proc_255_input_sync_blk[0] = 1'b0;
    assign proc_255_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_255[0] = dl_detect_out ? proc_dep_vld_vec_255_reg[0] : (proc_255_data_FIFO_blk[0] | proc_255_data_PIPO_blk[0] | proc_255_start_FIFO_blk[0] | proc_255_TLF_FIFO_blk[0] | proc_255_input_sync_blk[0] | proc_255_output_sync_blk[0]);
    assign proc_255_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_18_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_blk_n);
    assign proc_255_data_PIPO_blk[1] = 1'b0;
    assign proc_255_start_FIFO_blk[1] = 1'b0;
    assign proc_255_TLF_FIFO_blk[1] = 1'b0;
    assign proc_255_input_sync_blk[1] = 1'b0;
    assign proc_255_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_255[1] = dl_detect_out ? proc_dep_vld_vec_255_reg[1] : (proc_255_data_FIFO_blk[1] | proc_255_data_PIPO_blk[1] | proc_255_start_FIFO_blk[1] | proc_255_TLF_FIFO_blk[1] | proc_255_input_sync_blk[1] | proc_255_output_sync_blk[1]);
    assign proc_255_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_18_x2_U0.fifo_C_drain_PE_5_1_x2101_blk_n);
    assign proc_255_data_PIPO_blk[2] = 1'b0;
    assign proc_255_start_FIFO_blk[2] = 1'b0;
    assign proc_255_TLF_FIFO_blk[2] = 1'b0;
    assign proc_255_input_sync_blk[2] = 1'b0;
    assign proc_255_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_255[2] = dl_detect_out ? proc_dep_vld_vec_255_reg[2] : (proc_255_data_FIFO_blk[2] | proc_255_data_PIPO_blk[2] | proc_255_start_FIFO_blk[2] | proc_255_TLF_FIFO_blk[2] | proc_255_input_sync_blk[2] | proc_255_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_255_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_255_reg <= proc_dep_vld_vec_255;
        end
    end
    assign in_chan_dep_vld_vec_255[0] = dep_chan_vld_205_255;
    assign in_chan_dep_data_vec_255[263 : 0] = dep_chan_data_205_255;
    assign token_in_vec_255[0] = token_205_255;
    assign in_chan_dep_vld_vec_255[1] = dep_chan_vld_254_255;
    assign in_chan_dep_data_vec_255[527 : 264] = dep_chan_data_254_255;
    assign token_in_vec_255[1] = token_254_255;
    assign in_chan_dep_vld_vec_255[2] = dep_chan_vld_256_255;
    assign in_chan_dep_data_vec_255[791 : 528] = dep_chan_data_256_255;
    assign token_in_vec_255[2] = token_256_255;
    assign dep_chan_vld_255_254 = out_chan_dep_vld_vec_255[0];
    assign dep_chan_data_255_254 = out_chan_dep_data_255;
    assign token_255_254 = token_out_vec_255[0];
    assign dep_chan_vld_255_256 = out_chan_dep_vld_vec_255[1];
    assign dep_chan_data_255_256 = out_chan_dep_data_255;
    assign token_255_256 = token_out_vec_255[1];
    assign dep_chan_vld_255_205 = out_chan_dep_vld_vec_255[2];
    assign dep_chan_data_255_205 = out_chan_dep_data_255;
    assign token_255_205 = token_out_vec_255[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_19_x2_U0
    top_hls_deadlock_detect_unit #(264, 256, 3, 3) top_hls_deadlock_detect_unit_256 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_256),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_256),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_256),
        .token_in_vec(token_in_vec_256),
        .dl_detect_in(dl_detect_out),
        .origin(origin[256]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_256),
        .out_chan_dep_data(out_chan_dep_data_256),
        .token_out_vec(token_out_vec_256),
        .dl_detect_out(dl_in_vec[256]));

    assign proc_256_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_19_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x2127_blk_n);
    assign proc_256_data_PIPO_blk[0] = 1'b0;
    assign proc_256_start_FIFO_blk[0] = 1'b0;
    assign proc_256_TLF_FIFO_blk[0] = 1'b0;
    assign proc_256_input_sync_blk[0] = 1'b0;
    assign proc_256_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_256[0] = dl_detect_out ? proc_dep_vld_vec_256_reg[0] : (proc_256_data_FIFO_blk[0] | proc_256_data_PIPO_blk[0] | proc_256_start_FIFO_blk[0] | proc_256_TLF_FIFO_blk[0] | proc_256_input_sync_blk[0] | proc_256_output_sync_blk[0]);
    assign proc_256_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_19_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_blk_n);
    assign proc_256_data_PIPO_blk[1] = 1'b0;
    assign proc_256_start_FIFO_blk[1] = 1'b0;
    assign proc_256_TLF_FIFO_blk[1] = 1'b0;
    assign proc_256_input_sync_blk[1] = 1'b0;
    assign proc_256_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_256[1] = dl_detect_out ? proc_dep_vld_vec_256_reg[1] : (proc_256_data_FIFO_blk[1] | proc_256_data_PIPO_blk[1] | proc_256_start_FIFO_blk[1] | proc_256_TLF_FIFO_blk[1] | proc_256_input_sync_blk[1] | proc_256_output_sync_blk[1]);
    assign proc_256_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_19_x2_U0.fifo_C_drain_PE_4_1_x2100_blk_n);
    assign proc_256_data_PIPO_blk[2] = 1'b0;
    assign proc_256_start_FIFO_blk[2] = 1'b0;
    assign proc_256_TLF_FIFO_blk[2] = 1'b0;
    assign proc_256_input_sync_blk[2] = 1'b0;
    assign proc_256_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_256[2] = dl_detect_out ? proc_dep_vld_vec_256_reg[2] : (proc_256_data_FIFO_blk[2] | proc_256_data_PIPO_blk[2] | proc_256_start_FIFO_blk[2] | proc_256_TLF_FIFO_blk[2] | proc_256_input_sync_blk[2] | proc_256_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_256_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_256_reg <= proc_dep_vld_vec_256;
        end
    end
    assign in_chan_dep_vld_vec_256[0] = dep_chan_vld_203_256;
    assign in_chan_dep_data_vec_256[263 : 0] = dep_chan_data_203_256;
    assign token_in_vec_256[0] = token_203_256;
    assign in_chan_dep_vld_vec_256[1] = dep_chan_vld_255_256;
    assign in_chan_dep_data_vec_256[527 : 264] = dep_chan_data_255_256;
    assign token_in_vec_256[1] = token_255_256;
    assign in_chan_dep_vld_vec_256[2] = dep_chan_vld_257_256;
    assign in_chan_dep_data_vec_256[791 : 528] = dep_chan_data_257_256;
    assign token_in_vec_256[2] = token_257_256;
    assign dep_chan_vld_256_255 = out_chan_dep_vld_vec_256[0];
    assign dep_chan_data_256_255 = out_chan_dep_data_256;
    assign token_256_255 = token_out_vec_256[0];
    assign dep_chan_vld_256_257 = out_chan_dep_vld_vec_256[1];
    assign dep_chan_data_256_257 = out_chan_dep_data_256;
    assign token_256_257 = token_out_vec_256[1];
    assign dep_chan_vld_256_203 = out_chan_dep_vld_vec_256[2];
    assign dep_chan_data_256_203 = out_chan_dep_data_256;
    assign token_256_203 = token_out_vec_256[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_20_x2_U0
    top_hls_deadlock_detect_unit #(264, 257, 3, 3) top_hls_deadlock_detect_unit_257 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_257),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_257),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_257),
        .token_in_vec(token_in_vec_257),
        .dl_detect_in(dl_detect_out),
        .origin(origin[257]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_257),
        .out_chan_dep_data(out_chan_dep_data_257),
        .token_out_vec(token_out_vec_257),
        .dl_detect_out(dl_in_vec[257]));

    assign proc_257_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_20_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x2126_blk_n);
    assign proc_257_data_PIPO_blk[0] = 1'b0;
    assign proc_257_start_FIFO_blk[0] = 1'b0;
    assign proc_257_TLF_FIFO_blk[0] = 1'b0;
    assign proc_257_input_sync_blk[0] = 1'b0;
    assign proc_257_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_257[0] = dl_detect_out ? proc_dep_vld_vec_257_reg[0] : (proc_257_data_FIFO_blk[0] | proc_257_data_PIPO_blk[0] | proc_257_start_FIFO_blk[0] | proc_257_TLF_FIFO_blk[0] | proc_257_input_sync_blk[0] | proc_257_output_sync_blk[0]);
    assign proc_257_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_20_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_blk_n);
    assign proc_257_data_PIPO_blk[1] = 1'b0;
    assign proc_257_start_FIFO_blk[1] = 1'b0;
    assign proc_257_TLF_FIFO_blk[1] = 1'b0;
    assign proc_257_input_sync_blk[1] = 1'b0;
    assign proc_257_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_257[1] = dl_detect_out ? proc_dep_vld_vec_257_reg[1] : (proc_257_data_FIFO_blk[1] | proc_257_data_PIPO_blk[1] | proc_257_start_FIFO_blk[1] | proc_257_TLF_FIFO_blk[1] | proc_257_input_sync_blk[1] | proc_257_output_sync_blk[1]);
    assign proc_257_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_20_x2_U0.fifo_C_drain_PE_3_1_x299_blk_n);
    assign proc_257_data_PIPO_blk[2] = 1'b0;
    assign proc_257_start_FIFO_blk[2] = 1'b0;
    assign proc_257_TLF_FIFO_blk[2] = 1'b0;
    assign proc_257_input_sync_blk[2] = 1'b0;
    assign proc_257_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_257[2] = dl_detect_out ? proc_dep_vld_vec_257_reg[2] : (proc_257_data_FIFO_blk[2] | proc_257_data_PIPO_blk[2] | proc_257_start_FIFO_blk[2] | proc_257_TLF_FIFO_blk[2] | proc_257_input_sync_blk[2] | proc_257_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_257_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_257_reg <= proc_dep_vld_vec_257;
        end
    end
    assign in_chan_dep_vld_vec_257[0] = dep_chan_vld_201_257;
    assign in_chan_dep_data_vec_257[263 : 0] = dep_chan_data_201_257;
    assign token_in_vec_257[0] = token_201_257;
    assign in_chan_dep_vld_vec_257[1] = dep_chan_vld_256_257;
    assign in_chan_dep_data_vec_257[527 : 264] = dep_chan_data_256_257;
    assign token_in_vec_257[1] = token_256_257;
    assign in_chan_dep_vld_vec_257[2] = dep_chan_vld_258_257;
    assign in_chan_dep_data_vec_257[791 : 528] = dep_chan_data_258_257;
    assign token_in_vec_257[2] = token_258_257;
    assign dep_chan_vld_257_256 = out_chan_dep_vld_vec_257[0];
    assign dep_chan_data_257_256 = out_chan_dep_data_257;
    assign token_257_256 = token_out_vec_257[0];
    assign dep_chan_vld_257_258 = out_chan_dep_vld_vec_257[1];
    assign dep_chan_data_257_258 = out_chan_dep_data_257;
    assign token_257_258 = token_out_vec_257[1];
    assign dep_chan_vld_257_201 = out_chan_dep_vld_vec_257[2];
    assign dep_chan_data_257_201 = out_chan_dep_data_257;
    assign token_257_201 = token_out_vec_257[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_21_x2_U0
    top_hls_deadlock_detect_unit #(264, 258, 3, 3) top_hls_deadlock_detect_unit_258 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_258),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_258),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_258),
        .token_in_vec(token_in_vec_258),
        .dl_detect_in(dl_detect_out),
        .origin(origin[258]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_258),
        .out_chan_dep_data(out_chan_dep_data_258),
        .token_out_vec(token_out_vec_258),
        .dl_detect_out(dl_in_vec[258]));

    assign proc_258_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_21_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x2125_blk_n);
    assign proc_258_data_PIPO_blk[0] = 1'b0;
    assign proc_258_start_FIFO_blk[0] = 1'b0;
    assign proc_258_TLF_FIFO_blk[0] = 1'b0;
    assign proc_258_input_sync_blk[0] = 1'b0;
    assign proc_258_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_258[0] = dl_detect_out ? proc_dep_vld_vec_258_reg[0] : (proc_258_data_FIFO_blk[0] | proc_258_data_PIPO_blk[0] | proc_258_start_FIFO_blk[0] | proc_258_TLF_FIFO_blk[0] | proc_258_input_sync_blk[0] | proc_258_output_sync_blk[0]);
    assign proc_258_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_21_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_blk_n);
    assign proc_258_data_PIPO_blk[1] = 1'b0;
    assign proc_258_start_FIFO_blk[1] = 1'b0;
    assign proc_258_TLF_FIFO_blk[1] = 1'b0;
    assign proc_258_input_sync_blk[1] = 1'b0;
    assign proc_258_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_258[1] = dl_detect_out ? proc_dep_vld_vec_258_reg[1] : (proc_258_data_FIFO_blk[1] | proc_258_data_PIPO_blk[1] | proc_258_start_FIFO_blk[1] | proc_258_TLF_FIFO_blk[1] | proc_258_input_sync_blk[1] | proc_258_output_sync_blk[1]);
    assign proc_258_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_21_x2_U0.fifo_C_drain_PE_2_1_x298_blk_n);
    assign proc_258_data_PIPO_blk[2] = 1'b0;
    assign proc_258_start_FIFO_blk[2] = 1'b0;
    assign proc_258_TLF_FIFO_blk[2] = 1'b0;
    assign proc_258_input_sync_blk[2] = 1'b0;
    assign proc_258_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_258[2] = dl_detect_out ? proc_dep_vld_vec_258_reg[2] : (proc_258_data_FIFO_blk[2] | proc_258_data_PIPO_blk[2] | proc_258_start_FIFO_blk[2] | proc_258_TLF_FIFO_blk[2] | proc_258_input_sync_blk[2] | proc_258_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_258_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_258_reg <= proc_dep_vld_vec_258;
        end
    end
    assign in_chan_dep_vld_vec_258[0] = dep_chan_vld_199_258;
    assign in_chan_dep_data_vec_258[263 : 0] = dep_chan_data_199_258;
    assign token_in_vec_258[0] = token_199_258;
    assign in_chan_dep_vld_vec_258[1] = dep_chan_vld_257_258;
    assign in_chan_dep_data_vec_258[527 : 264] = dep_chan_data_257_258;
    assign token_in_vec_258[1] = token_257_258;
    assign in_chan_dep_vld_vec_258[2] = dep_chan_vld_259_258;
    assign in_chan_dep_data_vec_258[791 : 528] = dep_chan_data_259_258;
    assign token_in_vec_258[2] = token_259_258;
    assign dep_chan_vld_258_257 = out_chan_dep_vld_vec_258[0];
    assign dep_chan_data_258_257 = out_chan_dep_data_258;
    assign token_258_257 = token_out_vec_258[0];
    assign dep_chan_vld_258_259 = out_chan_dep_vld_vec_258[1];
    assign dep_chan_data_258_259 = out_chan_dep_data_258;
    assign token_258_259 = token_out_vec_258[1];
    assign dep_chan_vld_258_199 = out_chan_dep_vld_vec_258[2];
    assign dep_chan_data_258_199 = out_chan_dep_data_258;
    assign token_258_199 = token_out_vec_258[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_22_x2_U0
    top_hls_deadlock_detect_unit #(264, 259, 3, 3) top_hls_deadlock_detect_unit_259 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_259),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_259),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_259),
        .token_in_vec(token_in_vec_259),
        .dl_detect_in(dl_detect_out),
        .origin(origin[259]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_259),
        .out_chan_dep_data(out_chan_dep_data_259),
        .token_out_vec(token_out_vec_259),
        .dl_detect_out(dl_in_vec[259]));

    assign proc_259_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_22_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x2124_blk_n);
    assign proc_259_data_PIPO_blk[0] = 1'b0;
    assign proc_259_start_FIFO_blk[0] = 1'b0;
    assign proc_259_TLF_FIFO_blk[0] = 1'b0;
    assign proc_259_input_sync_blk[0] = 1'b0;
    assign proc_259_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_259[0] = dl_detect_out ? proc_dep_vld_vec_259_reg[0] : (proc_259_data_FIFO_blk[0] | proc_259_data_PIPO_blk[0] | proc_259_start_FIFO_blk[0] | proc_259_TLF_FIFO_blk[0] | proc_259_input_sync_blk[0] | proc_259_output_sync_blk[0]);
    assign proc_259_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_22_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_blk_n);
    assign proc_259_data_PIPO_blk[1] = 1'b0;
    assign proc_259_start_FIFO_blk[1] = 1'b0;
    assign proc_259_TLF_FIFO_blk[1] = 1'b0;
    assign proc_259_input_sync_blk[1] = 1'b0;
    assign proc_259_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_259[1] = dl_detect_out ? proc_dep_vld_vec_259_reg[1] : (proc_259_data_FIFO_blk[1] | proc_259_data_PIPO_blk[1] | proc_259_start_FIFO_blk[1] | proc_259_TLF_FIFO_blk[1] | proc_259_input_sync_blk[1] | proc_259_output_sync_blk[1]);
    assign proc_259_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_22_x2_U0.fifo_C_drain_PE_1_1_x297_blk_n);
    assign proc_259_data_PIPO_blk[2] = 1'b0;
    assign proc_259_start_FIFO_blk[2] = 1'b0;
    assign proc_259_TLF_FIFO_blk[2] = 1'b0;
    assign proc_259_input_sync_blk[2] = 1'b0;
    assign proc_259_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_259[2] = dl_detect_out ? proc_dep_vld_vec_259_reg[2] : (proc_259_data_FIFO_blk[2] | proc_259_data_PIPO_blk[2] | proc_259_start_FIFO_blk[2] | proc_259_TLF_FIFO_blk[2] | proc_259_input_sync_blk[2] | proc_259_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_259_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_259_reg <= proc_dep_vld_vec_259;
        end
    end
    assign in_chan_dep_vld_vec_259[0] = dep_chan_vld_197_259;
    assign in_chan_dep_data_vec_259[263 : 0] = dep_chan_data_197_259;
    assign token_in_vec_259[0] = token_197_259;
    assign in_chan_dep_vld_vec_259[1] = dep_chan_vld_258_259;
    assign in_chan_dep_data_vec_259[527 : 264] = dep_chan_data_258_259;
    assign token_in_vec_259[1] = token_258_259;
    assign in_chan_dep_vld_vec_259[2] = dep_chan_vld_260_259;
    assign in_chan_dep_data_vec_259[791 : 528] = dep_chan_data_260_259;
    assign token_in_vec_259[2] = token_260_259;
    assign dep_chan_vld_259_258 = out_chan_dep_vld_vec_259[0];
    assign dep_chan_data_259_258 = out_chan_dep_data_259;
    assign token_259_258 = token_out_vec_259[0];
    assign dep_chan_vld_259_260 = out_chan_dep_vld_vec_259[1];
    assign dep_chan_data_259_260 = out_chan_dep_data_259;
    assign token_259_260 = token_out_vec_259[1];
    assign dep_chan_vld_259_197 = out_chan_dep_vld_vec_259[2];
    assign dep_chan_data_259_197 = out_chan_dep_data_259;
    assign token_259_197 = token_out_vec_259[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L1_out_23_x2_U0
    top_hls_deadlock_detect_unit #(264, 260, 3, 3) top_hls_deadlock_detect_unit_260 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_260),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_260),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_260),
        .token_in_vec(token_in_vec_260),
        .dl_detect_in(dl_detect_out),
        .origin(origin[260]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_260),
        .out_chan_dep_data(out_chan_dep_data_260),
        .token_out_vec(token_out_vec_260),
        .dl_detect_out(dl_in_vec[260]));

    assign proc_260_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_23_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x2123_blk_n);
    assign proc_260_data_PIPO_blk[0] = 1'b0;
    assign proc_260_start_FIFO_blk[0] = 1'b0;
    assign proc_260_TLF_FIFO_blk[0] = 1'b0;
    assign proc_260_input_sync_blk[0] = 1'b0;
    assign proc_260_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_260[0] = dl_detect_out ? proc_dep_vld_vec_260_reg[0] : (proc_260_data_FIFO_blk[0] | proc_260_data_PIPO_blk[0] | proc_260_start_FIFO_blk[0] | proc_260_TLF_FIFO_blk[0] | proc_260_input_sync_blk[0] | proc_260_output_sync_blk[0]);
    assign proc_260_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_23_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_blk_n);
    assign proc_260_data_PIPO_blk[1] = 1'b0;
    assign proc_260_start_FIFO_blk[1] = 1'b0;
    assign proc_260_TLF_FIFO_blk[1] = 1'b0;
    assign proc_260_input_sync_blk[1] = 1'b0;
    assign proc_260_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_260[1] = dl_detect_out ? proc_dep_vld_vec_260_reg[1] : (proc_260_data_FIFO_blk[1] | proc_260_data_PIPO_blk[1] | proc_260_start_FIFO_blk[1] | proc_260_TLF_FIFO_blk[1] | proc_260_input_sync_blk[1] | proc_260_output_sync_blk[1]);
    assign proc_260_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L1_out_23_x2_U0.fifo_C_drain_PE_0_1_x296_blk_n);
    assign proc_260_data_PIPO_blk[2] = 1'b0;
    assign proc_260_start_FIFO_blk[2] = 1'b0;
    assign proc_260_TLF_FIFO_blk[2] = 1'b0;
    assign proc_260_input_sync_blk[2] = 1'b0;
    assign proc_260_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_260[2] = dl_detect_out ? proc_dep_vld_vec_260_reg[2] : (proc_260_data_FIFO_blk[2] | proc_260_data_PIPO_blk[2] | proc_260_start_FIFO_blk[2] | proc_260_TLF_FIFO_blk[2] | proc_260_input_sync_blk[2] | proc_260_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_260_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_260_reg <= proc_dep_vld_vec_260;
        end
    end
    assign in_chan_dep_vld_vec_260[0] = dep_chan_vld_195_260;
    assign in_chan_dep_data_vec_260[263 : 0] = dep_chan_data_195_260;
    assign token_in_vec_260[0] = token_195_260;
    assign in_chan_dep_vld_vec_260[1] = dep_chan_vld_259_260;
    assign in_chan_dep_data_vec_260[527 : 264] = dep_chan_data_259_260;
    assign token_in_vec_260[1] = token_259_260;
    assign in_chan_dep_vld_vec_260[2] = dep_chan_vld_261_260;
    assign in_chan_dep_data_vec_260[791 : 528] = dep_chan_data_261_260;
    assign token_in_vec_260[2] = token_261_260;
    assign dep_chan_vld_260_259 = out_chan_dep_vld_vec_260[0];
    assign dep_chan_data_260_259 = out_chan_dep_data_260;
    assign token_260_259 = token_out_vec_260[0];
    assign dep_chan_vld_260_261 = out_chan_dep_vld_vec_260[1];
    assign dep_chan_data_260_261 = out_chan_dep_data_260;
    assign token_260_261 = token_out_vec_260[1];
    assign dep_chan_vld_260_195 = out_chan_dep_vld_vec_260[2];
    assign dep_chan_data_260_195 = out_chan_dep_data_260;
    assign token_260_195 = token_out_vec_260[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L2_out_boundary_x2_U0
    top_hls_deadlock_detect_unit #(264, 261, 2, 2) top_hls_deadlock_detect_unit_261 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_261),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_261),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_261),
        .token_in_vec(token_in_vec_261),
        .dl_detect_in(dl_detect_out),
        .origin(origin[261]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_261),
        .out_chan_dep_data(out_chan_dep_data_261),
        .token_out_vec(token_out_vec_261),
        .dl_detect_out(dl_in_vec[261]));

    assign proc_261_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L2_out_boundary_x2_U0.fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n);
    assign proc_261_data_PIPO_blk[0] = 1'b0;
    assign proc_261_start_FIFO_blk[0] = 1'b0;
    assign proc_261_TLF_FIFO_blk[0] = 1'b0;
    assign proc_261_input_sync_blk[0] = 1'b0;
    assign proc_261_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_261[0] = dl_detect_out ? proc_dep_vld_vec_261_reg[0] : (proc_261_data_FIFO_blk[0] | proc_261_data_PIPO_blk[0] | proc_261_start_FIFO_blk[0] | proc_261_TLF_FIFO_blk[0] | proc_261_input_sync_blk[0] | proc_261_output_sync_blk[0]);
    assign proc_261_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L2_out_boundary_x2_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x2122_blk_n);
    assign proc_261_data_PIPO_blk[1] = 1'b0;
    assign proc_261_start_FIFO_blk[1] = 1'b0;
    assign proc_261_TLF_FIFO_blk[1] = 1'b0;
    assign proc_261_input_sync_blk[1] = 1'b0;
    assign proc_261_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_261[1] = dl_detect_out ? proc_dep_vld_vec_261_reg[1] : (proc_261_data_FIFO_blk[1] | proc_261_data_PIPO_blk[1] | proc_261_start_FIFO_blk[1] | proc_261_TLF_FIFO_blk[1] | proc_261_input_sync_blk[1] | proc_261_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_261_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_261_reg <= proc_dep_vld_vec_261;
        end
    end
    assign in_chan_dep_vld_vec_261[0] = dep_chan_vld_260_261;
    assign in_chan_dep_data_vec_261[263 : 0] = dep_chan_data_260_261;
    assign token_in_vec_261[0] = token_260_261;
    assign in_chan_dep_vld_vec_261[1] = dep_chan_vld_262_261;
    assign in_chan_dep_data_vec_261[527 : 264] = dep_chan_data_262_261;
    assign token_in_vec_261[1] = token_262_261;
    assign dep_chan_vld_261_262 = out_chan_dep_vld_vec_261[0];
    assign dep_chan_data_261_262 = out_chan_dep_data_261;
    assign token_261_262 = token_out_vec_261[0];
    assign dep_chan_vld_261_260 = out_chan_dep_vld_vec_261[1];
    assign dep_chan_data_261_260 = out_chan_dep_data_261;
    assign token_261_260 = token_out_vec_261[1];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L2_out_x2_U0
    top_hls_deadlock_detect_unit #(264, 262, 3, 3) top_hls_deadlock_detect_unit_262 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_262),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_262),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_262),
        .token_in_vec(token_in_vec_262),
        .dl_detect_in(dl_detect_out),
        .origin(origin[262]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_262),
        .out_chan_dep_data(out_chan_dep_data_262),
        .token_out_vec(token_out_vec_262),
        .dl_detect_out(dl_in_vec[262]));

    assign proc_262_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L2_out_x2_U0.fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n);
    assign proc_262_data_PIPO_blk[0] = 1'b0;
    assign proc_262_start_FIFO_blk[0] = 1'b0;
    assign proc_262_TLF_FIFO_blk[0] = 1'b0;
    assign proc_262_input_sync_blk[0] = 1'b0;
    assign proc_262_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_262[0] = dl_detect_out ? proc_dep_vld_vec_262_reg[0] : (proc_262_data_FIFO_blk[0] | proc_262_data_PIPO_blk[0] | proc_262_start_FIFO_blk[0] | proc_262_TLF_FIFO_blk[0] | proc_262_input_sync_blk[0] | proc_262_output_sync_blk[0]);
    assign proc_262_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L2_out_x2_U0.fifo_C_drain_C_drain_IO_L2_out_0_x2135_blk_n);
    assign proc_262_data_PIPO_blk[1] = 1'b0;
    assign proc_262_start_FIFO_blk[1] = 1'b0;
    assign proc_262_TLF_FIFO_blk[1] = 1'b0;
    assign proc_262_input_sync_blk[1] = 1'b0;
    assign proc_262_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_262[1] = dl_detect_out ? proc_dep_vld_vec_262_reg[1] : (proc_262_data_FIFO_blk[1] | proc_262_data_PIPO_blk[1] | proc_262_start_FIFO_blk[1] | proc_262_TLF_FIFO_blk[1] | proc_262_input_sync_blk[1] | proc_262_output_sync_blk[1]);
    assign proc_262_data_FIFO_blk[2] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L2_out_x2_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n);
    assign proc_262_data_PIPO_blk[2] = 1'b0;
    assign proc_262_start_FIFO_blk[2] = 1'b0;
    assign proc_262_TLF_FIFO_blk[2] = 1'b0;
    assign proc_262_input_sync_blk[2] = 1'b0;
    assign proc_262_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_262[2] = dl_detect_out ? proc_dep_vld_vec_262_reg[2] : (proc_262_data_FIFO_blk[2] | proc_262_data_PIPO_blk[2] | proc_262_start_FIFO_blk[2] | proc_262_TLF_FIFO_blk[2] | proc_262_input_sync_blk[2] | proc_262_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_262_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_262_reg <= proc_dep_vld_vec_262;
        end
    end
    assign in_chan_dep_vld_vec_262[0] = dep_chan_vld_247_262;
    assign in_chan_dep_data_vec_262[263 : 0] = dep_chan_data_247_262;
    assign token_in_vec_262[0] = token_247_262;
    assign in_chan_dep_vld_vec_262[1] = dep_chan_vld_261_262;
    assign in_chan_dep_data_vec_262[527 : 264] = dep_chan_data_261_262;
    assign token_in_vec_262[1] = token_261_262;
    assign in_chan_dep_vld_vec_262[2] = dep_chan_vld_263_262;
    assign in_chan_dep_data_vec_262[791 : 528] = dep_chan_data_263_262;
    assign token_in_vec_262[2] = token_263_262;
    assign dep_chan_vld_262_261 = out_chan_dep_vld_vec_262[0];
    assign dep_chan_data_262_261 = out_chan_dep_data_262;
    assign token_262_261 = token_out_vec_262[0];
    assign dep_chan_vld_262_263 = out_chan_dep_vld_vec_262[1];
    assign dep_chan_data_262_263 = out_chan_dep_data_262;
    assign token_262_263 = token_out_vec_262[1];
    assign dep_chan_vld_262_247 = out_chan_dep_vld_vec_262[2];
    assign dep_chan_data_262_247 = out_chan_dep_data_262;
    assign token_262_247 = token_out_vec_262[2];

    // Process: grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0
    top_hls_deadlock_detect_unit #(264, 263, 17, 17) top_hls_deadlock_detect_unit_263 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_263),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_263),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_263),
        .token_in_vec(token_in_vec_263),
        .dl_detect_in(dl_detect_out),
        .origin(origin[263]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_263),
        .out_chan_dep_data(out_chan_dep_data_263),
        .token_out_vec(token_out_vec_263),
        .dl_detect_out(dl_in_vec[263]));

    assign proc_263_data_FIFO_blk[0] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.fifo_C_drain_local_in_blk_n);
    assign proc_263_data_PIPO_blk[0] = 1'b0;
    assign proc_263_start_FIFO_blk[0] = 1'b0;
    assign proc_263_TLF_FIFO_blk[0] = 1'b0;
    assign proc_263_input_sync_blk[0] = 1'b0;
    assign proc_263_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_263[0] = dl_detect_out ? proc_dep_vld_vec_263_reg[0] : (proc_263_data_FIFO_blk[0] | proc_263_data_PIPO_blk[0] | proc_263_start_FIFO_blk[0] | proc_263_TLF_FIFO_blk[0] | proc_263_input_sync_blk[0] | proc_263_output_sync_blk[0]);
    assign proc_263_data_FIFO_blk[1] = 1'b0 | (~grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.C_blk_n);
    assign proc_263_data_PIPO_blk[1] = 1'b0;
    assign proc_263_start_FIFO_blk[1] = 1'b0;
    assign proc_263_TLF_FIFO_blk[1] = 1'b0;
    assign proc_263_input_sync_blk[1] = 1'b0;
    assign proc_263_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_263[1] = dl_detect_out ? proc_dep_vld_vec_263_reg[1] : (proc_263_data_FIFO_blk[1] | proc_263_data_PIPO_blk[1] | proc_263_start_FIFO_blk[1] | proc_263_TLF_FIFO_blk[1] | proc_263_input_sync_blk[1] | proc_263_output_sync_blk[1]);
    assign proc_263_data_FIFO_blk[2] = 1'b0;
    assign proc_263_data_PIPO_blk[2] = 1'b0;
    assign proc_263_start_FIFO_blk[2] = 1'b0;
    assign proc_263_TLF_FIFO_blk[2] = 1'b0;
    assign proc_263_input_sync_blk[2] = 1'b0;
    assign proc_263_output_sync_blk[2] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[2] = dl_detect_out ? proc_dep_vld_vec_263_reg[2] : (proc_263_data_FIFO_blk[2] | proc_263_data_PIPO_blk[2] | proc_263_start_FIFO_blk[2] | proc_263_TLF_FIFO_blk[2] | proc_263_input_sync_blk[2] | proc_263_output_sync_blk[2]);
    assign proc_263_data_FIFO_blk[3] = 1'b0;
    assign proc_263_data_PIPO_blk[3] = 1'b0;
    assign proc_263_start_FIFO_blk[3] = 1'b0;
    assign proc_263_TLF_FIFO_blk[3] = 1'b0;
    assign proc_263_input_sync_blk[3] = 1'b0;
    assign proc_263_output_sync_blk[3] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[3] = dl_detect_out ? proc_dep_vld_vec_263_reg[3] : (proc_263_data_FIFO_blk[3] | proc_263_data_PIPO_blk[3] | proc_263_start_FIFO_blk[3] | proc_263_TLF_FIFO_blk[3] | proc_263_input_sync_blk[3] | proc_263_output_sync_blk[3]);
    assign proc_263_data_FIFO_blk[4] = 1'b0;
    assign proc_263_data_PIPO_blk[4] = 1'b0;
    assign proc_263_start_FIFO_blk[4] = 1'b0;
    assign proc_263_TLF_FIFO_blk[4] = 1'b0;
    assign proc_263_input_sync_blk[4] = 1'b0;
    assign proc_263_output_sync_blk[4] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_2_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[4] = dl_detect_out ? proc_dep_vld_vec_263_reg[4] : (proc_263_data_FIFO_blk[4] | proc_263_data_PIPO_blk[4] | proc_263_start_FIFO_blk[4] | proc_263_TLF_FIFO_blk[4] | proc_263_input_sync_blk[4] | proc_263_output_sync_blk[4]);
    assign proc_263_data_FIFO_blk[5] = 1'b0;
    assign proc_263_data_PIPO_blk[5] = 1'b0;
    assign proc_263_start_FIFO_blk[5] = 1'b0;
    assign proc_263_TLF_FIFO_blk[5] = 1'b0;
    assign proc_263_input_sync_blk[5] = 1'b0;
    assign proc_263_output_sync_blk[5] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_3_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[5] = dl_detect_out ? proc_dep_vld_vec_263_reg[5] : (proc_263_data_FIFO_blk[5] | proc_263_data_PIPO_blk[5] | proc_263_start_FIFO_blk[5] | proc_263_TLF_FIFO_blk[5] | proc_263_input_sync_blk[5] | proc_263_output_sync_blk[5]);
    assign proc_263_data_FIFO_blk[6] = 1'b0;
    assign proc_263_data_PIPO_blk[6] = 1'b0;
    assign proc_263_start_FIFO_blk[6] = 1'b0;
    assign proc_263_TLF_FIFO_blk[6] = 1'b0;
    assign proc_263_input_sync_blk[6] = 1'b0;
    assign proc_263_output_sync_blk[6] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_4_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[6] = dl_detect_out ? proc_dep_vld_vec_263_reg[6] : (proc_263_data_FIFO_blk[6] | proc_263_data_PIPO_blk[6] | proc_263_start_FIFO_blk[6] | proc_263_TLF_FIFO_blk[6] | proc_263_input_sync_blk[6] | proc_263_output_sync_blk[6]);
    assign proc_263_data_FIFO_blk[7] = 1'b0;
    assign proc_263_data_PIPO_blk[7] = 1'b0;
    assign proc_263_start_FIFO_blk[7] = 1'b0;
    assign proc_263_TLF_FIFO_blk[7] = 1'b0;
    assign proc_263_input_sync_blk[7] = 1'b0;
    assign proc_263_output_sync_blk[7] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_5_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[7] = dl_detect_out ? proc_dep_vld_vec_263_reg[7] : (proc_263_data_FIFO_blk[7] | proc_263_data_PIPO_blk[7] | proc_263_start_FIFO_blk[7] | proc_263_TLF_FIFO_blk[7] | proc_263_input_sync_blk[7] | proc_263_output_sync_blk[7]);
    assign proc_263_data_FIFO_blk[8] = 1'b0;
    assign proc_263_data_PIPO_blk[8] = 1'b0;
    assign proc_263_start_FIFO_blk[8] = 1'b0;
    assign proc_263_TLF_FIFO_blk[8] = 1'b0;
    assign proc_263_input_sync_blk[8] = 1'b0;
    assign proc_263_output_sync_blk[8] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_6_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[8] = dl_detect_out ? proc_dep_vld_vec_263_reg[8] : (proc_263_data_FIFO_blk[8] | proc_263_data_PIPO_blk[8] | proc_263_start_FIFO_blk[8] | proc_263_TLF_FIFO_blk[8] | proc_263_input_sync_blk[8] | proc_263_output_sync_blk[8]);
    assign proc_263_data_FIFO_blk[9] = 1'b0;
    assign proc_263_data_PIPO_blk[9] = 1'b0;
    assign proc_263_start_FIFO_blk[9] = 1'b0;
    assign proc_263_TLF_FIFO_blk[9] = 1'b0;
    assign proc_263_input_sync_blk[9] = 1'b0;
    assign proc_263_output_sync_blk[9] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_7_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[9] = dl_detect_out ? proc_dep_vld_vec_263_reg[9] : (proc_263_data_FIFO_blk[9] | proc_263_data_PIPO_blk[9] | proc_263_start_FIFO_blk[9] | proc_263_TLF_FIFO_blk[9] | proc_263_input_sync_blk[9] | proc_263_output_sync_blk[9]);
    assign proc_263_data_FIFO_blk[10] = 1'b0;
    assign proc_263_data_PIPO_blk[10] = 1'b0;
    assign proc_263_start_FIFO_blk[10] = 1'b0;
    assign proc_263_TLF_FIFO_blk[10] = 1'b0;
    assign proc_263_input_sync_blk[10] = 1'b0;
    assign proc_263_output_sync_blk[10] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_8_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[10] = dl_detect_out ? proc_dep_vld_vec_263_reg[10] : (proc_263_data_FIFO_blk[10] | proc_263_data_PIPO_blk[10] | proc_263_start_FIFO_blk[10] | proc_263_TLF_FIFO_blk[10] | proc_263_input_sync_blk[10] | proc_263_output_sync_blk[10]);
    assign proc_263_data_FIFO_blk[11] = 1'b0;
    assign proc_263_data_PIPO_blk[11] = 1'b0;
    assign proc_263_start_FIFO_blk[11] = 1'b0;
    assign proc_263_TLF_FIFO_blk[11] = 1'b0;
    assign proc_263_input_sync_blk[11] = 1'b0;
    assign proc_263_output_sync_blk[11] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_9_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[11] = dl_detect_out ? proc_dep_vld_vec_263_reg[11] : (proc_263_data_FIFO_blk[11] | proc_263_data_PIPO_blk[11] | proc_263_start_FIFO_blk[11] | proc_263_TLF_FIFO_blk[11] | proc_263_input_sync_blk[11] | proc_263_output_sync_blk[11]);
    assign proc_263_data_FIFO_blk[12] = 1'b0;
    assign proc_263_data_PIPO_blk[12] = 1'b0;
    assign proc_263_start_FIFO_blk[12] = 1'b0;
    assign proc_263_TLF_FIFO_blk[12] = 1'b0;
    assign proc_263_input_sync_blk[12] = 1'b0;
    assign proc_263_output_sync_blk[12] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_10_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[12] = dl_detect_out ? proc_dep_vld_vec_263_reg[12] : (proc_263_data_FIFO_blk[12] | proc_263_data_PIPO_blk[12] | proc_263_start_FIFO_blk[12] | proc_263_TLF_FIFO_blk[12] | proc_263_input_sync_blk[12] | proc_263_output_sync_blk[12]);
    assign proc_263_data_FIFO_blk[13] = 1'b0;
    assign proc_263_data_PIPO_blk[13] = 1'b0;
    assign proc_263_start_FIFO_blk[13] = 1'b0;
    assign proc_263_TLF_FIFO_blk[13] = 1'b0;
    assign proc_263_input_sync_blk[13] = 1'b0;
    assign proc_263_output_sync_blk[13] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_11_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[13] = dl_detect_out ? proc_dep_vld_vec_263_reg[13] : (proc_263_data_FIFO_blk[13] | proc_263_data_PIPO_blk[13] | proc_263_start_FIFO_blk[13] | proc_263_TLF_FIFO_blk[13] | proc_263_input_sync_blk[13] | proc_263_output_sync_blk[13]);
    assign proc_263_data_FIFO_blk[14] = 1'b0;
    assign proc_263_data_PIPO_blk[14] = 1'b0;
    assign proc_263_start_FIFO_blk[14] = 1'b0;
    assign proc_263_TLF_FIFO_blk[14] = 1'b0;
    assign proc_263_input_sync_blk[14] = 1'b0;
    assign proc_263_output_sync_blk[14] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.A_PE_dummy_12_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[14] = dl_detect_out ? proc_dep_vld_vec_263_reg[14] : (proc_263_data_FIFO_blk[14] | proc_263_data_PIPO_blk[14] | proc_263_start_FIFO_blk[14] | proc_263_TLF_FIFO_blk[14] | proc_263_input_sync_blk[14] | proc_263_output_sync_blk[14]);
    assign proc_263_data_FIFO_blk[15] = 1'b0;
    assign proc_263_data_PIPO_blk[15] = 1'b0;
    assign proc_263_start_FIFO_blk[15] = 1'b0;
    assign proc_263_TLF_FIFO_blk[15] = 1'b0;
    assign proc_263_input_sync_blk[15] = 1'b0;
    assign proc_263_output_sync_blk[15] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_0_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[15] = dl_detect_out ? proc_dep_vld_vec_263_reg[15] : (proc_263_data_FIFO_blk[15] | proc_263_data_PIPO_blk[15] | proc_263_start_FIFO_blk[15] | proc_263_TLF_FIFO_blk[15] | proc_263_input_sync_blk[15] | proc_263_output_sync_blk[15]);
    assign proc_263_data_FIFO_blk[16] = 1'b0;
    assign proc_263_data_PIPO_blk[16] = 1'b0;
    assign proc_263_start_FIFO_blk[16] = 1'b0;
    assign proc_263_TLF_FIFO_blk[16] = 1'b0;
    assign proc_263_input_sync_blk[16] = 1'b0;
    assign proc_263_output_sync_blk[16] = 1'b0 | (ap_done_reg_47 & grp_kernel3_x2_fu_124.C_drain_IO_L3_out_x2_U0.ap_done & ~grp_kernel3_x2_fu_124.B_PE_dummy_1_x2_U0.ap_done);
    assign proc_dep_vld_vec_263[16] = dl_detect_out ? proc_dep_vld_vec_263_reg[16] : (proc_263_data_FIFO_blk[16] | proc_263_data_PIPO_blk[16] | proc_263_start_FIFO_blk[16] | proc_263_TLF_FIFO_blk[16] | proc_263_input_sync_blk[16] | proc_263_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_263_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_263_reg <= proc_dep_vld_vec_263;
        end
    end
    assign in_chan_dep_vld_vec_263[0] = dep_chan_vld_176_263;
    assign in_chan_dep_data_vec_263[263 : 0] = dep_chan_data_176_263;
    assign token_in_vec_263[0] = token_176_263;
    assign in_chan_dep_vld_vec_263[1] = dep_chan_vld_220_263;
    assign in_chan_dep_data_vec_263[527 : 264] = dep_chan_data_220_263;
    assign token_in_vec_263[1] = token_220_263;
    assign in_chan_dep_vld_vec_263[2] = dep_chan_vld_221_263;
    assign in_chan_dep_data_vec_263[791 : 528] = dep_chan_data_221_263;
    assign token_in_vec_263[2] = token_221_263;
    assign in_chan_dep_vld_vec_263[3] = dep_chan_vld_222_263;
    assign in_chan_dep_data_vec_263[1055 : 792] = dep_chan_data_222_263;
    assign token_in_vec_263[3] = token_222_263;
    assign in_chan_dep_vld_vec_263[4] = dep_chan_vld_223_263;
    assign in_chan_dep_data_vec_263[1319 : 1056] = dep_chan_data_223_263;
    assign token_in_vec_263[4] = token_223_263;
    assign in_chan_dep_vld_vec_263[5] = dep_chan_vld_224_263;
    assign in_chan_dep_data_vec_263[1583 : 1320] = dep_chan_data_224_263;
    assign token_in_vec_263[5] = token_224_263;
    assign in_chan_dep_vld_vec_263[6] = dep_chan_vld_225_263;
    assign in_chan_dep_data_vec_263[1847 : 1584] = dep_chan_data_225_263;
    assign token_in_vec_263[6] = token_225_263;
    assign in_chan_dep_vld_vec_263[7] = dep_chan_vld_226_263;
    assign in_chan_dep_data_vec_263[2111 : 1848] = dep_chan_data_226_263;
    assign token_in_vec_263[7] = token_226_263;
    assign in_chan_dep_vld_vec_263[8] = dep_chan_vld_227_263;
    assign in_chan_dep_data_vec_263[2375 : 2112] = dep_chan_data_227_263;
    assign token_in_vec_263[8] = token_227_263;
    assign in_chan_dep_vld_vec_263[9] = dep_chan_vld_228_263;
    assign in_chan_dep_data_vec_263[2639 : 2376] = dep_chan_data_228_263;
    assign token_in_vec_263[9] = token_228_263;
    assign in_chan_dep_vld_vec_263[10] = dep_chan_vld_229_263;
    assign in_chan_dep_data_vec_263[2903 : 2640] = dep_chan_data_229_263;
    assign token_in_vec_263[10] = token_229_263;
    assign in_chan_dep_vld_vec_263[11] = dep_chan_vld_230_263;
    assign in_chan_dep_data_vec_263[3167 : 2904] = dep_chan_data_230_263;
    assign token_in_vec_263[11] = token_230_263;
    assign in_chan_dep_vld_vec_263[12] = dep_chan_vld_231_263;
    assign in_chan_dep_data_vec_263[3431 : 3168] = dep_chan_data_231_263;
    assign token_in_vec_263[12] = token_231_263;
    assign in_chan_dep_vld_vec_263[13] = dep_chan_vld_232_263;
    assign in_chan_dep_data_vec_263[3695 : 3432] = dep_chan_data_232_263;
    assign token_in_vec_263[13] = token_232_263;
    assign in_chan_dep_vld_vec_263[14] = dep_chan_vld_233_263;
    assign in_chan_dep_data_vec_263[3959 : 3696] = dep_chan_data_233_263;
    assign token_in_vec_263[14] = token_233_263;
    assign in_chan_dep_vld_vec_263[15] = dep_chan_vld_234_263;
    assign in_chan_dep_data_vec_263[4223 : 3960] = dep_chan_data_234_263;
    assign token_in_vec_263[15] = token_234_263;
    assign in_chan_dep_vld_vec_263[16] = dep_chan_vld_262_263;
    assign in_chan_dep_data_vec_263[4487 : 4224] = dep_chan_data_262_263;
    assign token_in_vec_263[16] = token_262_263;
    assign dep_chan_vld_263_262 = out_chan_dep_vld_vec_263[0];
    assign dep_chan_data_263_262 = out_chan_dep_data_263;
    assign token_263_262 = token_out_vec_263[0];
    assign dep_chan_vld_263_176 = out_chan_dep_vld_vec_263[1];
    assign dep_chan_data_263_176 = out_chan_dep_data_263;
    assign token_263_176 = token_out_vec_263[1];
    assign dep_chan_vld_263_220 = out_chan_dep_vld_vec_263[2];
    assign dep_chan_data_263_220 = out_chan_dep_data_263;
    assign token_263_220 = token_out_vec_263[2];
    assign dep_chan_vld_263_221 = out_chan_dep_vld_vec_263[3];
    assign dep_chan_data_263_221 = out_chan_dep_data_263;
    assign token_263_221 = token_out_vec_263[3];
    assign dep_chan_vld_263_222 = out_chan_dep_vld_vec_263[4];
    assign dep_chan_data_263_222 = out_chan_dep_data_263;
    assign token_263_222 = token_out_vec_263[4];
    assign dep_chan_vld_263_223 = out_chan_dep_vld_vec_263[5];
    assign dep_chan_data_263_223 = out_chan_dep_data_263;
    assign token_263_223 = token_out_vec_263[5];
    assign dep_chan_vld_263_224 = out_chan_dep_vld_vec_263[6];
    assign dep_chan_data_263_224 = out_chan_dep_data_263;
    assign token_263_224 = token_out_vec_263[6];
    assign dep_chan_vld_263_225 = out_chan_dep_vld_vec_263[7];
    assign dep_chan_data_263_225 = out_chan_dep_data_263;
    assign token_263_225 = token_out_vec_263[7];
    assign dep_chan_vld_263_226 = out_chan_dep_vld_vec_263[8];
    assign dep_chan_data_263_226 = out_chan_dep_data_263;
    assign token_263_226 = token_out_vec_263[8];
    assign dep_chan_vld_263_227 = out_chan_dep_vld_vec_263[9];
    assign dep_chan_data_263_227 = out_chan_dep_data_263;
    assign token_263_227 = token_out_vec_263[9];
    assign dep_chan_vld_263_228 = out_chan_dep_vld_vec_263[10];
    assign dep_chan_data_263_228 = out_chan_dep_data_263;
    assign token_263_228 = token_out_vec_263[10];
    assign dep_chan_vld_263_229 = out_chan_dep_vld_vec_263[11];
    assign dep_chan_data_263_229 = out_chan_dep_data_263;
    assign token_263_229 = token_out_vec_263[11];
    assign dep_chan_vld_263_230 = out_chan_dep_vld_vec_263[12];
    assign dep_chan_data_263_230 = out_chan_dep_data_263;
    assign token_263_230 = token_out_vec_263[12];
    assign dep_chan_vld_263_231 = out_chan_dep_vld_vec_263[13];
    assign dep_chan_data_263_231 = out_chan_dep_data_263;
    assign token_263_231 = token_out_vec_263[13];
    assign dep_chan_vld_263_232 = out_chan_dep_vld_vec_263[14];
    assign dep_chan_data_263_232 = out_chan_dep_data_263;
    assign token_263_232 = token_out_vec_263[14];
    assign dep_chan_vld_263_233 = out_chan_dep_vld_vec_263[15];
    assign dep_chan_data_263_233 = out_chan_dep_data_263;
    assign token_263_233 = token_out_vec_263[15];
    assign dep_chan_vld_263_234 = out_chan_dep_vld_vec_263[16];
    assign dep_chan_data_263_234 = out_chan_dep_data_263;
    assign token_263_234 = token_out_vec_263[16];


`include "top_hls_deadlock_report_unit.vh"
