

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_row'
================================================================
* Date:           Sat Oct  4 21:45:08 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         2|          1|          1|   129|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 5 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 0, i8 %a_idx"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_idx_4 = load i8 %a_idx" [nw.c:22]   --->   Operation 9 'load' 'a_idx_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i8 %a_idx_4, i8 129" [nw.c:22]   --->   Operation 10 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "%add_ln22 = add i8 %a_idx_4, i8 1" [nw.c:22]   --->   Operation 12 'add' 'add_ln22' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.inc8.0.preheader.exitStub" [nw.c:22]   --->   Operation 13 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %a_idx_4" [nw.c:22]   --->   Operation 14 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln22" [nw.c:23]   --->   Operation 15 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:23]   --->   Operation 16 'load' 'M_0_load' <Predicate = (!icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln22 = store i8 %add_ln22, i8 %a_idx" [nw.c:22]   --->   Operation 17 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:1]   --->   Operation 18 'specpipeline' 'specpipeline_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nw.c:19]   --->   Operation 19 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.35ns)   --->   "%sub_ln23 = sub i8 0, i8 %a_idx_4" [nw.c:23]   --->   Operation 20 'sub' 'sub_ln23' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i8 %sub_ln23" [nw.c:23]   --->   Operation 21 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:23]   --->   Operation 22 'load' 'M_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %M_0_load, i32 %sext_ln23, i32 0, i32 31" [nw.c:23]   --->   Operation 23 'partset' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.26ns)   --->   "%store_ln23 = store i64 %tmp1, i13 %M_0_addr" [nw.c:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [nw.c:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [2]  (0 ns)
	'load' operation ('a_idx', nw.c:22) on local variable 'a_idx' [7]  (0 ns)
	'getelementptr' operation ('M_0_addr', nw.c:23) [18]  (0 ns)
	'load' operation ('M_0_load', nw.c:23) on array 'M_0' [19]  (2.27 ns)

 <State 2>: 4.53ns
The critical path consists of the following:
	'load' operation ('M_0_load', nw.c:23) on array 'M_0' [19]  (2.27 ns)
	'store' operation ('store_ln23', nw.c:23) of variable 'tmp1', nw.c:23 on array 'M_0' [21]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
