Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:45:33.041402] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Tue Nov 28 17:45:33 2023
Host:    lab1-34.eng.utah.edu (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (8cores*16cpus*1physical cpu*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB) (65790064KB)
PID:     2288023
OS:      Red Hat Enterprise Linux release 8.8 (Ootpa)


[17:45:33.101075] Periodic Lic check successful
[17:45:33.101081] Feature usage summary:
[17:45:33.101081] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2513.100
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 4376.701
cpu MHz		: 2900.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lab1-34.eng.utah.edu
@file(synthesis.tcl) 15: set DESIGN soc_top
@file(synthesis.tcl) 16: set GEN_EFF medium
@file(synthesis.tcl) 17: set MAP_OPT_EFF high
@file(synthesis.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 21: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 23: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 24: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 25: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 41: read_libs { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \
            /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_tt_nldm.lib }

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'pad' for the cell 'pad_ana'. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_tt_nldm.lib, Line 81)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************
 
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_tt_nldm.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'padlib_tsmc180_tt_nldm.lib'.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'pad_ana/pad' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'pad_gnd' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'pad_gnd' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'pad_vdd' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'pad_vdd' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
@file(synthesis.tcl) 46: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 49: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 55: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 62: read_hdl { ../HDL/RTL/soc_top.v \
../HDL/RTL/7seg/Seg7Dsiplay.v \
../HDL/RTL/7seg/bcdToSeg7.v \
../HDL/RTL/7seg/dabble.v \
../HDL/RTL/WatchChip/WatchChip.v \
../HDL/RTL/backlight/backlight.v \
../HDL/RTL/clk_divider/clk_divider.v \
../HDL/RTL/digital_clock/digital_clock_time.v \
../HDL/RTL/stateController/stateController.v } 
            Reading Verilog file '../HDL/RTL/soc_top.v'
            Reading Verilog file '../HDL/RTL/7seg/Seg7Dsiplay.v'
            Reading Verilog file '../HDL/RTL/7seg/bcdToSeg7.v'
            Reading Verilog file '../HDL/RTL/7seg/dabble.v'
            Reading Verilog file '../HDL/RTL/WatchChip/WatchChip.v'
            Reading Verilog file '../HDL/RTL/backlight/backlight.v'
            Reading Verilog file '../HDL/RTL/clk_divider/clk_divider.v'
            Reading Verilog file '../HDL/RTL/digital_clock/digital_clock_time.v'
            Reading Verilog file '../HDL/RTL/stateController/stateController.v'
@file(synthesis.tcl) 72: elaborate $DESIGN
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2X1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'DataOut' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
  Libraries have 14 usable logic and 4 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'soc_top' from file '../HDL/RTL/soc_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'WatchChip' from file '../HDL/RTL/WatchChip/WatchChip.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clk_divider' from file '../HDL/RTL/clk_divider/clk_divider.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'count' [26] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/clk_divider/clk_divider.v' on line 16.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'clk_seconds' [1] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/clk_divider/clk_divider.v' on line 17.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'watch_fsm' from file '../HDL/RTL/stateController/stateController.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FlipFlop' from file '../HDL/RTL/stateController/stateController.v'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'watch_fsm' in file '../HDL/RTL/stateController/stateController.v' on line 105.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'watch_fsm' in file '../HDL/RTL/stateController/stateController.v' on line 105.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Digital_Clock' from file '../HDL/RTL/digital_clock/digital_clock_time.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clock_enable' is not used in module 'Digital_Clock' in file '../HDL/RTL/digital_clock/digital_clock_time.v' on line 18.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'min_inc' is not used in module 'Digital_Clock' in file '../HDL/RTL/digital_clock/digital_clock_time.v' on line 19.
Info    : Unused module input port. [CDFG-500]
        : Input port 'min_dec' is not used in module 'Digital_Clock' in file '../HDL/RTL/digital_clock/digital_clock_time.v' on line 20.
Info    : Unused module input port. [CDFG-500]
        : Input port 'hour_inc' is not used in module 'Digital_Clock' in file '../HDL/RTL/digital_clock/digital_clock_time.v' on line 21.
Info    : Unused module input port. [CDFG-500]
        : Input port 'hour_dec' is not used in module 'Digital_Clock' in file '../HDL/RTL/digital_clock/digital_clock_time.v' on line 22.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Seg7Display' from file '../HDL/RTL/7seg/Seg7Dsiplay.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bin2bcd' from file '../HDL/RTL/7seg/dabble.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dd_incoming' from file '../HDL/RTL/7seg/dabble.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'latch' from file '../HDL/RTL/7seg/dabble.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dd_ctrl' from file '../HDL/RTL/7seg/dabble.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'val_next' [8] doesn't match the width of right hand side [1] in assignment in file '../HDL/RTL/7seg/dabble.v' on line 116.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'next_state' in module 'dd_ctrl' in file '../HDL/RTL/7seg/dabble.v' on line 100.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'ready' in file '../HDL/RTL/7seg/dabble.v' on line 90, column 18.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bcdToSeg7' from file '../HDL/RTL/7seg/bcdToSeg7.v'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'bcdToSeg7' in file '../HDL/RTL/7seg/bcdToSeg7.v' on line 24.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'bcdToSeg7' in file '../HDL/RTL/7seg/bcdToSeg7.v' on line 9.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_s1' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 326.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_s2' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 327.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_m1' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 328.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_m2' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 329.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_h1' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 330.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'display_h2' [7] doesn't match the width of right hand side [32] in assignment in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 331.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'backlight_controller' from file '../HDL/RTL/backlight/backlight.v'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'second' in module 'Seg7Display' in file '../HDL/RTL/7seg/Seg7Dsiplay.v' on line 27, column 15, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'soc_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: soc_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: soc_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synthesis.tcl) 73: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(synthesis.tcl) 74: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:37 (Nov28) |  165.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) | 100.0(100.0) |   17:45:41 (Nov28) |  346.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 78: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'soc_top'

No empty modules in design 'soc_top'

  Done Checking the design.
@file(synthesis.tcl) 84: read_sdc ../SDC/soc_top.sdc
            Reading file '/home/u1224540/5710/Project/genus/SCRIPTS/../SDC/soc_top.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synthesis.tcl) 85: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(synthesis.tcl) 90: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Nov28-17:45:40
@file(synthesis.tcl) 95: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Nov28-17:45:40
@file(synthesis.tcl) 100: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Nov28-17:45:40
@file(synthesis.tcl) 104: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:41 pm
  Module:                 soc_top
  Technology libraries:   sclib_tsmc180_tt 1.0
                          padlib_tsmc180_tt 1.0
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:soc_top/chip/backlight/light_mode_reg/clk pin:soc_top/chip/backlight/seconds_clk/clk_seconds_reg/q {Disabled timing*}
pin:soc_top/chip/displayer/bcdCurrH/ctrl/ready_reg/ena {pin:soc_top/chip/displayer/bcdCurrH/ctrl/this_state_reg[0]/q} {Disabled timing*}
pin:soc_top/chip/displayer/bcdCurrM/ctrl/ready_reg/ena {pin:soc_top/chip/displayer/bcdCurrM/ctrl/this_state_reg[0]/q} {Disabled timing*}
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:soc_top/btn_dec
port:soc_top/btn_inc
port:soc_top/btn_light
  ... 3 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:soc_top/colon
port:soc_top/h0_0
port:soc_top/h0_1
  ... 41 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:soc_top/btn_dec
port:soc_top/btn_inc
port:soc_top/btn_light
  ... 3 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:soc_top/colon
port:soc_top/h0_0
port:soc_top/h0_1
  ... 41 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    10
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           6
 Outputs without clocked external delays                         44
 Inputs without external driver/transition                        6
 Outputs without external load                                   44
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        110

@file(synthesis.tcl) 114: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(synthesis.tcl) 123: define_cost_group -name I2O -design $DESIGN
@file(synthesis.tcl) 124: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(synthesis.tcl) 125: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
@file(synthesis.tcl) 142: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synthesis.tcl) 143: syn_generic
      Running additional step before syn_gen...

Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'second' in module 'Seg7Display'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'DataOut' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 6117
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 136 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'chip/displayer/bcdCurrH/ctrl/ready_reg', 
'chip/displayer/bcdCurrM/ctrl/ready_reg', 
'chip/displayer/bcdCurrS/ctrl/ready_reg', 
'chip/displayer/bcdStopH/ctrl/counter_reg[0]', 
'chip/displayer/bcdStopH/ctrl/counter_reg[1]', 
'chip/displayer/bcdStopH/ctrl/counter_reg[2]', 
'chip/displayer/bcdStopH/ctrl/counter_reg[3]', 
'chip/displayer/bcdStopH/ctrl/next_state_reg[0]', 
'chip/displayer/bcdStopH/ctrl/next_state_reg[1]', 
'chip/displayer/bcdStopH/ctrl/ready_reg', 
'chip/displayer/bcdStopH/ctrl/this_state_reg[0]', 
'chip/displayer/bcdStopH/ctrl/this_state_reg[1]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[0]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[1]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[2]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[3]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[4]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[5]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[6]', 
'chip/displayer/bcdStopH/ctrl/val_next_reg[7]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[0]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[1]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[2]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[3]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[4]', 
'chip/displayer/bcdStopH/incoming/shifter_reg[5]', 
'chip/displayer/bcdStopH/outgoing/q_reg[0]', 
'chip/displayer/bcdStopH/outgoing/q_reg[1]', 
'chip/displayer/bcdStopH/outgoing/q_reg[2]', 
'chip/displayer/bcdStopH/outgoing/q_reg[3]', 
'chip/displayer/bcdStopH/outgoing/q_reg[4]', 
'chip/displayer/bcdStopH/outgoing/q_reg[5]', 
'chip/displayer/bcdStopH/outgoing/q_reg[6]', 
'chip/displayer/bcdStopH/outgoing/q_reg[7]', 
'chip/displayer/bcdStopM/ctrl/counter_reg[0]', 
'chip/displayer/bcdStopM/ctrl/counter_reg[1]', 
'chip/displayer/bcdStopM/ctrl/counter_reg[2]', 
'chip/displayer/bcdStopM/ctrl/counter_reg[3]', 
'chip/displayer/bcdStopM/ctrl/next_state_reg[0]', 
'chip/displayer/bcdStopM/ctrl/next_state_reg[1]', 
'chip/displayer/bcdStopM/ctrl/ready_reg', 
'chip/displayer/bcdStopM/ctrl/this_state_reg[0]', 
'chip/displayer/bcdStopM/ctrl/this_state_reg[1]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[0]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[1]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[2]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[3]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[4]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[5]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[6]', 
'chip/displayer/bcdStopM/ctrl/val_next_reg[7]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[0]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[1]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[2]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[3]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[4]', 
'chip/displayer/bcdStopM/incoming/shifter_reg[5]', 
'chip/displayer/bcdStopM/outgoing/q_reg[0]', 
'chip/displayer/bcdStopM/outgoing/q_reg[1]', 
'chip/displayer/bcdStopM/outgoing/q_reg[2]', 
'chip/displayer/bcdStopM/outgoing/q_reg[3]', 
'chip/displayer/bcdStopM/outgoing/q_reg[4]', 
'chip/displayer/bcdStopM/outgoing/q_reg[5]', 
'chip/displayer/bcdStopM/outgoing/q_reg[6]', 
'chip/displayer/bcdStopM/outgoing/q_reg[7]', 
'chip/displayer/bcdStopS/ctrl/counter_reg[0]', 
'chip/displayer/bcdStopS/ctrl/counter_reg[1]', 
'chip/displayer/bcdStopS/ctrl/counter_reg[2]', 
'chip/displayer/bcdStopS/ctrl/counter_reg[3]', 
'chip/displayer/bcdStopS/ctrl/next_state_reg[0]', 
'chip/displayer/bcdStopS/ctrl/next_state_reg[1]', 
'chip/displayer/bcdStopS/ctrl/ready_reg', 
'chip/displayer/bcdStopS/ctrl/this_state_reg[0]', 
'chip/displayer/bcdStopS/ctrl/this_state_reg[1]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[0]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[1]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[2]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[3]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[4]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[5]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[6]', 
'chip/displayer/bcdStopS/ctrl/val_next_reg[7]', 
'chi
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 29 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'chip/displayer/bcdCurrH/ctrl/ctl_this_state_133_9', 
'chip/displayer/bcdCurrH/ctrl/mux_ready_133_9', 
'chip/displayer/bcdCurrH/ctrl/mux_ready_166_9', 
'chip/displayer/bcdCurrM/ctrl/ctl_this_state_133_9', 
'chip/displayer/bcdCurrM/ctrl/mux_ready_133_9', 
'chip/displayer/bcdCurrM/ctrl/mux_ready_166_9', 
'chip/displayer/bcdCurrS/ctrl/ctl_this_state_133_9', 
'chip/displayer/bcdCurrS/ctrl/mux_ready_133_9', 
'chip/displayer/bcdCurrS/ctrl/mux_ready_166_9', 'chip/displayer/bcdStopH', 
'chip/displayer/bcdStopM', 'chip/displayer/bcdStopS', 
'chip/displayer/mux_121_33', 'chip/displayer/mux_122_33', 
'chip/displayer/mux_123_33', 'chip/fsm/ctl_105_9', 'chip/fsm/ctl_105_11', 
'chip/fsm/ctl_105_13', 'chip/fsm/ctl_105_15', 'chip/fsm/ctl_state_105_8', 
'chip/fsm/mux_dec_h_105_8', 'chip/fsm/mux_dec_h_105_10', 
'chip/fsm/mux_dec_m_105_8', 'chip/fsm/mux_dec_m_105_14', 
'chip/fsm/mux_inc_h_105_8', 'chip/fsm/mux_inc_h_105_12', 
'chip/fsm/mux_inc_m_105_8', 'chip/fsm/mux_inc_m_105_16', 'chip/stopwatch'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'soc_top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'next_state_reg[0]' and 'this_state_reg[0]' in 'dd_ctrl' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'next_state_reg[1]' and 'this_state_reg[1]' in 'dd_ctrl' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 6 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'chip/displayer/bcdCurrH/ctrl/this_state_reg[0]', 
'chip/displayer/bcdCurrH/ctrl/this_state_reg[1]', 
'chip/displayer/bcdCurrM/ctrl/this_state_reg[0]', 
'chip/displayer/bcdCurrM/ctrl/this_state_reg[1]', 
'chip/displayer/bcdCurrS/ctrl/this_state_reg[0]', 
'chip/displayer/bcdCurrS/ctrl/this_state_reg[1]'.
Completed infer macro optimization (accepts: 0, rejects: 23, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed identity transform (accepts: 0, rejects: 2, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
          Accepted optimize datapath elements in module clk_divider for instance(s): eq_19_13
Completed optimize datapath elements (accepts: 1, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: soc_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      23 |         3.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         3.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       1 |         1.00 | 
| hlo_identity_transform    |       0 |       2 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       1 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_seg7OnesOut_9_8 
SOP DEBUG : Module= bcdToSeg7, Cluster= ctl_bcd_9_8, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_bcd_9_8.
Number of non-ctl's : 1
mux_seg7TensOut_24_8 
SOP DEBUG : Module= bcdToSeg7, Cluster= ctl_bcd_24_8, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_bcd_24_8.
Number of non-ctl's : 1
mux_cmbsop_next_run_sw_105_8 
SOP DEBUG : Module= watch_fsm, Cluster= ctl_105_8, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_105_8.
              Info: total 45 bmuxes found, 14 are converted to onehot form, and 31 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'soc_top':
          live_trim(4) sop(3) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'soc_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 52 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_10_12...
        Done timing increment_unsigned_10_12.
      Timing increment_unsigned_10_17...
        Done timing increment_unsigned_10_17.
      Timing increment_unsigned_10_22...
        Done timing increment_unsigned_10_22.
      Timing increment_unsigned_10_27...
        Done timing increment_unsigned_10_27.
      Timing increment_unsigned_10_32...
        Done timing increment_unsigned_10_32.
      Timing increment_unsigned_10_37...
        Done timing increment_unsigned_10_37.
      Timing increment_unsigned_10_42...
        Done timing increment_unsigned_10_42.
CDN_DP_region_10_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_10_0_c0 in clk_divider_73: area: 9544648652 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_10_0_c1 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c2 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c3 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c4 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c5 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c6 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c7 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_10_0_c7 in clk_divider_73: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6993544404.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_10_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       9544648652         6993544404         6993544404         6993544404         6993544404         6993544404         6993544404         6993544404  
##>            WNS        +17990.60          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_10_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             9544648652 (      )    17990.60 (        )             0 (        )              
##> rewrite                        START            16802100392 (+76.04)    17868.30 ( -122.30)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END            33824123564 (+101.31)    17868.30 (   +0.00)             0 (       0)           0  
##>                                  END             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##>                                  END             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 (-10.14)    18210.60 ( +220.00)             0 (       0)           0  
##>                                  END             8576988420 (-10.14)    18210.60 ( +220.00)             0 (       0)           0  
##>canonicalize_by_names           START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             8401050196 ( -2.05)    18273.30 (  +62.70)             0 (       0)              
##>                                  END             6993544404 (-16.75)    18273.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>create_score                    START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_10_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_10_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_9_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 52 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_10_49...
        Done timing increment_unsigned_10_49.
      Timing increment_unsigned_10_54...
        Done timing increment_unsigned_10_54.
      Timing increment_unsigned_10_59...
        Done timing increment_unsigned_10_59.
      Timing increment_unsigned_10_64...
        Done timing increment_unsigned_10_64.
      Timing increment_unsigned_10_69...
        Done timing increment_unsigned_10_69.
      Timing increment_unsigned_10_74...
        Done timing increment_unsigned_10_74.
      Timing increment_unsigned_10_79...
        Done timing increment_unsigned_10_79.
CDN_DP_region_9_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_9_0_c0 in clk_divider: area: 9544648652 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_9_0_c1 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c2 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c3 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c4 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c5 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c6 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_9_0_c7 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_9_0_c7 in clk_divider: area: 6993544404 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6993544404.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_9_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       9544648652         6993544404         6993544404         6993544404         6993544404         6993544404         6993544404         6993544404  
##>            WNS        +17990.60          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30          +18273.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_9_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             9544648652 (      )    17990.60 (        )             0 (        )              
##> rewrite                        START            16802100392 (+76.04)    17868.30 ( -122.30)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END            33824123564 (+101.31)    17868.30 (   +0.00)             0 (       0)           0  
##>                                  END             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##>                                  END             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             9544648652 ( +0.00)    17990.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 (-10.14)    18210.60 ( +220.00)             0 (       0)           0  
##>                                  END             8576988420 (-10.14)    18210.60 ( +220.00)             0 (       0)           0  
##>canonicalize_by_names           START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)              
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>                                  END             8576988420 ( +0.00)    18210.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             8401050196 ( -2.05)    18273.30 (  +62.70)             0 (       0)              
##>                                  END             6993544404 (-16.75)    18273.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>create_score                    START             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    18273.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_9_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_9_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_val_next_113_17' in design 'CDN_DP_region_12_0'.
	The following set of instances are flattened ( mux_val_next_113_17 mux_val_next_115_15 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_tens_127_6' in design 'CDN_DP_region_12_0'.
	The following set of instances are flattened ( mux_tens_127_6 mux_tens_133_9 mux_tens_149_23 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_12_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 16 
MaxCSA: Successfully built Maximal CSA Expression Expr3
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr4
    MaxCSA: weighted_instance_count is 32 
MaxCSA: Successfully built Maximal CSA Expression Expr5
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_111...
        Done timing increment_unsigned_111.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_141...
        Done timing increment_unsigned_141.
      Timing geq_unsigned_178_rtlopto_model_161...
        Done timing geq_unsigned_178_rtlopto_model_161.
      Timing increment_unsigned_146_162...
        Done timing increment_unsigned_146_162.
      Timing lt_unsigned_176_rtlopto_model_164...
        Done timing lt_unsigned_176_rtlopto_model_164.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c2' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_186...
        Done timing geq_unsigned_178_rtlopto_model_186.
      Timing increment_unsigned_146_187...
        Done timing increment_unsigned_146_187.
      Timing lt_unsigned_176_rtlopto_model_189...
        Done timing lt_unsigned_176_rtlopto_model_189.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c3' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_211...
        Done timing geq_unsigned_178_rtlopto_model_211.
      Timing increment_unsigned_146_212...
        Done timing increment_unsigned_146_212.
      Timing lt_unsigned_176_rtlopto_model_214...
        Done timing lt_unsigned_176_rtlopto_model_214.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c4' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_236...
        Done timing geq_unsigned_178_rtlopto_model_236.
      Timing increment_unsigned_146_237...
        Done timing increment_unsigned_146_237.
      Timing lt_unsigned_176_rtlopto_model_239...
        Done timing lt_unsigned_176_rtlopto_model_239.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c5' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_261...
        Done timing geq_unsigned_178_rtlopto_model_261.
      Timing increment_unsigned_146_262...
        Done timing increment_unsigned_146_262.
      Timing lt_unsigned_176_rtlopto_model_264...
        Done timing lt_unsigned_176_rtlopto_model_264.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c6' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_286...
        Done timing geq_unsigned_178_rtlopto_model_286.
      Timing increment_unsigned_146_287...
        Done timing increment_unsigned_146_287.
      Timing lt_unsigned_176_rtlopto_model_289...
        Done timing lt_unsigned_176_rtlopto_model_289.
CDN_DP_region_12_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_12_0_c0 in dd_ctrl_74: area: 16406239388 ,dp = 10 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_12_0_c1 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c2 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c3 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c4 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c5 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c6 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_12_0_c7 in dd_ctrl_74: area: 16494208500 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_12_0_c6 in dd_ctrl_74: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 14602872592.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_12_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      16406239388        14602872592        14602872592        14602872592        14602872592        14602872592        14602872592        16494208500  
##>            WNS         +8381.50           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7570.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_12_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            16406239388 (      )    107382563.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( -5.90)    107382563.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END            15218656376 ( -1.42)    107382031.10 ( -532.80)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>                                  END            15218656376 ( -7.24)    107382031.10 ( -532.80)             0 (       0)           0  
##> dpopt_share_one_def            START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            15218656376 ( +0.00)    214748364.70 (+107366333.60)             0 (       0)              
##>                                  END            17197961396 (+13.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +4.83)    214748364.70 (+107365800.80)             0 (       0)           0  
##>canonicalize_by_names           START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            15086702708 (-12.28)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( -3.21)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            14602872592 ( +0.00)     7925.90 (-214740438.80)             0 (       0)              
##>                                  END            14602872592 ( +0.00)     7925.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_12_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_12_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_val_next_113_17' in design 'CDN_DP_region_13_0'.
	The following set of instances are flattened ( mux_val_next_113_17 mux_val_next_115_15 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_tens_127_6' in design 'CDN_DP_region_13_0'.
	The following set of instances are flattened ( mux_tens_127_6 mux_tens_133_9 mux_tens_149_23 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_13_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr6
    MaxCSA: weighted_instance_count is 16 
MaxCSA: Successfully built Maximal CSA Expression Expr7
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr8
    MaxCSA: weighted_instance_count is 32 
MaxCSA: Successfully built Maximal CSA Expression Expr9
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c1' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_379...
        Done timing geq_unsigned_178_rtlopto_model_379.
      Timing increment_unsigned_146_380...
        Done timing increment_unsigned_146_380.
      Timing lt_unsigned_176_rtlopto_model_382...
        Done timing lt_unsigned_176_rtlopto_model_382.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c2' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_404...
        Done timing geq_unsigned_178_rtlopto_model_404.
      Timing increment_unsigned_146_405...
        Done timing increment_unsigned_146_405.
      Timing lt_unsigned_176_rtlopto_model_407...
        Done timing lt_unsigned_176_rtlopto_model_407.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c3' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_429...
        Done timing geq_unsigned_178_rtlopto_model_429.
      Timing increment_unsigned_146_430...
        Done timing increment_unsigned_146_430.
      Timing lt_unsigned_176_rtlopto_model_432...
        Done timing lt_unsigned_176_rtlopto_model_432.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c4' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_454...
        Done timing geq_unsigned_178_rtlopto_model_454.
      Timing increment_unsigned_146_455...
        Done timing increment_unsigned_146_455.
      Timing lt_unsigned_176_rtlopto_model_457...
        Done timing lt_unsigned_176_rtlopto_model_457.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c5' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_479...
        Done timing geq_unsigned_178_rtlopto_model_479.
      Timing increment_unsigned_146_480...
        Done timing increment_unsigned_146_480.
      Timing lt_unsigned_176_rtlopto_model_482...
        Done timing lt_unsigned_176_rtlopto_model_482.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_13_0_c6' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_504...
        Done timing geq_unsigned_178_rtlopto_model_504.
      Timing increment_unsigned_146_505...
        Done timing increment_unsigned_146_505.
      Timing lt_unsigned_176_rtlopto_model_507...
        Done timing lt_unsigned_176_rtlopto_model_507.
CDN_DP_region_13_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_13_0_c0 in dd_ctrl_75: area: 16406239388 ,dp = 10 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_13_0_c1 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c2 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c3 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c4 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c5 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c6 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_13_0_c7 in dd_ctrl_75: area: 16494208500 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_13_0_c6 in dd_ctrl_75: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 14602872592.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_13_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      16406239388        14602872592        14602872592        14602872592        14602872592        14602872592        14602872592        16494208500  
##>            WNS         +8381.50           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7570.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_13_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            16406239388 (      )    107382563.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( -5.90)    107382563.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END            15218656376 ( -1.42)    107382031.10 ( -532.80)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>                                  END            15218656376 ( -7.24)    107382031.10 ( -532.80)             0 (       0)           0  
##> dpopt_share_one_def            START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            15218656376 ( +0.00)    214748364.70 (+107366333.60)             0 (       0)              
##>                                  END            17197961396 (+13.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +4.83)    214748364.70 (+107365800.80)             0 (       0)           0  
##>canonicalize_by_names           START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            15086702708 (-12.28)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( -3.21)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            14602872592 ( +0.00)     7925.90 (-214740438.80)             0 (       0)              
##>                                  END            14602872592 ( +0.00)     7925.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_13_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_13_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_val_next_113_17' in design 'CDN_DP_region_11_0'.
	The following set of instances are flattened ( mux_val_next_113_17 mux_val_next_115_15 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_tens_127_6' in design 'CDN_DP_region_11_0'.
	The following set of instances are flattened ( mux_tens_127_6 mux_tens_133_9 mux_tens_149_23 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_11_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr10
    MaxCSA: weighted_instance_count is 16 
MaxCSA: Successfully built Maximal CSA Expression Expr11
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr12
    MaxCSA: weighted_instance_count is 32 
MaxCSA: Successfully built Maximal CSA Expression Expr13
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c1' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_597...
        Done timing geq_unsigned_178_rtlopto_model_597.
      Timing increment_unsigned_146_598...
        Done timing increment_unsigned_146_598.
      Timing lt_unsigned_176_rtlopto_model_600...
        Done timing lt_unsigned_176_rtlopto_model_600.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c2' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_622...
        Done timing geq_unsigned_178_rtlopto_model_622.
      Timing increment_unsigned_146_623...
        Done timing increment_unsigned_146_623.
      Timing lt_unsigned_176_rtlopto_model_625...
        Done timing lt_unsigned_176_rtlopto_model_625.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c3' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_647...
        Done timing geq_unsigned_178_rtlopto_model_647.
      Timing increment_unsigned_146_648...
        Done timing increment_unsigned_146_648.
      Timing lt_unsigned_176_rtlopto_model_650...
        Done timing lt_unsigned_176_rtlopto_model_650.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c4' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_672...
        Done timing geq_unsigned_178_rtlopto_model_672.
      Timing increment_unsigned_146_673...
        Done timing increment_unsigned_146_673.
      Timing lt_unsigned_176_rtlopto_model_675...
        Done timing lt_unsigned_176_rtlopto_model_675.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_11_0_c5' to a form more suitable for further optimization.
      Timing geq_unsigned_178_rtlopto_model_697...
        Done timing geq_unsigned_178_rtlopto_model_697.
      Timing increment_unsigned_146_698...
        Done timing increment_unsigned_146_698.
      Timing lt_unsigned_176_rtlopto_model_700...
        Done timing lt_unsigned_176_rtlopto_model_700.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'RTLOPT-40'.
      Timing geq_unsigned_178_rtlopto_model_722...
        Done timing geq_unsigned_178_rtlopto_model_722.
      Timing increment_unsigned_146_723...
        Done timing increment_unsigned_146_723.
      Timing lt_unsigned_176_rtlopto_model_725...
        Done timing lt_unsigned_176_rtlopto_model_725.
CDN_DP_region_11_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_11_0_c0 in dd_ctrl: area: 16406239388 ,dp = 10 mux = 8 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_11_0_c1 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c2 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c3 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c4 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c5 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c6 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_11_0_c7 in dd_ctrl: area: 16494208500 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_11_0_c6 in dd_ctrl: area: 14602872592 ,dp = 8 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 14602872592.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_11_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      16406239388        14602872592        14602872592        14602872592        14602872592        14602872592        14602872592        16494208500  
##>            WNS         +8381.50           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7925.90           +7570.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_11_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            16406239388 (      )    107382563.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16406239388 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( -5.90)    107382563.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              
##>                                  END            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            15438579156 ( +0.00)    107382563.90 (   +0.00)             0 (       0)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END            15218656376 ( -1.42)    107382031.10 ( -532.80)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##>                                  END            15218656376 ( -7.24)    107382031.10 ( -532.80)             0 (       0)           0  
##> dpopt_share_one_def            START            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)              
##>                                  END            15218656376 ( +0.00)    107382031.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            15218656376 ( +0.00)    214748364.70 (+107366333.60)             0 (       0)              
##>                                  END            17197961396 (+13.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +4.83)    214748364.70 (+107365800.80)             0 (       0)           0  
##>canonicalize_by_names           START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17197961396 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            15086702708 (-12.28)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( -3.21)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            14602872592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            14602872592 ( +0.00)     7925.90 (-214740438.80)             0 (       0)              
##>                                  END            14602872592 ( +0.00)     7925.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_11_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_11_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 12 
MaxCSA: Successfully built Maximal CSA Expression Expr14
      Timing increment_unsigned_730...
        Done timing increment_unsigned_730.
      Timing increment_unsigned_732_735...
        Done timing increment_unsigned_732_735.
      Timing increment_unsigned_732_741...
        Done timing increment_unsigned_732_741.
      Timing increment_unsigned_732_747...
        Done timing increment_unsigned_732_747.
      Timing increment_unsigned_732_753...
        Done timing increment_unsigned_732_753.
      Timing increment_unsigned_732_759...
        Done timing increment_unsigned_732_759.
      Timing increment_unsigned_732_765...
        Done timing increment_unsigned_732_765.
      Timing increment_unsigned_732_771...
        Done timing increment_unsigned_732_771.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in Digital_Clock: area: 2551104248 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_1_c7 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2155243244.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2551104248         2155243244         2155243244         2155243244         2155243244         2155243244         2155243244         2155243244  
##>            WNS        +18463.50          +18499.50          +18499.50          +18499.50          +18499.50          +18499.50          +18499.50          +18499.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2551104248 (      )    18463.50 (        )             0 (        )              
##> rewrite                        START             3650718148 (+43.10)    18324.70 ( -138.80)             0 (       0)              (a,ar) Expr14_from --> Expr14_to
##>                                  END             5849945948 (+60.24)    18324.70 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18463.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2551104248 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2551104248 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18463.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2551104248 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (  +36.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18499.50 (  +36.00)             0 (       0)           0  
##>canonicalize_by_names           START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2375166024 ( -6.90)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( -9.26)    18499.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18499.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 12 
MaxCSA: Successfully built Maximal CSA Expression Expr15
      Timing increment_unsigned_732_781...
        Done timing increment_unsigned_732_781.
      Timing increment_unsigned_732_787...
        Done timing increment_unsigned_732_787.
      Timing increment_unsigned_732_793...
        Done timing increment_unsigned_732_793.
      Timing increment_unsigned_732_799...
        Done timing increment_unsigned_732_799.
      Timing increment_unsigned_732_805...
        Done timing increment_unsigned_732_805.
      Timing increment_unsigned_732_811...
        Done timing increment_unsigned_732_811.
      Timing increment_unsigned_732_817...
        Done timing increment_unsigned_732_817.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in Digital_Clock: area: 2551104248 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in Digital_Clock: area: 2155243244 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2155243244.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2551104248         2155243244         2155243244         2155243244         2155243244         2155243244         2155243244         2155243244  
##>            WNS        +18151.40          +18151.40          +18151.40          +18151.40          +18151.40          +18151.40          +18151.40          +18151.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2551104248 (      )    18151.40 (        )             0 (        )              
##> rewrite                        START             3650718148 (+43.10)    18002.80 ( -148.60)             0 (       0)              (a,ar) Expr15_from --> Expr15_to
##>                                  END             5849945948 (+60.24)    18002.80 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>                                  END             2551104248 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2375166024 ( -6.90)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( -9.26)    18151.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>create_score                    START             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)              
##>                                  END             2155243244 ( +0.00)    18151.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_0 level = 1 loads = 0 drivers = 3 is driven by : CDN_DP_region_12_0 CDN_DP_region_11_0 CDN_DP_region_13_0 
CDN_DP_region_2_0_c0 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in Seg7Display: area: 36947027040 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 36947027040.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      36947027040        36947027040        36947027040        36947027040        36947027040        36947027040        36947027040        36947027040  
##>            WNS        +17241.60          +17241.60          +17241.60          +17241.60          +17241.60          +17241.60          +17241.60          +17241.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            36947027040 (      )    17241.60 (        )             0 (        )              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>create_score                    START            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)              
##>                                  END            36947027040 ( +0.00)    17241.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 12 
MaxCSA: Successfully built Maximal CSA Expression Expr16
      Timing increment_unsigned_732_843...
        Done timing increment_unsigned_732_843.
      Timing increment_unsigned_732_849...
        Done timing increment_unsigned_732_849.
      Timing increment_unsigned_732_855...
        Done timing increment_unsigned_732_855.
      Timing increment_unsigned_732_861...
        Done timing increment_unsigned_732_861.
      Timing increment_unsigned_732_867...
        Done timing increment_unsigned_732_867.
      Timing increment_unsigned_732_873...
        Done timing increment_unsigned_732_873.
      Timing increment_unsigned_732_879...
        Done timing increment_unsigned_732_879.
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in Digital_Clock: area: 2507119692 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_2_c1 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c2 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c3 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c4 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c5 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c6 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_2_c7 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_2_c7 in Digital_Clock: area: 2111258688 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2111258688.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2507119692         2111258688         2111258688         2111258688         2111258688         2111258688         2111258688         2111258688  
##>            WNS        +18463.50          +18592.00          +18592.00          +18592.00          +18592.00          +18592.00          +18592.00          +18592.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2507119692 (      )    18463.50 (        )             0 (        )              
##> rewrite                        START             3606733592 (+43.86)    18324.70 ( -138.80)             0 (       0)              (a,ar) Expr16_from --> Expr16_to
##>                                  END             5805961392 (+60.98)    18324.70 (   +0.00)             0 (       0)           0  
##>                                  END             2507119692 ( +0.00)    18463.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2507119692 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2507119692 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18463.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2507119692 ( +0.00)    18463.50 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (  +65.60)             0 (       0)           0  
##>                                  END             2507119692 ( +0.00)    18529.10 (  +65.60)             0 (       0)           0  
##>canonicalize_by_names           START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)              
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>                                  END             2507119692 ( +0.00)    18529.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2331181468 ( -7.02)    18592.00 (  +62.90)             0 (       0)              
##>                                  END             2111258688 ( -9.43)    18592.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)              
##>                                  END             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)              
##>                                  END             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)           0  
##>create_score                    START             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)              
##>                                  END             2111258688 ( +0.00)    18592.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 6 
MaxCSA: Successfully built Maximal CSA Expression Expr17
      Timing increment_unsigned_883...
        Done timing increment_unsigned_883.
      Timing increment_unsigned_885_887...
        Done timing increment_unsigned_885_887.
      Timing increment_unsigned_885_892...
        Done timing increment_unsigned_885_892.
      Timing increment_unsigned_885_897...
        Done timing increment_unsigned_885_897.
      Timing increment_unsigned_885_902...
        Done timing increment_unsigned_885_902.
      Timing increment_unsigned_885_907...
        Done timing increment_unsigned_885_907.
      Timing increment_unsigned_885_912...
        Done timing increment_unsigned_885_912.
      Timing increment_unsigned_885_917...
        Done timing increment_unsigned_885_917.
CDN_DP_region_4_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_4_0_c0 in backlight_controller: area: 439845560 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_4_0_c1 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c2 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c3 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c4 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c5 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c6 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_4_0_c7 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_4_0_c7 in backlight_controller: area: 307891892 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 307891892.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_4_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        439845560          307891892          307891892          307891892          307891892          307891892          307891892          307891892  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_4_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              439845560 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START              835706564 (+90.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr17_from --> Expr17_to
##>                                  END             1715397684 (+105.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              439845560 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              439845560 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              439845560 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              439845560 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              439845560 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 (+20.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              527814672 (+20.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              527814672 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              351876448 (-33.33)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              307891892 (-12.50)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              307891892 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_4_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_4_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'soc_top'.
      Removing temporary intermediate hierarchies under soc_top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: soc_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'watch_fsm'.
              Optimizing muxes in design 'Digital_Clock'.
              Optimizing muxes in design 'Seg7Display'.
              Optimizing muxes in design 'FlipFlop'.
              Optimizing muxes in design 'dd_incoming_77'.
              Optimizing muxes in design 'dd_incoming_76'.
              Optimizing muxes in design 'dd_ctrl_74'.
              Optimizing muxes in design 'dd_ctrl_75'.
              Optimizing muxes in design 'dd_incoming'.
              Optimizing muxes in design 'dd_ctrl'.
              Post blast muxes in design 'Digital_Clock'.
              Post blast muxes in design 'Seg7Display'.
              Post blast muxes in design 'FlipFlop'.
              Post blast muxes in design 'dd_incoming_77'.
              Post blast muxes in design 'dd_incoming_76'.
              Post blast muxes in design 'dd_ctrl_74'.
              Post blast muxes in design 'dd_ctrl_75'.
              Post blast muxes in design 'dd_incoming'.
              Post blast muxes in design 'dd_ctrl'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: soc_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.028s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        28.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                   Message Text                                                                                    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |    9 |Bitwidth mismatch in assignment.                                                                                                                                                   |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments |
|             |        |      | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any     |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                                                                       |
| CDFG-500    |Info    |    5 |Unused module input port.                                                                                                                                                          |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                 |
| CDFG-508    |Warning |    1 |Removing unused register.                                                                                                                                                          |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use |
|             |        |      | a pragma in the RTL.                                                                                                                                                              |
| CDFG-769    |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                               |
| CDFG2G-616  |Info    |    1 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                   |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                          |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                   |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                             |
| CWD-19      |Info    |  187 |An implementation was inferred.                                                                                                                                                    |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                         |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                    |
| DPOPT-3     |Info    |   10 |Implementing datapath configurations.                                                                                                                                              |
| DPOPT-4     |Info    |   10 |Done implementing datapath configurations.                                                                                                                                         |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                      |
| DPOPT-10    |Info    |    6 |Optimized a mux chain.                                                                                                                                                             |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                |
| ELAB-2      |Info    |   12 |Elaborating Subdesign.                                                                                                                                                             |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                           |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                                                                       |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                                                                                                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                                                  |
| GB-6        |Info    |   12 |A datapath component has been ungrouped.                                                                                                                                           |
| GLO-32      |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                     |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of        |
|             |        |      | deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.      |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the    |
|             |        |      | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the |
|             |        |      | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                                  |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute  |
|             |        |      | to 'false'.                                                                                                                                                                       |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                                                                   |
| LBR-9       |Warning |    6 |Library cell has no output pins defined.                                                                                                                                           |
|             |        |      |Add the missing output pin(s)                                                                                                                                                      |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it  |
|             |        |      | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                    |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                  |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.        |
| LBR-155     |Info    |    6 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                           |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                    |
| LBR-162     |Info    |    4 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                            |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                           |
| LBR-412     |Info    |    2 |Created nominal operating condition.                                                                                                                                               |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)    |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                     |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                         |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                        |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to     |
|             |        |      | 'false'. However, this may dramatically increase the size of the log file.                                                                                                        |
| PHYS-20     |Warning |    1 |None of the loaded LEF files have MACRO statements.                                                                                                                                |
|             |        |      |The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that   |
|             |        |      | only the technology LEF file was loaded. Load all the associated LEF files.                                                                                                       |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                       |
| RTLOPT-40   |Info    |   21 |Transformed datapath macro.                                                                                                                                                        |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                      |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'soc_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/next_state_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/next_state_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/next_state_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/next_state_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/next_state_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/next_state_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/next_state_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/next_state_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrS/ctrl/next_state_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrS/ctrl/next_state_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrS/ctrl/next_state_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrS/ctrl/next_state_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/counter_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/counter_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/counter_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/counter_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrH/ctrl/val_next_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/val_next_reg[2]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/counter_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'chip/displayer/bcdCurrM/ctrl/counter_reg[1]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ctrl' in module 'bin2bcd' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ctrl' in module 'bin2bcd_71' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ctrl' in module 'bin2bcd_72' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bToS_CurrHour' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bToS_CurrMin' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bToS_CurrSec' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'outgoing' in module 'bin2bcd_71' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'outgoing' in module 'bin2bcd_72' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'outgoing' in module 'bin2bcd' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'swFF' in module 'watch_fsm' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'seconds_clk' in module 'backlight_controller' would be automatically ungrouped.
          There are 11 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'incoming' in module 'bin2bcd_71' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'incoming' in module 'bin2bcd_72' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'incoming' in module 'bin2bcd' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bcdCurrH' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bcdCurrM' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bcdCurrS' in module 'Seg7Display' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'clock' in module 'WatchChip' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'displayer' in module 'WatchChip' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cd' in module 'WatchChip' would be automatically ungrouped.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-51'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 6895
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 160 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'chip_clock_hours_reg[0]', 'chip_clock_hours_reg[1]', 
'chip_clock_hours_reg[2]', 'chip_clock_hours_reg[3]', 
'chip_clock_hours_reg[4]', 'chip_clock_hours_reg[5]', 
'chip_clock_minutes_reg[0]', 'chip_clock_minutes_reg[1]', 
'chip_clock_minutes_reg[2]', 'chip_clock_minutes_reg[3]', 
'chip_clock_minutes_reg[4]', 'chip_clock_minutes_reg[5]', 
'chip_clock_old_clk_1sec_reg', 'chip_clock_seconds_reg[0]', 
'chip_clock_seconds_reg[1]', 'chip_clock_seconds_reg[2]', 
'chip_clock_seconds_reg[3]', 'chip_clock_seconds_reg[4]', 
'chip_clock_seconds_reg[5]', 'chip_displayer_bcdCurrH_ctrl_counter_reg[0]', 
'chip_displayer_bcdCurrH_ctrl_counter_reg[1]', 
'chip_displayer_bcdCurrH_ctrl_counter_reg[2]', 
'chip_displayer_bcdCurrH_ctrl_counter_reg[3]', 
'chip_displayer_bcdCurrH_ctrl_next_state_reg[0]', 
'chip_displayer_bcdCurrH_ctrl_next_state_reg[1]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[0]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[1]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[2]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[3]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[4]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[5]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[6]', 
'chip_displayer_bcdCurrH_ctrl_val_next_reg[7]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[0]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[1]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[2]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[3]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[4]', 
'chip_displayer_bcdCurrH_incoming_shifter_reg[5]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[0]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[1]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[2]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[3]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[4]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[5]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[6]', 
'chip_displayer_bcdCurrH_outgoing_q_reg[7]', 
'chip_displayer_bcdCurrM_ctrl_counter_reg[0]', 
'chip_displayer_bcdCurrM_ctrl_counter_reg[1]', 
'chip_displayer_bcdCurrM_ctrl_counter_reg[2]', 
'chip_displayer_bcdCurrM_ctrl_counter_reg[3]', 
'chip_displayer_bcdCurrM_ctrl_next_state_reg[0]', 
'chip_displayer_bcdCurrM_ctrl_next_state_reg[1]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[0]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[1]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[2]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[3]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[4]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[5]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[6]', 
'chip_displayer_bcdCurrM_ctrl_val_next_reg[7]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[0]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[1]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[2]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[3]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[4]', 
'chip_displayer_bcdCurrM_incoming_shifter_reg[5]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[0]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[1]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[2]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[3]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[4]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[5]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[6]', 
'chip_displayer_bcdCurrM_outgoing_q_reg[7]', 
'chip_displayer_bcdCurrS_ctrl_counter_reg[0]', 
'chip_displayer_bcdCurrS_ctrl_counter_reg[1]', 
'chip_displayer_bcdCurrS_ctrl_counter_reg[2]', 
'chip_displayer_bcdCurrS_ctrl_counter_reg[3]', 
'chip_displayer_bcdCurrS_ctrl_next_state_reg[0]', 
'chip_displayer_bcdCurrS_ctrl_next_state_reg[1]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[0]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[1]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[2]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[3]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[4]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[5]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[6]', 
'chip_displayer_bcdCurrS_ctrl_val_next_reg[7]', 
'chip_displayer_bc
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'chip_displayer_display_h1_reg[0]' and 'chip_displayer_display_h2_reg[0]' in 'soc_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'chip_displayer_display_s1_reg[0]' and 'chip_displayer_display_s2_reg[0]' in 'soc_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'chip_displayer_display_m1_reg[0]' and 'chip_displayer_display_m2_reg[0]' in 'soc_top' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'chip_displayer_display_h2_reg[0]', 'chip_displayer_display_m2_reg[0]', 
'chip_displayer_display_s2_reg[0]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) soc_top...
          Done structuring (delay-based) soc_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) increment_unsigned_10_49...
            Starting partial collapsing (xors only) increment_unsigned_10_49
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_10_49
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_10_49
        Mapping component increment_unsigned_10_49...
          Structuring (delay-based) logic partition in watch_fsm...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in watch_fsm
        Mapping logic partition in watch_fsm...
          Structuring (delay-based) increment_unsigned_10_12...
            Starting partial collapsing (xors only) increment_unsigned_10_12
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_10_12
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_10_12
        Mapping component increment_unsigned_10_12...
          Structuring (delay-based) logic partition in soc_top...
            Starting partial collapsing (xors only) cb_oseq_542
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_542
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in soc_top
        Mapping logic partition in soc_top...
          Structuring (delay-based) logic partition in watch_fsm...
          Done structuring (delay-based) logic partition in watch_fsm
        Mapping logic partition in watch_fsm...
          Structuring (delay-based) logic partition in soc_top...
          Done structuring (delay-based) logic partition in soc_top
        Mapping logic partition in soc_top...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                                     Message Text                                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |   22 |A datapath component has been ungrouped.                                                                                                                                                |
| GLO-12 |Info    |  102 |Replacing a flip-flop with a logic constant 0.                                                                                                                                          |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete   |
|        |        |      | list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                                          |
| GLO-32 |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                          |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted     |
|        |        |      | sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                   |
| GLO-42 |Info    |    3 |Equivalent sequential instances have been merged.                                                                                                                                       |
|        |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to    |
|        |        |      | 'false'.                                                                                                                                                                               |
| GLO-45 |Info    |   66 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                               |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.      |
| GLO-51 |Info    |   22 |Hierarchical instance automatically ungrouped.                                                                                                                                          |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.  |
|        |        |      | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                    |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                             |
|        |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. |
|        |        |      | However, this may dramatically increase the size of the log file.                                                                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:   594 ps
Target path end-point (Pin: chip_cd_count_reg[23]/d)

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 <<<  launch                               0 R 
cb_seqi
  chip_cd_count_reg[0]/clk                                                
  chip_cd_count_reg[0]/q    (u)  unmapped_d_flop         5 20.0           
cb_seqi/chip_cd_inc_add_23_19_A[0] 
chip_cd_inc_add_23_19/A[0] 
  g488/in_1                                                               
  g488/z                    (u)  unmapped_nand2          4 16.0           
  g482/in_1                                                               
  g482/z                    (u)  unmapped_complex2       1  4.0           
  g467/in_0                                                               
  g467/z                    (u)  unmapped_complex2       4 16.0           
  g459/in_0                                                               
  g459/z                    (u)  unmapped_complex2       1  4.0           
  g458/in_0                                                               
  g458/z                    (u)  unmapped_complex2       1  4.0           
  g451/in_0                                                               
  g451/z                    (u)  unmapped_complex2       1  4.0           
  g444/in_0                                                               
  g444/z                    (u)  unmapped_complex2       5 20.0           
  g436/in_1                                                               
  g436/z                    (u)  unmapped_or2            9 36.0           
  g427/in_1                                                               
  g427/z                    (u)  unmapped_or2            3 12.0           
  g412/in_1                                                               
  g412/z                    (u)  unmapped_or2            3 12.0           
  g390/in_0                                                               
  g390/z                    (u)  unmapped_complex2       2  8.0           
  g376/in_1                                                               
  g376/z                    (u)  unmapped_or2            1  4.0           
  g377/in_1                                                               
  g377/z                    (u)  unmapped_nand2          1  4.0           
chip_cd_inc_add_23_19/Z[23] 
cb_seqi/chip_cd_inc_add_23_19_Z[22] 
  g1511/data0                                                             
  g1511/z                   (u)  unmapped_bmux3          1  4.0           
  chip_cd_count_reg[23]/d   <<<  unmapped_d_flop                          
  chip_cd_count_reg[23]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                          20000 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/chip_cd_count_reg[0]/clk
End-point    : cb_seqi/chip_cd_count_reg[23]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 15418ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'chip_fsm' in module 'soc_top' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    72        100.0
Excluded from State Retention      72        100.0
    - Will not convert             72        100.0
      - Preserved                   0          0.0
      - Power intent excluded      72        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 6, CPU_Time 5.840223999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) | 100.0(100.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) | 100.0(100.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1892    751567       346
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       513    680510       664
##>G:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'soc_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synthesis.tcl) 144: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(synthesis.tcl) 145: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:37 (Nov28) |  165.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  30.6( 40.0) |   17:45:41 (Nov28) |  346.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:06(00:00:06) |  69.4( 60.0) |   17:45:47 (Nov28) |  664.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 146: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(synthesis.tcl) 147: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (11/28 17:45:47, mem=1357.80M)
%# Begin qos_stats (11/28 17:45:47, mem=1393.64M)
        Computing arrivals and requireds.
%# End qos_stats (11/28 17:45:47, total cpu=01:00:00, real=01:00:00, peak res=664.30M, current mem=1393.64M)


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    17,321
  R2R (ps):                    17,321
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                    680,543
Total Cell Area:              680,543
Leaf Instances:                   513
Total Instances:                  513
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10
Real Runtime (h:m:s):        00:00:10
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:12
Memory (MB):                  1393.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:10
Total Memory (MB):     1401.64
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:soc_top should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:soc_top has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov28-17:45:40/generic_soc_top.db' for 'soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/28 17:45:48, total cpu=01:00:00, real=01:00:01, peak res=664.30M, current mem=1401.64M)
@file(synthesis.tcl) 148: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    17,321
  R2R (ps):                    17,321
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                    680,543
Total Cell Area:              680,543
Leaf Instances:                   513
Total Instances:                  513
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10
Real Runtime (h:m:s):        00:00:10
CPU  Elapsed (h:m:s):        00:00:13
Real Elapsed (h:m:s):        00:00:12
Memory (MB):                  1393.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:11
Total Memory (MB):     1401.64
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 159: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesis.tcl) 160: syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'DataOut' and 'DataIn' in libcell 'pad_bidirhe' is 'pos_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'soc_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) | 100.1( 85.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 14.3) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) | 100.1( 85.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 14.3) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'soc_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) soc_top...
          Done structuring (delay-based) soc_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) logic partition in soc_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in soc_top
        Mapping logic partition in soc_top...
          Structuring (delay-based) increment_unsigned_10_49...
          Done structuring (delay-based) increment_unsigned_10_49
        Mapping component increment_unsigned_10_49...
          Structuring (delay-based) increment_unsigned_10_12...
          Done structuring (delay-based) increment_unsigned_10_12
        Mapping component increment_unsigned_10_12...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:   594 ps
Target path end-point (Pin: chip_backlight_seconds_clk_clk_seconds_reg/d)

                      Pin                                  Type          Fanout  Load Arrival   
                                                                                 (fF)   (ps)    
------------------------------------------------------------------------------------------------
(clock clk)                                      <<<  launch                                0 R 
cb_seqi
  chip_backlight_seconds_clk_count_reg[9]/clk                                                   
  chip_backlight_seconds_clk_count_reg[9]/q      (u)  unmapped_d_flop         5  20.0           
  g2849/in_1                                                                                    
  g2849/z                                        (u)  unmapped_complex2       1   4.0           
  g2838/in_1                                                                                    
  g2838/z                                        (u)  unmapped_or2            1   4.0           
  g2820/in_1                                                                                    
  g2820/z                                        (u)  unmapped_or2            1   4.0           
  g2812/in_1                                                                                    
  g2812/z                                        (u)  unmapped_or2            1   4.0           
  g2806/in_1                                                                                    
  g2806/z                                        (u)  unmapped_or2            1   4.0           
  g2803/in_1                                                                                    
  g2803/z                                        (u)  unmapped_or2            1   4.0           
  g2801/in_1                                                                                    
  g2801/z                                        (u)  unmapped_or2            1   4.0           
  g2800/in_1                                                                                    
  g2800/z                                        (u)  unmapped_or2            1   4.0           
  g2797/in_1                                                                                    
  g2797/z                                        (u)  unmapped_or2            1   4.0           
  g2795/in_1                                                                                    
  g2795/z                                        (u)  unmapped_or2            1   4.0           
  g2793/in_1                                                                                    
  g2793/z                                        (u)  unmapped_or2            1   4.0           
  g2791/in_1                                                                                    
  g2791/z                                        (u)  unmapped_or2            1   4.0           
  g2789/in_0                                                                                    
  g2789/z                                        (u)  unmapped_or2            1   4.0           
  g2788/in_1                                                                                    
  g2788/z                                        (u)  unmapped_or2            1   4.0           
  g2786/in_0                                                                                    
  g2786/z                                        (u)  unmapped_complex2       1   4.0           
  g2783/in_1                                                                                    
  g2783/z                                        (u)  unmapped_or2            1   4.0           
  g2782/in_0                                                                                    
  g2782/z                                        (u)  unmapped_complex2       1   4.0           
  g2781/in_1                                                                                    
  g2781/z                                        (u)  unmapped_or2            1   4.0           
  g2780/in_0                                                                                    
  g2780/z                                        (u)  unmapped_complex2       1   4.0           
  g2779/in_1                                                                                    
  g2779/z                                        (u)  unmapped_or2            1   4.0           
  g2778/in_1                                                                                    
  g2778/z                                        (u)  unmapped_or2            1   4.0           
  g2865/in_1                                                                                    
  g2865/z                                        (u)  unmapped_nor2          27 212.0           
  g2867/sel0                                                                                    
  g2867/z                                        (u)  unmapped_bmux3          1   4.0           
  chip_backlight_seconds_clk_clk_seconds_reg/d   <<<  unmapped_d_flop                           
  chip_backlight_seconds_clk_clk_seconds_reg/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                           capture                           20000 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/chip_backlight_seconds_clk_count_reg[9]/clk
End-point    : cb_seqi/chip_backlight_seconds_clk_clk_seconds_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 14375ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in soc_top...
          Done restructuring (delay-based) logic partition in soc_top
        Optimizing logic partition in soc_top...
          Restructuring (delay-based) increment_unsigned_10_49...
          Done restructuring (delay-based) increment_unsigned_10_49
        Optimizing component increment_unsigned_10_49...
        Early Area Reclamation for increment_unsigned_10_49 'very_fast' (slack=14258, area=1190)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned_10_12...
          Done restructuring (delay-based) increment_unsigned_10_12
        Optimizing component increment_unsigned_10_12...
        Early Area Reclamation for increment_unsigned_10_12 'very_fast' (slack=14258, area=1190)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                     Type     Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        launch                                  0 R 
cb_seqi
  chip_cd_count_reg[2]/CLK                                   0    +0       0 R 
  chip_cd_count_reg[2]/Q           DFFQSRX1       4  21.8  333  +306     306 R 
  g4201/A                                                         +0     306   
  g4201/Z                          NOR2X1         1   6.9  153  +142     448 F 
  g4186/A                                                         +0     448   
  g4186/Z                          NAND2X1        1   7.3  158  +129     576 R 
  g4175/B                                                         +0     576   
  g4175/Z                          NOR2X1         1   6.9  136   +96     673 F 
  g4167/A                                                         +0     673   
  g4167/Z                          NAND2X1        1   7.3  158  +124     796 R 
  g4161/B                                                         +0     796   
  g4161/Z                          NOR2X1         1   7.3  157   +99     895 F 
  g4152/A                                                         +0     895   
  g4152/Z                          NAND3X1        1   7.3  194  +139    1034 R 
  g4150/B                                                         +0    1034   
  g4150/Z                          OR2X1          1   7.3  125  +140    1174 R 
  g4148/B                                                         +0    1174   
  g4148/Z                          OR2X1          1   7.3  125  +132    1306 R 
  g4146/B                                                         +0    1306   
  g4146/Z                          OR2X1          1   7.3  124  +132    1437 R 
  g4143/B                                                         +0    1437   
  g4143/Z                          OR2X1          1   7.3  124  +132    1569 R 
  g4142/B                                                         +0    1569   
  g4142/Z                          OR2X1          1   7.3  124  +132    1700 R 
  g4139/B                                                         +0    1700   
  g4139/Z                          OR2X1          1   7.3  125  +131    1832 R 
  g4138/B                                                         +0    1832   
  g4138/Z                          OR2X1          1   7.3  125  +132    1963 R 
  g4136/B                                                         +0    1963   
  g4136/Z                          OR2X1          1   7.3  125  +132    2094 R 
  g4134/B                                                         +0    2094   
  g4134/Z                          OR2X1          1   7.3  124  +132    2226 R 
  g4132/B                                                         +0    2226   
  g4132/Z                          OR2X1          1   7.3  125  +132    2358 R 
  g4130/B                                                         +0    2358   
  g4130/Z                          OR2X1          1   7.3  125  +132    2489 R 
  g4128/B                                                         +0    2489   
  g4128/Z                          OR2X1          1   7.3  124  +132    2620 R 
  g4126/B                                                         +0    2620   
  g4126/Z                          OR2X1          1   7.3  124  +132    2752 R 
  g4124/B                                                         +0    2752   
  g4124/Z                          NOR2X1         1   7.3  157   +92    2844 F 
  g4122/A                                                         +0    2844   
  g4122/Z                          NAND3X1        1   7.3  194  +139    2983 R 
  g4121/B                                                         +0    2983   
  g4121/Z                          OR2X1          1   7.3  124  +140    3122 R 
  g4119/B                                                         +0    3122   
  g4119/Z                          OR2X1         26 113.7 1663 +1003    4126 R 
  g4118/A                                                         +0    4126   
  g4118/Z                          INVX4          2  17.5  271  +149    4275 F 
  g4037/B                                                         +0    4275   
  g4037/Z                          XOR2X1         1   6.4   96  +207    4483 F 
  chip_cd_clk_seconds_reg/D   <<<  DFFQSRX1                       +0    4483   
  chip_cd_clk_seconds_reg/CLK      setup                     0  +214    4697 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                        capture                             20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   15303ps 
Start-point  : cb_seqi/chip_cd_count_reg[2]/CLK
End-point    : cb_seqi/chip_cd_clk_seconds_reg/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               681930        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C               594    15303             20000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack:   395 ps
Target path end-point (Pin: chip_cd_clk_seconds_reg/D (DFFQSRX1/D))

            Pin                     Type     Fanout  Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)                   <<<  launch                       0 R 
cb_seqi
  chip_cd_count_reg[2]/CLK                                          
  chip_cd_count_reg[2]/Q           DFFQSRX1       4  21.8           
  g4201/A                                                           
  g4201/Z                          NOR2X1         1   6.9           
  g4186/A                                                           
  g4186/Z                          NAND2X1        1   7.3           
  g4175/B                                                           
  g4175/Z                          NOR2X1         1   6.9           
  g4167/A                                                           
  g4167/Z                          NAND2X1        1   7.3           
  g4161/B                                                           
  g4161/Z                          NOR2X1         1   7.3           
  g4152/A                                                           
  g4152/Z                          NAND3X1        1   7.3           
  g4150/B                                                           
  g4150/Z                          OR2X1          1   7.3           
  g4148/B                                                           
  g4148/Z                          OR2X1          1   7.3           
  g4146/B                                                           
  g4146/Z                          OR2X1          1   7.3           
  g4143/B                                                           
  g4143/Z                          OR2X1          1   7.3           
  g4142/B                                                           
  g4142/Z                          OR2X1          1   7.3           
  g4139/B                                                           
  g4139/Z                          OR2X1          1   7.3           
  g4138/B                                                           
  g4138/Z                          OR2X1          1   7.3           
  g4136/B                                                           
  g4136/Z                          OR2X1          1   7.3           
  g4134/B                                                           
  g4134/Z                          OR2X1          1   7.3           
  g4132/B                                                           
  g4132/Z                          OR2X1          1   7.3           
  g4130/B                                                           
  g4130/Z                          OR2X1          1   7.3           
  g4128/B                                                           
  g4128/Z                          OR2X1          1   7.3           
  g4126/B                                                           
  g4126/Z                          OR2X1          1   7.3           
  g4124/B                                                           
  g4124/Z                          NOR2X1         1   7.3           
  g4122/A                                                           
  g4122/Z                          NAND3X1        1   7.3           
  g4121/B                                                           
  g4121/Z                          OR2X1          1   7.3           
  g4119/B                                                           
  g4119/Z                          OR2X1         26 113.7           
  g4118/A                                                           
  g4118/Z                          INVX4          2  17.5           
  g4037/B                                                           
  g4037/Z                          XOR2X1         1   6.4           
  chip_cd_clk_seconds_reg/D   <<<  DFFQSRX1                         
  chip_cd_clk_seconds_reg/CLK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                  20000 R 
--------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/chip_cd_count_reg[2]/CLK
End-point    : cb_seqi/chip_cd_clk_seconds_reg/D

The global mapper estimates a slack for this path of 12852ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                   Type     Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                     launch                                 0 R 
cb_seqi
  chip_cd_count_reg[2]/CLK                               0    +0       0 R 
  chip_cd_count_reg[2]/Q        DFFQSRX1       4 21.8  333  +306     306 R 
  g4201/A                                                     +0     306   
  g4201/Z                       NOR2X1         1  6.9  153  +142     448 F 
  g4186/A                                                     +0     448   
  g4186/Z                       NAND2X1        1  7.3  158  +129     576 R 
  g4175/B                                                     +0     576   
  g4175/Z                       NOR2X1         1  6.9  136   +96     673 F 
  g4167/A                                                     +0     673   
  g4167/Z                       NAND2X1        1  7.3  158  +124     796 R 
  g4161/B                                                     +0     796   
  g4161/Z                       NOR2X1         1  7.3  157   +99     895 F 
  g4152/A                                                     +0     895   
  g4152/Z                       NAND3X1        1  7.3  194  +139    1034 R 
  g4150/B                                                     +0    1034   
  g4150/Z                       OR2X1          1  7.3  125  +140    1174 R 
  g4148/B                                                     +0    1174   
  g4148/Z                       OR2X1          1  7.3  125  +132    1306 R 
  g4146/B                                                     +0    1306   
  g4146/Z                       OR2X1          1  7.3  124  +132    1437 R 
  g4143/B                                                     +0    1437   
  g4143/Z                       OR2X1          1  7.3  124  +132    1569 R 
  g4142/B                                                     +0    1569   
  g4142/Z                       OR2X1          1  7.3  124  +132    1700 R 
  g4139/B                                                     +0    1700   
  g4139/Z                       OR2X1          1  7.3  125  +131    1832 R 
  g4138/B                                                     +0    1832   
  g4138/Z                       OR2X1          1  7.3  125  +132    1963 R 
  g4136/B                                                     +0    1963   
  g4136/Z                       OR2X1          1  7.3  125  +132    2094 R 
  g4134/B                                                     +0    2094   
  g4134/Z                       OR2X1          1  7.3  124  +132    2226 R 
  g4132/B                                                     +0    2226   
  g4132/Z                       OR2X1          1  7.3  125  +132    2358 R 
  g4130/B                                                     +0    2358   
  g4130/Z                       OR2X1          1  7.3  125  +132    2489 R 
  g4128/B                                                     +0    2489   
  g4128/Z                       OR2X1          1  7.3  124  +132    2620 R 
  g4126/B                                                     +0    2620   
  g4126/Z                       OR2X1          1  7.3  124  +132    2752 R 
  g4124/B                                                     +0    2752   
  g4124/Z                       NOR2X1         1  7.3  157   +92    2844 F 
  g4122/A                                                     +0    2844   
  g4122/Z                       NAND3X1        1  7.3  194  +139    2983 R 
  g4121/B                                                     +0    2983   
  g4121/Z                       OR2X1          1  7.3  124  +140    3122 R 
  g4119/B                                                     +0    3122   
  g4119/Z                       OR2X1         13 57.5  850  +543    3666 R 
  drc_bufs4245/A                                              +0    3666   
  drc_bufs4245/Z                INVX2          3 22.5  283  +212    3878 F 
  drc_bufs4244/A                                              +0    3878   
  drc_bufs4244/Z                INVX2         13 56.6  444  +340    4218 R 
  g4111/A                                                     +0    4218   
  g4111/Z                       AND2X1         1  6.4  113  +125    4343 R 
  chip_cd_count_reg[1]/D   <<<  DFFQSRX1                      +0    4343   
  chip_cd_count_reg[1]/CLK      setup                    0  +198    4541 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                            20000 R 
---------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   15459ps 
Start-point  : cb_seqi/chip_cd_count_reg[2]/CLK
End-point    : cb_seqi/chip_cd_count_reg[1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                   Message Text                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                      |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to      |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                        |
| LBR-155    |Info    |    3 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                            |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                     |
| PA-7       |Info    |    8 |Resetting power analysis results.                                                                                                                                                   |
|            |        |      |All computed switching activities are removed.                                                                                                                                      |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                        |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                               |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.                   |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                                                                                                                  |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                                                                                                            |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              681727        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C               395    15459             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'chip_cd_inc_add_23_19' in module 'soc_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'chip_backlight_seconds_clk_inc_add_23_19' in module 'soc_top' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    72        100.0
Excluded from State Retention      72        100.0
    - Will not convert             72        100.0
      - Preserved                   0          0.0
      - Power intent excluded      72        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 4 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'chip_backlight_current_count_reg[0] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_current_count_reg[1] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_current_count_reg[2] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_light_mode_reg (map_prefer_non_inverted_clock_line)' 
        : To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Information related to mapping of instance chip_backlight_current_count_reg[0]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[0] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_current_count_reg[1]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_current_count_reg[2]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_light_mode_reg
Synthesis requirements have been relaxed on this instance chip_backlight_light_mode_reg (map_prefer_non_inverted_clock_line)

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.7346179999999993
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  77.2( 75.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 12.5) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  22.9( 12.5) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/soc_top/fv_map.fv.json' for netlist 'fv/soc_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/soc_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/soc_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  77.2( 66.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 11.1) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  22.9( 11.1) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0032879999999995135
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  77.2( 66.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 11.1) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  22.9( 11.1) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:soc_top ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  77.2( 66.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 11.1) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  22.9( 11.1) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'EN' and 'DataIn' in libcell 'pad_bidirhe' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
-------------------------------------------------------------------------------
 hi_fo_buf                681495        0         0     25980      505

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               681495        0         0     25980      505

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 681495        0         0     25980      505

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9979409999999991
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  68.2( 66.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 11.1) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  20.3( 11.1) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  11.7(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:41 (Nov28) |  346.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:05(00:00:06) |  68.2( 66.7) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:47 (Nov28) |  664.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:01) |  -0.1( 11.1) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:48 (Nov28) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:12) |  00:00:01(00:00:01) |  20.3( 11.1) |   17:45:49 (Nov28) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:01) |   0.0( 11.1) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |  11.7(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:50 (Nov28) |  664.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       513    680510       664
##>M:Pre Cleanup                        0         -         -       513    680510       664
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       473    678093       664
##>M:Const Prop                         0     16037         0       473    678093       664
##>M:Cleanup                            0     16037         0       473    678010       664
##>M:MBCI                               0         -         -       473    678010       664
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 4 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'chip_backlight_current_count_reg[0] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_current_count_reg[1] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_current_count_reg[2] (map_prefer_non_inverted_clock_line)', 
'chip_backlight_light_mode_reg (map_prefer_non_inverted_clock_line)' 
Information related to mapping of instance chip_backlight_current_count_reg[0]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[0] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_current_count_reg[1]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_current_count_reg[2]
Synthesis requirements have been relaxed on this instance chip_backlight_current_count_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance chip_backlight_light_mode_reg
Synthesis requirements have been relaxed on this instance chip_backlight_light_mode_reg (map_prefer_non_inverted_clock_line)

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'soc_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synthesis.tcl) 161: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(synthesis.tcl) 162: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:37 (Nov28) |  165.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  23.9( 30.8) |   17:45:41 (Nov28) |  346.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:06(00:00:06) |  54.3( 46.2) |   17:45:47 (Nov28) |  664.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:03) |  21.7( 23.1) |   17:45:50 (Nov28) |  664.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 163: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (11/28 17:45:50, mem=1397.20M)
%# Begin qos_stats (11/28 17:45:50, mem=1397.20M)
        Computing arrivals and requireds.
%# End qos_stats (11/28 17:45:50, total cpu=01:00:00, real=01:00:00, peak res=664.30M, current mem=1397.20M)


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    17,321          16,038
  R2R (ps):                    17,321          16,038
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                    680,543         681,495
Total Cell Area:              680,543         681,495
Leaf Instances:                   513             473
Total Instances:                  513             473
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03
Real Runtime (h:m:s):        00:00:10        00:00:03
CPU  Elapsed (h:m:s):        00:00:13        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:15
Memory (MB):                  1393.64         1397.20
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:13
Total Memory (MB):     1405.20
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov28-17:45:40/map_soc_top.db' for 'soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/28 17:45:51, total cpu=01:00:00, real=01:00:01, peak res=664.30M, current mem=1405.20M)
@file(synthesis.tcl) 164: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    17,321          16,038
  R2R (ps):                    17,321          16,038
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                    680,543         681,495
Total Cell Area:              680,543         681,495
Leaf Instances:                   513             473
Total Instances:                  513             473
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03
Real Runtime (h:m:s):        00:00:10        00:00:03
CPU  Elapsed (h:m:s):        00:00:13        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:15
Memory (MB):                  1393.64         1397.20
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:14
Total Memory (MB):     1405.20
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 165: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 168: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(synthesis.tcl) 173: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov28-17:45:40/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 185: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesis.tcl) 186: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'soc_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                681495        0         0     25980      505
-------------------------------------------------------------------------------
 const_prop               681495        0         0     25980      505
-------------------------------------------------------------------------------
 hi_fo_buf                681495        0         0     25980      505

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               681495        0         0     25980      505

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 681495        0         0     25980      505
 incr_max_trans           681749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
        drc_bufs         6  (        3 /        3 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 681749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                681749        0         0         0        0
 rem_buf                  680962        0         0         0        0
 rem_inv                  680933        0         0         0        0
 merge_bi                 680910        0         0         0        0
 gate_comp                680882        0         0         0        0
 glob_area                680798        0         0         0        0
 area_down                680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        42  (       42 /       42 )  0.04
         rem_inv         9  (        2 /        2 )  0.01
        merge_bi         8  (        2 /        2 )  0.01
      rem_inv_qb        17  (        0 /        0 )  0.01
    seq_res_area         3  (        0 /        0 )  0.39
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         2  (        2 /        2 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        27  (        4 /       27 )  0.00
       area_down         2  (        2 /        2 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         7  (        0 /        0 )  0.01
        merge_bi         6  (        0 /        0 )  0.01
      rem_inv_qb        16  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         7  (        0 /        0 )  0.01
        merge_bi         6  (        0 /        0 )  0.01
      rem_inv_qb        16  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        25  (        0 /       25 )  0.00
       area_down         2  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 680752        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                   Message Text                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                                                                                                                       |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                                                                                                              |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                    |
| GLO-51     |Info    |    2 |Hierarchical instance automatically ungrouped.                                                                                                                                      |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to      |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                        |
| LBR-155    |Info    |    3 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                            |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                     |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                          |
| MAP-32     |Info    |    2 |Relaxed some design requirements on sequential instances to run synthesis successfully.                                                                                             |
|            |        |      |To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to  |
|            |        |      | see the complete list.                                                                                                                                                             |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                                                                                                                   |
|            |        |      |All computed switching activities are removed.                                                                                                                                      |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.                                                                                               |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.                   |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                                                                                                                       |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'soc_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synthesis.tcl) 187: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (11/28 17:45:52, mem=1361.18M)
%# Begin qos_stats (11/28 17:45:52, mem=1397.02M)
        Computing arrivals and requireds.
%# End qos_stats (11/28 17:45:52, total cpu=01:00:00, real=01:00:00, peak res=664.80M, current mem=1397.02M)


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    17,321          16,038          16,031
  R2R (ps):                    17,321          16,038          16,031
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                    680,543         681,495         680,752
Total Cell Area:              680,543         681,495         680,752
Leaf Instances:                   513             473             434
Total Instances:                  513             473             434
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:10        00:00:03        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:15        00:00:17
Memory (MB):                  1393.64         1397.20         1397.02
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1405.02
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov28-17:45:40/syn_opt_soc_top.db' for 'soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (11/28 17:45:52, total cpu=01:00:00, real=01:00:00, peak res=664.80M, current mem=1405.02M)
@file(synthesis.tcl) 188: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    17,321          16,038          16,031
  R2R (ps):                    17,321          16,038          16,031
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                    680,543         681,495         680,752
Total Cell Area:              680,543         681,495         680,752
Leaf Instances:                   513             473             434
Total Instances:                  513             473             434
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:10        00:00:03        00:00:02
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:16
Real Elapsed (h:m:s):        00:00:12        00:00:15        00:00:17
Memory (MB):                  1393.64         1397.20         1397.02
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1405.02
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 190: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(synthesis.tcl) 191: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:37 (Nov28) |  165.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  24.0( 26.7) |   17:45:41 (Nov28) |  346.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:06(00:00:06) |  54.4( 40.0) |   17:45:47 (Nov28) |  664.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:03) |  21.8( 20.0) |   17:45:50 (Nov28) |  664.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:02) |  -0.2( 13.3) |   17:45:52 (Nov28) |  664.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 193: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(synthesis.tcl) 205: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 206: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(synthesis.tcl) 207: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (11/28 17:45:52, mem=1405.02M)
%# Begin qos_stats (11/28 17:45:52, mem=1405.02M)
        Computing arrivals and requireds.
%# End qos_stats (11/28 17:45:52, total cpu=01:00:00, real=01:00:00, peak res=664.80M, current mem=1405.02M)


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    17,321          16,038          16,031          16,031
  R2R (ps):                    17,321          16,038          16,031          16,031
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                    680,543         681,495         680,752         680,752
Total Cell Area:              680,543         681,495         680,752         680,752
Leaf Instances:                   513             473             434             434
Total Instances:                  513             473             434             434
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03        00:00:00        00:00:01
Real Runtime (h:m:s):        00:00:10        00:00:03        00:00:02        00:00:00
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:16        00:00:17
Real Elapsed (h:m:s):        00:00:12        00:00:15        00:00:17        00:00:17
Memory (MB):                  1393.64         1397.20         1397.02         1405.02
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     1405.02
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov28-17:45:40/final_soc_top.db' for 'soc_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/28 17:45:53, total cpu=01:00:00, real=01:00:01, peak res=664.80M, current mem=1405.02M)
@file(synthesis.tcl) 208: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1224540/5710/Project/genus/SCRIPTS
QoS Summary for soc_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    17,321          16,038          16,031          16,031
  R2R (ps):                    17,321          16,038          16,031          16,031
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                    680,543         681,495         680,752         680,752
Total Cell Area:              680,543         681,495         680,752         680,752
Leaf Instances:                   513             473             434             434
Total Instances:                  513             473             434             434
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:10        00:00:03        00:00:00        00:00:01
Real Runtime (h:m:s):        00:00:10        00:00:03        00:00:02        00:00:00
CPU  Elapsed (h:m:s):        00:00:13        00:00:16        00:00:16        00:00:17
Real Elapsed (h:m:s):        00:00:12        00:00:15        00:00:17        00:00:17
Memory (MB):                  1393.64         1397.20         1397.02         1405.02
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:16
Total Memory (MB):     1405.02
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 209: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(synthesis.tcl) 210: report_power > $_REPORTS_PATH/${DESIGN}_power.rpt
Warning: Library 'padlib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'padlib_tsmc180_tt' in domain '-1'
Warning: Library 'sclib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_tt' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports_Nov28-17:45:40/soc_top_power.rpt
@file(synthesis.tcl) 212: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesis.tcl) 220: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/soc_top/soc_top_mv.fv.json' for netlist 'outputs_Nov28-17:45:40/soc_top_m.v'.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov28-17:45:40/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 224: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(synthesis.tcl) 225: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:45:37 (Nov28) |  165.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |  22.2( 25.0) |   17:45:41 (Nov28) |  346.8 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:10) |  00:00:06(00:00:06) |  50.4( 37.5) |   17:45:47 (Nov28) |  664.3 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:13) |  00:00:02(00:00:03) |  20.2( 18.8) |   17:45:50 (Nov28) |  664.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:02) |  -0.2( 12.5) |   17:45:52 (Nov28) |  664.8 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:16) |  00:00:00(00:00:01) |   7.4(  6.2) |   17:45:53 (Nov28) |  664.8 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 226: puts "============================"
============================
@file(synthesis.tcl) 227: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synthesis.tcl) 228: puts "============================"
============================
@file(synthesis.tcl) 230: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
