vendor_name = ModelSim
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/display7seg.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/clock.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/bin_bcd_3digit.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/Reg8Bits_pre_clr.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/contador_8bits_up_down .vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/mux4x1_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/demux1x4_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/decod2bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/mux3x1_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/datapath.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/xor_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/subtrator8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/somadorcompleto.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/somador16bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/somador8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/shr_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/shl_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/Registrador8Bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/or_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/not_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/mux2x1_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/mult_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/FFD.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/comparador_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/and_8bits.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Processador.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/ula.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/banco_ABCD.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/db/Processador.cmp.rdb
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/teste_ABCD.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ram.mif
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/controller.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/mde.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ram.qip
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ram.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/teste_processador.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/ULA/decod_ula.vhd
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Datapath/Teste_datapath.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/Controller/Teste_controller.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/output_files/Chain1.cdf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/output_files/Chain4.cdf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/processador_test.vwf
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/db/Processador.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/Processador/db/altsyncram_7l82.tdf
design_name = Processador
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~4 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~4 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~4 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~4 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~10 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~4 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~12 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~4 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~2 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~4 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~1 , datapath_pm|ula_pm|op_pm9|LessThan0~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~3 , datapath_pm|ula_pm|op_pm9|LessThan0~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~5 , datapath_pm|ula_pm|op_pm9|LessThan0~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~7 , datapath_pm|ula_pm|op_pm9|LessThan0~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~9 , datapath_pm|ula_pm|op_pm9|LessThan0~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~11 , datapath_pm|ula_pm|op_pm9|LessThan0~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~13 , datapath_pm|ula_pm|op_pm9|LessThan0~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|LessThan0~14 , datapath_pm|ula_pm|op_pm9|LessThan0~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~12 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~12, Processador, 1
instance = comp, \bcdvdc|aux_bin~19 , bcdvdc|aux_bin~19, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~2 , controller_pm|mde_pm|Selector2~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~3 , controller_pm|mde_pm|Selector2~3, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e0 , controller_pm|mde_pm|y_present.e0, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~0 , datapath_pm|ula_pm|z~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~0 , controller_pm|mde_pm|Selector4~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~1 , controller_pm|mde_pm|Selector4~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~3 , controller_pm|mde_pm|Selector7~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~4 , controller_pm|mde_pm|Selector7~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_ULA_in~0 , controller_pm|mde_pm|Sel_ULA_in~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~1 , datapath_pm|ula_pm|z~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~5 , controller_pm|mde_pm|Equal32~5, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~4 , controller_pm|mde_pm|process_0~4, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~5 , controller_pm|mde_pm|process_0~5, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~6 , controller_pm|mde_pm|process_0~6, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~7 , controller_pm|mde_pm|process_0~7, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~8 , controller_pm|mde_pm|process_0~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult7|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult6|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult5|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult4|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult3|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[1]~0 , datapath_pm|ula_pm|op_pm3|Mult2|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[2]~0 , datapath_pm|ula_pm|op_pm3|Mult0|saida[2]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[3]~1 , datapath_pm|ula_pm|op_pm3|Mult0|saida[3]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult2|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[4]~2 , datapath_pm|ula_pm|op_pm3|Mult0|saida[4]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult3|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[3]~2 , datapath_pm|ula_pm|op_pm3|Mult2|saida[3]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[5]~3 , datapath_pm|ula_pm|op_pm3|Mult0|saida[5]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult4|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[3]~2 , datapath_pm|ula_pm|op_pm3|Mult3|saida[3]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[4]~3 , datapath_pm|ula_pm|op_pm3|Mult2|saida[4]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[6]~4 , datapath_pm|ula_pm|op_pm3|Mult0|saida[6]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult5|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[3]~2 , datapath_pm|ula_pm|op_pm3|Mult4|saida[3]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[4]~3 , datapath_pm|ula_pm|op_pm3|Mult3|saida[4]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[5]~4 , datapath_pm|ula_pm|op_pm3|Mult2|saida[5]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult0|saida[7]~5 , datapath_pm|ula_pm|op_pm3|Mult0|saida[7]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult6|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[3]~2 , datapath_pm|ula_pm|op_pm3|Mult5|saida[3]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[4]~3 , datapath_pm|ula_pm|op_pm3|Mult4|saida[4]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[5]~4 , datapath_pm|ula_pm|op_pm3|Mult3|saida[5]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[2]~1 , datapath_pm|ula_pm|op_pm3|Mult7|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[3]~2 , datapath_pm|ula_pm|op_pm3|Mult6|saida[3]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[4]~3 , datapath_pm|ula_pm|op_pm3|Mult5|saida[4]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[5]~4 , datapath_pm|ula_pm|op_pm3|Mult4|saida[5]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[6]~5 , datapath_pm|ula_pm|op_pm3|Mult3|saida[6]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~3 , datapath_pm|ula_pm|c~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~5 , datapath_pm|ula_pm|c~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~6 , datapath_pm|ula_pm|c~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~7 , datapath_pm|ula_pm|c~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~8 , datapath_pm|ula_pm|c~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~9 , datapath_pm|ula_pm|c~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~10 , datapath_pm|ula_pm|c~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~11 , datapath_pm|ula_pm|c~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal3~1 , datapath_pm|ula_pm|op_pm7|Equal3~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~12 , datapath_pm|ula_pm|c~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal1~0 , datapath_pm|ula_pm|op_pm7|Equal1~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H7|cout~0 , datapath_pm|ula_pm|op_pm2|H7|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H7|cout~1 , datapath_pm|ula_pm|op_pm2|H7|cout~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~21 , datapath_pm|ula_pm|c~21, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[5]~2 , datapath_pm|ula_pm|op_pm3|Mult7|saida[5]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[6]~3 , datapath_pm|ula_pm|op_pm3|Mult6|saida[6]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[7]~4 , datapath_pm|ula_pm|op_pm3|Mult5|saida[7]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[7]~5 , datapath_pm|ula_pm|op_pm3|Mult4|saida[7]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult3|saida[7]~6 , datapath_pm|ula_pm|op_pm3|Mult3|saida[7]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult4|saida[6]~6 , datapath_pm|ula_pm|op_pm3|Mult4|saida[6]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[6]~5 , datapath_pm|ula_pm|op_pm3|Mult5|saida[6]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult5|saida[5]~6 , datapath_pm|ula_pm|op_pm3|Mult5|saida[5]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[5]~4 , datapath_pm|ula_pm|op_pm3|Mult6|saida[5]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[4]~5 , datapath_pm|ula_pm|op_pm3|Mult6|saida[4]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[4]~3 , datapath_pm|ula_pm|op_pm3|Mult7|saida[4]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[3]~4 , datapath_pm|ula_pm|op_pm3|Mult7|saida[3]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[6]~5 , datapath_pm|ula_pm|op_pm3|Mult7|saida[6]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult6|saida[7]~6 , datapath_pm|ula_pm|op_pm3|Mult6|saida[7]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult7|saida[7]~6 , datapath_pm|ula_pm|op_pm3|Mult7|saida[7]~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal36~2 , controller_pm|mde_pm|Equal36~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~0 , controller_pm|mde_pm|Selector11~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~2 , controller_pm|mde_pm|Selector11~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_se_mult~3 , controller_pm|mde_pm|Sel_se_mult~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[0]~0 , datapath_pm|ula_pm|op_pm8|s[0]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[0]~1 , datapath_pm|ula_pm|op_pm8|s[0]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[0]~2 , datapath_pm|ula_pm|op_pm8|s[0]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[0]~3 , datapath_pm|ula_pm|op_pm8|s[0]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[0]~4 , datapath_pm|ula_pm|op_pm8|s[0]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~6 , datapath_pm|ula_pm|saida[0]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[0] , datapath_pm|ula_pm|op_pm5|s[0], Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~9 , datapath_pm|ula_pm|saida[0]~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[1] , datapath_pm|ula_pm|op_pm5|s[1], Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~14 , datapath_pm|ula_pm|saida[1]~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[1]~1 , datapath_pm|ula_pm|op_pm7|s[1]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~15 , datapath_pm|ula_pm|saida[1]~15, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[1]~5 , datapath_pm|ula_pm|op_pm8|s[1]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[1]~6 , datapath_pm|ula_pm|op_pm8|s[1]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H2|s~0 , datapath_pm|ula_pm|op_pm2|H2|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~24 , datapath_pm|ula_pm|saida[2]~24, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[2]~9 , datapath_pm|ula_pm|op_pm8|s[2]~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[2]~10 , datapath_pm|ula_pm|op_pm8|s[2]~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[2]~11 , datapath_pm|ula_pm|op_pm8|s[2]~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[2]~12 , datapath_pm|ula_pm|op_pm8|s[2]~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~25 , datapath_pm|ula_pm|saida[2]~25, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[2] , datapath_pm|ula_pm|op_pm5|s[2], Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H3|s~0 , datapath_pm|ula_pm|op_pm2|H3|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[3] , datapath_pm|ula_pm|op_pm5|s[3], Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~33 , datapath_pm|ula_pm|saida[3]~33, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[3]~5 , datapath_pm|ula_pm|op_pm7|s[3]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[3]~6 , datapath_pm|ula_pm|op_pm7|s[3]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[3]~7 , datapath_pm|ula_pm|op_pm7|s[3]~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~34 , datapath_pm|ula_pm|saida[3]~34, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[3]~13 , datapath_pm|ula_pm|op_pm8|s[3]~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[3]~14 , datapath_pm|ula_pm|op_pm8|s[3]~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H4|s~0 , datapath_pm|ula_pm|op_pm2|H4|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~41 , datapath_pm|ula_pm|saida[4]~41, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~42 , datapath_pm|ula_pm|saida[4]~42, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~43 , datapath_pm|ula_pm|saida[4]~43, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~44 , datapath_pm|ula_pm|saida[4]~44, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[4] , datapath_pm|ula_pm|op_pm5|s[4], Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[4]~8 , datapath_pm|ula_pm|op_pm7|s[4]~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[4]~9 , datapath_pm|ula_pm|op_pm7|s[4]~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[4]~10 , datapath_pm|ula_pm|op_pm7|s[4]~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H5|s~0 , datapath_pm|ula_pm|op_pm2|H5|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[5] , datapath_pm|ula_pm|op_pm5|s[5], Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~52 , datapath_pm|ula_pm|saida[5]~52, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[5]~12 , datapath_pm|ula_pm|op_pm7|s[5]~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[5]~13 , datapath_pm|ula_pm|op_pm7|s[5]~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[5]~14 , datapath_pm|ula_pm|op_pm7|s[5]~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[5]~15 , datapath_pm|ula_pm|op_pm7|s[5]~15, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~53 , datapath_pm|ula_pm|saida[5]~53, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~54 , datapath_pm|ula_pm|saida[5]~54, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H6|s~0 , datapath_pm|ula_pm|op_pm2|H6|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm10|H7|s~0 , datapath_pm|ula_pm|op_pm10|H7|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~64 , datapath_pm|ula_pm|saida[6]~64, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~65 , datapath_pm|ula_pm|saida[6]~65, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm11|H7|cout~1 , datapath_pm|ula_pm|op_pm11|H7|cout~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[6] , datapath_pm|ula_pm|op_pm5|s[6], Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[6]~16 , datapath_pm|ula_pm|op_pm7|s[6]~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[6]~17 , datapath_pm|ula_pm|op_pm7|s[6]~17, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H7|s~1 , datapath_pm|ula_pm|op_pm2|H7|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm5|s[7] , datapath_pm|ula_pm|op_pm5|s[7], Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~73 , datapath_pm|ula_pm|saida[7]~73, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[7]~21 , datapath_pm|ula_pm|op_pm7|s[7]~21, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[7]~22 , datapath_pm|ula_pm|op_pm7|s[7]~22, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[7]~23 , datapath_pm|ula_pm|op_pm7|s[7]~23, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[7]~24 , datapath_pm|ula_pm|op_pm7|s[7]~24, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[7]~25 , datapath_pm|ula_pm|op_pm7|s[7]~25, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~74 , datapath_pm|ula_pm|saida[7]~74, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H8|s~0 , datapath_pm|ula_pm|op_pm2|H8|s~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector12~0 , controller_pm|mde_pm|Selector12~0, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD0|qS , datapath_pm|mar_mem|FFD0|qS, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector10~1 , controller_pm|mde_pm|Selector10~1, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD2|qS , datapath_pm|mar_mem|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD4|qS , datapath_pm|mar_mem|FFD4|qS, Processador, 1
instance = comp, \controller_pm|sp_sub_pm|H5|cout~0 , controller_pm|sp_sub_pm|H5|cout~0, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD6|qS , datapath_pm|mar_mem|FFD6|qS, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD7|qS , controller_pm|sp_cont_pm|reg|FFD7|qS, Processador, 1
instance = comp, \controller_pm|sp_sub_pm|H8|s~0 , controller_pm|sp_sub_pm|H8|s~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector8~0 , controller_pm|mde_pm|Selector8~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e1 , controller_pm|mde_pm|y_present.e1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~2 , controller_pm|mde_pm|Selector0~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~3 , controller_pm|mde_pm|Selector0~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~4 , controller_pm|mde_pm|Selector0~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~5 , controller_pm|mde_pm|Selector0~5, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~6 , controller_pm|mde_pm|Selector0~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector6~0 , controller_pm|mde_pm|Selector6~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next~0 , controller_pm|mde_pm|y_next~0, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[0]~0 , datapath_pm|mar_mem|z[0]~0, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[2]~2 , datapath_pm|mar_mem|z[2]~2, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[4]~4 , datapath_pm|mar_mem|z[4]~4, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[6]~6 , datapath_pm|mar_mem|z[6]~6, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD7|qS~0 , controller_pm|sp_cont_pm|reg|FFD7|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD7|qS~1 , controller_pm|sp_cont_pm|reg|FFD7|qS~1, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e8 , controller_pm|mde_pm|y_present.e8, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e1 , controller_pm|mde_pm|y_next.e1, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e8~2 , controller_pm|mde_pm|y_next.e8~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~80 , datapath_pm|ula_pm|saida[6]~80, Processador, 1
instance = comp, \controller_pm|sp_sub_pm|H6|s~2 , controller_pm|sp_sub_pm|H6|s~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector0~7 , controller_pm|mde_pm|Selector0~7, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e8~3 , controller_pm|mde_pm|y_next.e8~3, Processador, 1
instance = comp, \display0|outt[4]~47 , display0|outt[4]~47, Processador, 1
instance = comp, \display1|outt[1]~4 , display1|outt[1]~4, Processador, 1
instance = comp, \display1|outt[1]~7 , display1|outt[1]~7, Processador, 1
instance = comp, \display1|outt[4]~23 , display1|outt[4]~23, Processador, 1
instance = comp, \display1|outt[4]~30 , display1|outt[4]~30, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~83 , datapath_pm|ula_pm|saida[4]~83, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~84 , datapath_pm|ula_pm|saida[4]~84, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~28 , datapath_pm|ula_pm|c~28, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~29 , datapath_pm|ula_pm|c~29, Processador, 1
instance = comp, \clk27~I , clk27, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~0 , controller_pm|mde_pm|Equal32~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.inicio2~0 , controller_pm|mde_pm|y_present.inicio2~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.inicio2 , controller_pm|mde_pm|y_present.inicio2, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.inicio , controller_pm|mde_pm|y_present.inicio, Processador, 1
instance = comp, \controller_pm|mde_pm|WideOr2~0 , controller_pm|mde_pm|WideOr2~0, Processador, 1
instance = comp, \controller_pm|ir|FFD0|qS , controller_pm|ir|FFD0|qS, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_se_mult~0 , controller_pm|mde_pm|Sel_se_mult~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_se_mult~1 , controller_pm|mde_pm|Sel_se_mult~1, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[2]~2 , datapath_pm|mux_ABCD_in|saida[2]~2, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~2 , controller_pm|mde_pm|process_0~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal36~3 , controller_pm|mde_pm|Equal36~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal36~0 , controller_pm|mde_pm|Equal36~0, Processador, 1
instance = comp, \controller_pm|mde_pm|wr_mem~0 , controller_pm|mde_pm|wr_mem~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e7~0 , controller_pm|mde_pm|y_next.e7~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e7 , controller_pm|mde_pm|y_present.e7, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~3 , controller_pm|mde_pm|Selector11~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~4 , controller_pm|mde_pm|Selector11~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~5 , controller_pm|mde_pm|Selector11~5, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~3 , controller_pm|mde_pm|Equal32~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal36~1 , controller_pm|mde_pm|Equal36~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~1 , controller_pm|mde_pm|Equal32~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~6 , controller_pm|mde_pm|Selector11~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~7 , controller_pm|mde_pm|Selector11~7, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~8 , controller_pm|mde_pm|Selector11~8, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|comb~1 , datapath_pm|b_abcd_pm|comb~1, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD2|qS , datapath_pm|b_abcd_pm|B_pm|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|comb~0 , datapath_pm|b_abcd_pm|comb~0, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD2|qS , datapath_pm|b_abcd_pm|A_pm|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[2]~38 , datapath_pm|b_abcd_pm|mux_reg|saida[2]~38, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[2]~2 , datapath_pm|b_abcd_pm|D_pm|z[2]~2, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|comb~3 , datapath_pm|b_abcd_pm|comb~3, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD2|qS , datapath_pm|b_abcd_pm|D_pm|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[2]~39 , datapath_pm|b_abcd_pm|mux_reg|saida[2]~39, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~3 , controller_pm|mde_pm|process_0~3, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next~1 , controller_pm|mde_pm|y_next~1, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~9 , controller_pm|mde_pm|process_0~9, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[7]~7 , datapath_pm|mux_ABCD_in|saida[7]~7, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|comb~2 , datapath_pm|b_abcd_pm|comb~2, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD7|qS , datapath_pm|b_abcd_pm|C_pm|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD7|qS , datapath_pm|b_abcd_pm|A_pm|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[7]~28 , datapath_pm|b_abcd_pm|mux_reg|saida[7]~28, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[7]~7 , datapath_pm|b_abcd_pm|D_pm|z[7]~7, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD7|qS , datapath_pm|b_abcd_pm|D_pm|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[7]~29 , datapath_pm|b_abcd_pm|mux_reg|saida[7]~29, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[7]~1 , datapath_pm|mux_ULA_in|saida[7]~1, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e4~0 , controller_pm|mde_pm|y_next.e4~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e4 , controller_pm|mde_pm|y_present.e4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector6~1 , controller_pm|mde_pm|Selector6~1, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~0 , controller_pm|mde_pm|process_0~0, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~1 , controller_pm|mde_pm|process_0~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector11~1 , controller_pm|mde_pm|Selector11~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector6~2 , controller_pm|mde_pm|Selector6~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector6~3 , controller_pm|mde_pm|Selector6~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD7|qS , datapath_pm|ula_pm|reg|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[6]~6 , datapath_pm|mux_ABCD_in|saida[6]~6, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD6|qS , datapath_pm|b_abcd_pm|B_pm|FFD6|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD6|qS , datapath_pm|b_abcd_pm|A_pm|FFD6|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[6]~30 , datapath_pm|b_abcd_pm|mux_reg|saida[6]~30, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[6]~6 , datapath_pm|b_abcd_pm|D_pm|z[6]~6, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD6|qS , datapath_pm|b_abcd_pm|D_pm|FFD6|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[6]~31 , datapath_pm|b_abcd_pm|mux_reg|saida[6]~31, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[6]~2 , datapath_pm|mux_ULA_in|saida[6]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~2 , datapath_pm|ula_pm|z~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD5|qS , datapath_pm|ula_pm|reg|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~3 , datapath_pm|ula_pm|z~3, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[3]~3 , datapath_pm|mux_ABCD_in|saida[3]~3, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD3|qS , datapath_pm|b_abcd_pm|C_pm|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD3|qS , datapath_pm|b_abcd_pm|A_pm|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[3]~36 , datapath_pm|b_abcd_pm|mux_reg|saida[3]~36, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[3]~3 , datapath_pm|b_abcd_pm|D_pm|z[3]~3, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD3|qS , datapath_pm|b_abcd_pm|D_pm|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[3]~37 , datapath_pm|b_abcd_pm|mux_reg|saida[3]~37, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[3]~5 , datapath_pm|mux_ULA_in|saida[3]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD3|qS , datapath_pm|ula_pm|reg|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~4 , datapath_pm|ula_pm|z~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|z~5 , datapath_pm|ula_pm|z~5, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~10 , controller_pm|mde_pm|process_0~10, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~11 , controller_pm|mde_pm|process_0~11, Processador, 1
instance = comp, \controller_pm|mde_pm|process_0~12 , controller_pm|mde_pm|process_0~12, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e6~0 , controller_pm|mde_pm|y_next.e6~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e6 , controller_pm|mde_pm|y_present.e6, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_ULA_in~1 , controller_pm|mde_pm|Sel_ULA_in~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~5 , controller_pm|mde_pm|Selector7~5, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~6 , controller_pm|mde_pm|Selector7~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~7 , controller_pm|mde_pm|Selector7~7, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector7~8 , controller_pm|mde_pm|Selector7~8, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[2]~6 , datapath_pm|mux_ULA_in|saida[2]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD2|qS , datapath_pm|ula_pm|reg|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~26 , datapath_pm|ula_pm|saida[2]~26, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal0~0 , datapath_pm|ula_pm|op_pm7|Equal0~0, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[0]~0 , datapath_pm|mux_ABCD_in|saida[0]~0, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD0|qS , datapath_pm|b_abcd_pm|C_pm|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD0|qS , datapath_pm|b_abcd_pm|A_pm|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[0]~26 , datapath_pm|b_abcd_pm|mux_reg|saida[0]~26, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[0]~0 , datapath_pm|b_abcd_pm|D_pm|z[0]~0, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD0|qS , datapath_pm|b_abcd_pm|D_pm|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[0]~27 , datapath_pm|b_abcd_pm|mux_reg|saida[0]~27, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[0]~7 , datapath_pm|mux_ULA_in|saida[0]~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD0|qS , datapath_pm|ula_pm|reg|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal5~0 , datapath_pm|ula_pm|op_pm7|Equal5~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal6~0 , datapath_pm|ula_pm|op_pm7|Equal6~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[2]~3 , datapath_pm|ula_pm|op_pm7|s[2]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[2]~4 , datapath_pm|ula_pm|op_pm7|s[2]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~27 , datapath_pm|ula_pm|saida[2]~27, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm4|s[0] , datapath_pm|ula_pm|op_pm4|s[0], Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~4 , datapath_pm|ula_pm|op_pm1|H2|s~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~5 , datapath_pm|ula_pm|op_pm1|H2|s~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~7 , datapath_pm|ula_pm|op_pm1|H2|s~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~28 , datapath_pm|ula_pm|saida[2]~28, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD1|qS , datapath_pm|b_abcd_pm|A_pm|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H2|s~0 , datapath_pm|ula_pm|op_pm3|Soma1|H2|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~1 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~2 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H3|s~1 , datapath_pm|ula_pm|op_pm3|Soma2|H3|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~29 , datapath_pm|ula_pm|saida[2]~29, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~30 , datapath_pm|ula_pm|saida[2]~30, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~31 , datapath_pm|ula_pm|saida[2]~31, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[2]~32 , datapath_pm|ula_pm|saida[2]~32, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e5~0 , controller_pm|mde_pm|y_next.e5~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e5 , controller_pm|mde_pm|y_present.e5, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector10~0 , controller_pm|mde_pm|Selector10~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector10~2 , controller_pm|mde_pm|Selector10~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector10~3 , controller_pm|mde_pm|Selector10~3, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~4 , datapath_pm|mux_addr|saida[2]~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~2 , controller_pm|mde_pm|Selector4~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~3 , controller_pm|mde_pm|Selector4~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~2 , controller_pm|mde_pm|Equal32~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~4 , controller_pm|mde_pm|Selector4~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector4~5 , controller_pm|mde_pm|Selector4~5, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[1]~1 , datapath_pm|mar_mem|z[1]~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Ld_mar_mem~0 , controller_pm|mde_pm|Ld_mar_mem~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector3~4 , controller_pm|mde_pm|Selector3~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector3~2 , controller_pm|mde_pm|Selector3~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector3~3 , controller_pm|mde_pm|Selector3~3, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD1|qS , datapath_pm|mar_mem|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[1]~7 , datapath_pm|mux_addr|saida[1]~7, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~6 , controller_pm|mde_pm|Equal32~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector13~0 , controller_pm|mde_pm|Selector13~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[0]~0 , controller_pm|pc_reg|z[0]~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~4 , controller_pm|mde_pm|Selector2~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~5 , controller_pm|mde_pm|Selector2~5, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~6 , controller_pm|mde_pm|Selector2~6, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~7 , controller_pm|mde_pm|Selector2~7, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD0|qS , controller_pm|pc_reg|FFD0|qS, Processador, 1
instance = comp, \controller_pm|pc_reg|z[1]~1 , controller_pm|pc_reg|z[1]~1, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD1|qS , controller_pm|pc_reg|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[1]~8 , datapath_pm|mux_addr|saida[1]~8, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~4 , controller_pm|mde_pm|Equal32~4, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD0|qS~0 , controller_pm|sp_cont_pm|reg|FFD0|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD0|qS , controller_pm|sp_cont_pm|reg|FFD0|qS, Processador, 1
instance = comp, \controller_pm|mde_pm|Ld_SP~0 , controller_pm|mde_pm|Ld_SP~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD1|qS~0 , controller_pm|sp_cont_pm|reg|FFD1|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD1|qS , controller_pm|sp_cont_pm|reg|FFD1|qS, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD2|qS~0 , controller_pm|sp_cont_pm|reg|FFD2|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD2|qS , controller_pm|sp_cont_pm|reg|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~9 , datapath_pm|mux_addr|saida[2]~9, Processador, 1
instance = comp, \controller_pm|somador|H3|s~0 , controller_pm|somador|H3|s~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[2]~2 , controller_pm|pc_reg|z[2]~2, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD2|qS , controller_pm|pc_reg|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~10 , datapath_pm|mux_addr|saida[2]~10, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[3]~3 , datapath_pm|mar_mem|z[3]~3, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD3|qS , datapath_pm|mar_mem|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[3]~11 , datapath_pm|mux_addr|saida[3]~11, Processador, 1
instance = comp, \controller_pm|somador|H4|s~0 , controller_pm|somador|H4|s~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[3]~3 , controller_pm|pc_reg|z[3]~3, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD3|qS , controller_pm|pc_reg|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[3]~12 , datapath_pm|mux_addr|saida[3]~12, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|somador|H3|cout~0 , controller_pm|sp_cont_pm|somador|H3|cout~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD3|qS~0 , controller_pm|sp_cont_pm|reg|FFD3|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD3|qS , controller_pm|sp_cont_pm|reg|FFD3|qS, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD4|qS~0 , controller_pm|sp_cont_pm|reg|FFD4|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD4|qS , controller_pm|sp_cont_pm|reg|FFD4|qS, Processador, 1
instance = comp, \controller_pm|sp_sub_pm|H5|s~0 , controller_pm|sp_sub_pm|H5|s~0, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[4]~13 , datapath_pm|mux_addr|saida[4]~13, Processador, 1
instance = comp, \controller_pm|somador|H4|cout~0 , controller_pm|somador|H4|cout~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[4]~4 , controller_pm|pc_reg|z[4]~4, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD4|qS , controller_pm|pc_reg|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[4]~14 , datapath_pm|mux_addr|saida[4]~14, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[5]~5 , datapath_pm|mar_mem|z[5]~5, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD5|qS , datapath_pm|mar_mem|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[5]~15 , datapath_pm|mux_addr|saida[5]~15, Processador, 1
instance = comp, \controller_pm|somador|H5|cout~0 , controller_pm|somador|H5|cout~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[5]~5 , controller_pm|pc_reg|z[5]~5, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD5|qS , controller_pm|pc_reg|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[5]~16 , datapath_pm|mux_addr|saida[5]~16, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|somador|H5|cout~0 , controller_pm|sp_cont_pm|somador|H5|cout~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD5|qS~0 , controller_pm|sp_cont_pm|reg|FFD5|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD5|qS , controller_pm|sp_cont_pm|reg|FFD5|qS, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD6|qS~0 , controller_pm|sp_cont_pm|reg|FFD6|qS~0, Processador, 1
instance = comp, \controller_pm|sp_cont_pm|reg|FFD6|qS , controller_pm|sp_cont_pm|reg|FFD6|qS, Processador, 1
instance = comp, \controller_pm|sp_sub_pm|H7|s~2 , controller_pm|sp_sub_pm|H7|s~2, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[6]~17 , datapath_pm|mux_addr|saida[6]~17, Processador, 1
instance = comp, \controller_pm|somador|H7|s~0 , controller_pm|somador|H7|s~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[6]~6 , controller_pm|pc_reg|z[6]~6, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD6|qS , controller_pm|pc_reg|FFD6|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[6]~18 , datapath_pm|mux_addr|saida[6]~18, Processador, 1
instance = comp, \datapath_pm|mar_mem|z[7]~7 , datapath_pm|mar_mem|z[7]~7, Processador, 1
instance = comp, \datapath_pm|mar_mem|FFD7|qS , datapath_pm|mar_mem|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[7]~19 , datapath_pm|mux_addr|saida[7]~19, Processador, 1
instance = comp, \controller_pm|somador|H8|s~0 , controller_pm|somador|H8|s~0, Processador, 1
instance = comp, \controller_pm|pc_reg|z[7]~7 , controller_pm|pc_reg|z[7]~7, Processador, 1
instance = comp, \controller_pm|pc_reg|FFD7|qS , controller_pm|pc_reg|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[7]~20 , datapath_pm|mux_addr|saida[7]~20, Processador, 1
instance = comp, \~GND , ~GND, Processador, 1
instance = comp, \sw[0]~I , sw[0], Processador, 1
instance = comp, \sw[1]~I , sw[1], Processador, 1
instance = comp, \sw[2]~I , sw[2], Processador, 1
instance = comp, \sw[3]~I , sw[3], Processador, 1
instance = comp, \sw[4]~I , sw[4], Processador, 1
instance = comp, \sw[5]~I , sw[5], Processador, 1
instance = comp, \sw[6]~I , sw[6], Processador, 1
instance = comp, \sw[7]~I , sw[7], Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a2 , ram_pm|altsyncram_component|auto_generated|ram_block1a2, Processador, 1
instance = comp, \controller_pm|ir|FFD2|qS , controller_pm|ir|FFD2|qS, Processador, 1
instance = comp, \controller_pm|mde_pm|Wr_ABCD~0 , controller_pm|mde_pm|Wr_ABCD~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Equal32~7 , controller_pm|mde_pm|Equal32~7, Processador, 1
instance = comp, \controller_pm|mde_pm|y_next.e2~0 , controller_pm|mde_pm|y_next.e2~0, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e2 , controller_pm|mde_pm|y_present.e2, Processador, 1
instance = comp, \controller_pm|mde_pm|y_present.e3 , controller_pm|mde_pm|y_present.e3, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector8~1 , controller_pm|mde_pm|Selector8~1, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector8~2 , controller_pm|mde_pm|Selector8~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector8~3 , controller_pm|mde_pm|Selector8~3, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[1]~1 , datapath_pm|mux_ABCD_in|saida[1]~1, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD1|qS , datapath_pm|b_abcd_pm|C_pm|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[1]~24 , datapath_pm|b_abcd_pm|mux_reg|saida[1]~24, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[1]~1 , datapath_pm|b_abcd_pm|D_pm|z[1]~1, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD1|qS , datapath_pm|b_abcd_pm|D_pm|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[1]~25 , datapath_pm|b_abcd_pm|mux_reg|saida[1]~25, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[1]~0 , datapath_pm|mux_ULA_in|saida[1]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD1|qS , datapath_pm|ula_pm|reg|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal7~0 , datapath_pm|ula_pm|op_pm7|Equal7~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal7~1 , datapath_pm|ula_pm|op_pm7|Equal7~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[3]~15 , datapath_pm|ula_pm|op_pm8|s[3]~15, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~85 , datapath_pm|ula_pm|saida[3]~85, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~35 , datapath_pm|ula_pm|saida[3]~35, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~86 , datapath_pm|ula_pm|saida[3]~86, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~9 , datapath_pm|ula_pm|op_pm1|H2|s~9, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~36 , datapath_pm|ula_pm|saida[3]~36, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H3|s~0 , datapath_pm|ula_pm|op_pm3|Soma2|H3|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~1 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~2 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H4|s~1 , datapath_pm|ula_pm|op_pm3|Soma3|H4|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~37 , datapath_pm|ula_pm|saida[3]~37, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~38 , datapath_pm|ula_pm|saida[3]~38, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~39 , datapath_pm|ula_pm|saida[3]~39, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[3]~40 , datapath_pm|ula_pm|saida[3]~40, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a3 , ram_pm|altsyncram_component|auto_generated|ram_block1a3, Processador, 1
instance = comp, \controller_pm|ir|FFD3|qS , controller_pm|ir|FFD3|qS, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[1]~17 , controller_pm|dec_ula_pm|saida[1]~17, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[1]~18 , controller_pm|dec_ula_pm|saida[1]~18, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[5]~2 , datapath_pm|ula_pm|op_pm7|s[5]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal4~0 , datapath_pm|ula_pm|op_pm7|Equal4~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[1]~7 , datapath_pm|ula_pm|op_pm8|s[1]~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~16 , datapath_pm|ula_pm|saida[1]~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~17 , datapath_pm|ula_pm|saida[1]~17, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~18 , datapath_pm|ula_pm|saida[1]~18, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~19 , datapath_pm|ula_pm|saida[1]~19, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H2|s~1 , datapath_pm|ula_pm|op_pm3|Soma1|H2|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~20 , datapath_pm|ula_pm|saida[1]~20, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~21 , datapath_pm|ula_pm|saida[1]~21, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~22 , datapath_pm|ula_pm|saida[1]~22, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[1]~23 , datapath_pm|ula_pm|saida[1]~23, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a1 , ram_pm|altsyncram_component|auto_generated|ram_block1a1, Processador, 1
instance = comp, \controller_pm|ir|FFD1|qS , controller_pm|ir|FFD1|qS, Processador, 1
instance = comp, \controller_pm|mde_pm|Sel_se_mult~2 , controller_pm|mde_pm|Sel_se_mult~2, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector9~3 , controller_pm|mde_pm|Selector9~3, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector9~4 , controller_pm|mde_pm|Selector9~4, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector9~5 , controller_pm|mde_pm|Selector9~5, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector9~6 , controller_pm|mde_pm|Selector9~6, Processador, 1
instance = comp, \datapath_pm|mux_addr_ABCD|saida[1]~0 , datapath_pm|mux_addr_ABCD|saida[1]~0, Processador, 1
instance = comp, \controller_pm|mde_pm|Selector2~8 , controller_pm|mde_pm|Selector2~8, Processador, 1
instance = comp, \controller_pm|mde_pm|Ld_mar_ABCD~0 , controller_pm|mde_pm|Ld_mar_ABCD~0, Processador, 1
instance = comp, \datapath_pm|mar_abcd|FFD1|qS , datapath_pm|mar_abcd|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr_ABCD|saida[1]~2 , datapath_pm|mux_addr_ABCD|saida[1]~2, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[4]~4 , datapath_pm|mux_ABCD_in|saida[4]~4, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD4|qS , datapath_pm|b_abcd_pm|B_pm|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD4|qS , datapath_pm|b_abcd_pm|A_pm|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[4]~34 , datapath_pm|b_abcd_pm|mux_reg|saida[4]~34, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[4]~4 , datapath_pm|b_abcd_pm|D_pm|z[4]~4, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD4|qS , datapath_pm|b_abcd_pm|D_pm|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[4]~35 , datapath_pm|b_abcd_pm|mux_reg|saida[4]~35, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[4]~4 , datapath_pm|mux_ULA_in|saida[4]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD4|qS , datapath_pm|ula_pm|reg|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~45 , datapath_pm|ula_pm|saida[4]~45, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[4]~11 , datapath_pm|ula_pm|op_pm7|s[4]~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~46 , datapath_pm|ula_pm|saida[4]~46, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~11 , datapath_pm|ula_pm|op_pm1|H2|s~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~47 , datapath_pm|ula_pm|saida[4]~47, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H4|s~0 , datapath_pm|ula_pm|op_pm3|Soma3|H4|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~1 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~2 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H5|s~1 , datapath_pm|ula_pm|op_pm3|Soma4|H5|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~48 , datapath_pm|ula_pm|saida[4]~48, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~49 , datapath_pm|ula_pm|saida[4]~49, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~50 , datapath_pm|ula_pm|saida[4]~50, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[4]~51 , datapath_pm|ula_pm|saida[4]~51, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a4 , ram_pm|altsyncram_component|auto_generated|ram_block1a4, Processador, 1
instance = comp, \controller_pm|ir|FFD4|qS , controller_pm|ir|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal2~0 , datapath_pm|ula_pm|op_pm7|Equal2~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~13 , datapath_pm|ula_pm|c~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal0~1 , datapath_pm|ula_pm|op_pm7|Equal0~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~14 , datapath_pm|ula_pm|c~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|reg|FFD6|qS , datapath_pm|ula_pm|reg|FFD6|qS, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~4 , datapath_pm|ula_pm|c~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~15 , datapath_pm|ula_pm|c~15, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~16 , datapath_pm|ula_pm|c~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~17 , datapath_pm|ula_pm|c~17, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~18 , datapath_pm|ula_pm|c~18, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~13 , datapath_pm|ula_pm|op_pm1|H2|s~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~15 , datapath_pm|ula_pm|op_pm1|H2|s~15, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~17 , datapath_pm|ula_pm|op_pm1|H2|s~17, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm1|H2|s~19 , datapath_pm|ula_pm|op_pm1|H2|s~19, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|Equal3~0 , datapath_pm|ula_pm|op_pm7|Equal3~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|mais_um|H5|cout~0 , datapath_pm|ula_pm|op_pm2|mais_um|H5|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H8|cout~0 , datapath_pm|ula_pm|op_pm2|H8|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H7|s~0 , datapath_pm|ula_pm|op_pm2|H7|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H6|cout~0 , datapath_pm|ula_pm|op_pm2|H6|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H5|cout~0 , datapath_pm|ula_pm|op_pm2|H5|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H2|cout~0 , datapath_pm|ula_pm|op_pm2|H2|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H3|cout~0 , datapath_pm|ula_pm|op_pm2|H3|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H4|cout~0 , datapath_pm|ula_pm|op_pm2|H4|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H5|cout~1 , datapath_pm|ula_pm|op_pm2|H5|cout~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm2|H7|cout~2 , datapath_pm|ula_pm|op_pm2|H7|cout~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~19 , datapath_pm|ula_pm|c~19, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~20 , datapath_pm|ula_pm|c~20, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~22 , datapath_pm|ula_pm|c~22, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~23 , datapath_pm|ula_pm|c~23, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~24 , datapath_pm|ula_pm|c~24, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[7]~5 , datapath_pm|ula_pm|op_pm3|Mult1|saida[7]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[6]~5 , datapath_pm|ula_pm|op_pm3|Mult2|saida[6]~5, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[6]~4 , datapath_pm|ula_pm|op_pm3|Mult1|saida[6]~4, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[5]~3 , datapath_pm|ula_pm|op_pm3|Mult1|saida[5]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[4]~2 , datapath_pm|ula_pm|op_pm3|Mult1|saida[4]~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[3]~1 , datapath_pm|ula_pm|op_pm3|Mult1|saida[3]~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult1|saida[2]~0 , datapath_pm|ula_pm|op_pm3|Mult1|saida[2]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~6 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~8 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~10 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~12 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma1|H3|s~14 , datapath_pm|ula_pm|op_pm3|Soma1|H3|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H9|cout~0 , datapath_pm|ula_pm|op_pm3|Soma2|H9|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Mult2|saida[7]~6 , datapath_pm|ula_pm|op_pm3|Mult2|saida[7]~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H10|cout~0 , datapath_pm|ula_pm|op_pm3|Soma2|H10|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H10|s~0 , datapath_pm|ula_pm|op_pm3|Soma2|H10|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H9|s~0 , datapath_pm|ula_pm|op_pm3|Soma2|H9|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~6 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma2|H4|s~8 , datapath_pm|ula_pm|op_pm3|Soma2|H4|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~6 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~8 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~10 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~12 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~14 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma3|H5|s~16 , datapath_pm|ula_pm|op_pm3|Soma3|H5|s~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H5|s~0 , datapath_pm|ula_pm|op_pm3|Soma4|H5|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~1 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~2 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~6 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~8 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~10 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~12 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~14 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma4|H6|s~16 , datapath_pm|ula_pm|op_pm3|Soma4|H6|s~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H6|s~0 , datapath_pm|ula_pm|op_pm3|Soma5|H6|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~1 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~2 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~6 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~8 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~10 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~12 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~14 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H7|s~0 , datapath_pm|ula_pm|op_pm3|Soma6|H7|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~1 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~2 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~2, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~6 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~8 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~10 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~12 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H8|s~0 , datapath_pm|ula_pm|op_pm3|Soma7|H8|s~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~1 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~6 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~6, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~8 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~10 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~25 , datapath_pm|ula_pm|c~25, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H7|s~16 , datapath_pm|ula_pm|op_pm3|Soma5|H7|s~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~14 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H8|s~16 , datapath_pm|ula_pm|op_pm3|Soma6|H8|s~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~14 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H9|s~16 , datapath_pm|ula_pm|op_pm3|Soma7|H9|s~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~26 , datapath_pm|ula_pm|c~26, Processador, 1
instance = comp, \datapath_pm|ula_pm|c~27 , datapath_pm|ula_pm|c~27, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~0 , datapath_pm|mux_addr|saida[2]~0, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~1 , datapath_pm|mux_addr|saida[2]~1, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~2 , datapath_pm|mux_addr|saida[2]~2, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[2]~3 , datapath_pm|mux_addr|saida[2]~3, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[0]~5 , datapath_pm|mux_addr|saida[0]~5, Processador, 1
instance = comp, \datapath_pm|mux_addr|saida[0]~6 , datapath_pm|mux_addr|saida[0]~6, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a0 , ram_pm|altsyncram_component|auto_generated|ram_block1a0, Processador, 1
instance = comp, \datapath_pm|mar_abcd|FFD0|qS , datapath_pm|mar_abcd|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|mux_addr_ABCD|saida[0]~1 , datapath_pm|mux_addr_ABCD|saida[0]~1, Processador, 1
instance = comp, \datapath_pm|mux_ABCD_in|saida[5]~5 , datapath_pm|mux_ABCD_in|saida[5]~5, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD5|qS , datapath_pm|b_abcd_pm|C_pm|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|A_pm|FFD5|qS , datapath_pm|b_abcd_pm|A_pm|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[5]~32 , datapath_pm|b_abcd_pm|mux_reg|saida[5]~32, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|z[5]~5 , datapath_pm|b_abcd_pm|D_pm|z[5]~5, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|D_pm|FFD5|qS , datapath_pm|b_abcd_pm|D_pm|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|mux_reg|saida[5]~33 , datapath_pm|b_abcd_pm|mux_reg|saida[5]~33, Processador, 1
instance = comp, \datapath_pm|mux_ULA_in|saida[5]~3 , datapath_pm|mux_ULA_in|saida[5]~3, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm10|H4|cout~0 , datapath_pm|ula_pm|op_pm10|H4|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm10|H7|cout~0 , datapath_pm|ula_pm|op_pm10|H7|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm11|H4|cout~0 , datapath_pm|ula_pm|op_pm11|H4|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm11|H7|cout~0 , datapath_pm|ula_pm|op_pm11|H7|cout~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~81 , datapath_pm|ula_pm|saida[7]~81, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~82 , datapath_pm|ula_pm|saida[7]~82, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~75 , datapath_pm|ula_pm|saida[7]~75, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma7|H8|s~1 , datapath_pm|ula_pm|op_pm3|Soma7|H8|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~76 , datapath_pm|ula_pm|saida[7]~76, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~77 , datapath_pm|ula_pm|saida[7]~77, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~78 , datapath_pm|ula_pm|saida[7]~78, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[7]~79 , datapath_pm|ula_pm|saida[7]~79, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a7 , ram_pm|altsyncram_component|auto_generated|ram_block1a7, Processador, 1
instance = comp, \controller_pm|ir|FFD7|qS , controller_pm|ir|FFD7|qS, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[0]~4 , controller_pm|dec_ula_pm|saida[0]~4, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[0]~14 , controller_pm|dec_ula_pm|saida[0]~14, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~66 , datapath_pm|ula_pm|saida[6]~66, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm8|s[2]~8 , datapath_pm|ula_pm|op_pm8|s[2]~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[6]~18 , datapath_pm|ula_pm|op_pm7|s[6]~18, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[6]~19 , datapath_pm|ula_pm|op_pm7|s[6]~19, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[6]~20 , datapath_pm|ula_pm|op_pm7|s[6]~20, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~67 , datapath_pm|ula_pm|saida[6]~67, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~68 , datapath_pm|ula_pm|saida[6]~68, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma6|H7|s~1 , datapath_pm|ula_pm|op_pm3|Soma6|H7|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~69 , datapath_pm|ula_pm|saida[6]~69, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~70 , datapath_pm|ula_pm|saida[6]~70, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~71 , datapath_pm|ula_pm|saida[6]~71, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[6]~72 , datapath_pm|ula_pm|saida[6]~72, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a6 , ram_pm|altsyncram_component|auto_generated|ram_block1a6, Processador, 1
instance = comp, \controller_pm|ir|FFD6|qS , controller_pm|ir|FFD6|qS, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[2]~15 , controller_pm|dec_ula_pm|saida[2]~15, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[2]~16 , controller_pm|dec_ula_pm|saida[2]~16, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~55 , datapath_pm|ula_pm|saida[5]~55, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~56 , datapath_pm|ula_pm|saida[5]~56, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~57 , datapath_pm|ula_pm|saida[5]~57, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~58 , datapath_pm|ula_pm|saida[5]~58, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~59 , datapath_pm|ula_pm|saida[5]~59, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm3|Soma5|H6|s~1 , datapath_pm|ula_pm|op_pm3|Soma5|H6|s~1, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~60 , datapath_pm|ula_pm|saida[5]~60, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~61 , datapath_pm|ula_pm|saida[5]~61, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~62 , datapath_pm|ula_pm|saida[5]~62, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[5]~63 , datapath_pm|ula_pm|saida[5]~63, Processador, 1
instance = comp, \ram_pm|altsyncram_component|auto_generated|ram_block1a5 , ram_pm|altsyncram_component|auto_generated|ram_block1a5, Processador, 1
instance = comp, \controller_pm|ir|FFD5|qS , controller_pm|ir|FFD5|qS, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[3]~12 , controller_pm|dec_ula_pm|saida[3]~12, Processador, 1
instance = comp, \controller_pm|dec_ula_pm|saida[3]~13 , controller_pm|dec_ula_pm|saida[3]~13, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~7 , datapath_pm|ula_pm|saida[0]~7, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm7|s[0]~0 , datapath_pm|ula_pm|op_pm7|s[0]~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~8 , datapath_pm|ula_pm|saida[0]~8, Processador, 1
instance = comp, \datapath_pm|ula_pm|op_pm9|Equal0~0 , datapath_pm|ula_pm|op_pm9|Equal0~0, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~10 , datapath_pm|ula_pm|saida[0]~10, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~11 , datapath_pm|ula_pm|saida[0]~11, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~12 , datapath_pm|ula_pm|saida[0]~12, Processador, 1
instance = comp, \datapath_pm|ula_pm|saida[0]~13 , datapath_pm|ula_pm|saida[0]~13, Processador, 1
instance = comp, \bcdvdc|aux_bin~10 , bcdvdc|aux_bin~10, Processador, 1
instance = comp, \bcdvdc|aux_bin~11 , bcdvdc|aux_bin~11, Processador, 1
instance = comp, \bcdvdc|aux_bin~12 , bcdvdc|aux_bin~12, Processador, 1
instance = comp, \bcdvdc|aux_bin~14 , bcdvdc|aux_bin~14, Processador, 1
instance = comp, \bcdvdc|aux_bin~16 , bcdvdc|aux_bin~16, Processador, 1
instance = comp, \bcdvdc|aux_bin~9 , bcdvdc|aux_bin~9, Processador, 1
instance = comp, \bcdvdc|aux_bin~13 , bcdvdc|aux_bin~13, Processador, 1
instance = comp, \bcdvdc|aux_bin~17 , bcdvdc|aux_bin~17, Processador, 1
instance = comp, \bcdvdc|b3cd[2]~0 , bcdvdc|b3cd[2]~0, Processador, 1
instance = comp, \bcdvdc|b3cd[1]~1 , bcdvdc|b3cd[1]~1, Processador, 1
instance = comp, \bcdvdc|aux_bin~15 , bcdvdc|aux_bin~15, Processador, 1
instance = comp, \bcdvdc|b3cd[3]~2 , bcdvdc|b3cd[3]~2, Processador, 1
instance = comp, \display0|outt[0]~65 , display0|outt[0]~65, Processador, 1
instance = comp, \display0|outt[1]~73 , display0|outt[1]~73, Processador, 1
instance = comp, \display0|outt[1]~74 , display0|outt[1]~74, Processador, 1
instance = comp, \display0|outt[2]~66 , display0|outt[2]~66, Processador, 1
instance = comp, \display0|outt[3]~67 , display0|outt[3]~67, Processador, 1
instance = comp, \display0|outt[3]~68 , display0|outt[3]~68, Processador, 1
instance = comp, \display0|outt[3]~69 , display0|outt[3]~69, Processador, 1
instance = comp, \display0|outt[3]~70 , display0|outt[3]~70, Processador, 1
instance = comp, \display0|outt[4]~38 , display0|outt[4]~38, Processador, 1
instance = comp, \display0|outt[4]~61 , display0|outt[4]~61, Processador, 1
instance = comp, \display0|outt[4]~41 , display0|outt[4]~41, Processador, 1
instance = comp, \display0|outt[4]~62 , display0|outt[4]~62, Processador, 1
instance = comp, \display0|outt[4]~63 , display0|outt[4]~63, Processador, 1
instance = comp, \display0|outt[4]~40 , display0|outt[4]~40, Processador, 1
instance = comp, \display0|outt[4]~64 , display0|outt[4]~64, Processador, 1
instance = comp, \display0|outt[4]~72 , display0|outt[4]~72, Processador, 1
instance = comp, \display0|outt[5]~71 , display0|outt[5]~71, Processador, 1
instance = comp, \display0|outt[6]~21 , display0|outt[6]~21, Processador, 1
instance = comp, \display0|outt[6]~20 , display0|outt[6]~20, Processador, 1
instance = comp, \display0|outt[6]~55 , display0|outt[6]~55, Processador, 1
instance = comp, \display0|outt[6]~24 , display0|outt[6]~24, Processador, 1
instance = comp, \display0|outt[6]~56 , display0|outt[6]~56, Processador, 1
instance = comp, \display0|outt[6]~8 , display0|outt[6]~8, Processador, 1
instance = comp, \display0|outt[6]~6 , display0|outt[6]~6, Processador, 1
instance = comp, \display0|outt[6]~53 , display0|outt[6]~53, Processador, 1
instance = comp, \display0|outt[6]~16 , display0|outt[6]~16, Processador, 1
instance = comp, \display0|outt[6]~54 , display0|outt[6]~54, Processador, 1
instance = comp, \display0|outt[6]~5 , display0|outt[6]~5, Processador, 1
instance = comp, \display0|outt[6]~51 , display0|outt[6]~51, Processador, 1
instance = comp, \display0|outt[6]~9 , display0|outt[6]~9, Processador, 1
instance = comp, \display0|outt[6]~52 , display0|outt[6]~52, Processador, 1
instance = comp, \display0|outt[6]~59 , display0|outt[6]~59, Processador, 1
instance = comp, \display0|outt[6]~23 , display0|outt[6]~23, Processador, 1
instance = comp, \display0|outt[6]~57 , display0|outt[6]~57, Processador, 1
instance = comp, \display0|outt[6]~31 , display0|outt[6]~31, Processador, 1
instance = comp, \display0|outt[6]~58 , display0|outt[6]~58, Processador, 1
instance = comp, \display0|outt[6]~60 , display0|outt[6]~60, Processador, 1
instance = comp, \bcdvdc|aux_bin~21 , bcdvdc|aux_bin~21, Processador, 1
instance = comp, \bcdvdc|aux_bin~23 , bcdvdc|aux_bin~23, Processador, 1
instance = comp, \bcdvdc|aux_bin~22 , bcdvdc|aux_bin~22, Processador, 1
instance = comp, \bcdvdc|aux_bin~18 , bcdvdc|aux_bin~18, Processador, 1
instance = comp, \bcdvdc|aux_bin~25 , bcdvdc|aux_bin~25, Processador, 1
instance = comp, \bcdvdc|aux_bin~20 , bcdvdc|aux_bin~20, Processador, 1
instance = comp, \bcdvdc|b3cd[5]~3 , bcdvdc|b3cd[5]~3, Processador, 1
instance = comp, \bcdvdc|b3cd[4]~4 , bcdvdc|b3cd[4]~4, Processador, 1
instance = comp, \bcdvdc|aux_bin~24 , bcdvdc|aux_bin~24, Processador, 1
instance = comp, \bcdvdc|b3cd[6]~5 , bcdvdc|b3cd[6]~5, Processador, 1
instance = comp, \bcdvdc|b3cd[7]~6 , bcdvdc|b3cd[7]~6, Processador, 1
instance = comp, \display1|outt[0]~54 , display1|outt[0]~54, Processador, 1
instance = comp, \display1|outt[1]~8 , display1|outt[1]~8, Processador, 1
instance = comp, \display1|outt[1]~6 , display1|outt[1]~6, Processador, 1
instance = comp, \display1|outt[1]~5 , display1|outt[1]~5, Processador, 1
instance = comp, \display1|outt[1]~3 , display1|outt[1]~3, Processador, 1
instance = comp, \display1|outt[1]~66 , display1|outt[1]~66, Processador, 1
instance = comp, \display1|outt[1]~13 , display1|outt[1]~13, Processador, 1
instance = comp, \display1|outt[1]~67 , display1|outt[1]~67, Processador, 1
instance = comp, \display1|outt[2]~55 , display1|outt[2]~55, Processador, 1
instance = comp, \bcdvdc|LessThan10~0 , bcdvdc|LessThan10~0, Processador, 1
instance = comp, \display1|outt[3]~56 , display1|outt[3]~56, Processador, 1
instance = comp, \display1|outt[3]~58 , display1|outt[3]~58, Processador, 1
instance = comp, \display1|outt[3]~59 , display1|outt[3]~59, Processador, 1
instance = comp, \display1|outt[4]~21 , display1|outt[4]~21, Processador, 1
instance = comp, \display1|outt[4]~20 , display1|outt[4]~20, Processador, 1
instance = comp, \display1|outt[4]~48 , display1|outt[4]~48, Processador, 1
instance = comp, \display1|outt[4]~24 , display1|outt[4]~24, Processador, 1
instance = comp, \display1|outt[4]~49 , display1|outt[4]~49, Processador, 1
instance = comp, \display1|outt[4]~28 , display1|outt[4]~28, Processador, 1
instance = comp, \display1|outt[4]~27 , display1|outt[4]~27, Processador, 1
instance = comp, \display1|outt[4]~50 , display1|outt[4]~50, Processador, 1
instance = comp, \display1|outt[4]~31 , display1|outt[4]~31, Processador, 1
instance = comp, \display1|outt[4]~51 , display1|outt[4]~51, Processador, 1
instance = comp, \display1|outt[4]~61 , display1|outt[4]~61, Processador, 1
instance = comp, \display1|outt[3]~57 , display1|outt[3]~57, Processador, 1
instance = comp, \display1|outt[5]~60 , display1|outt[5]~60, Processador, 1
instance = comp, \display1|outt[6]~46 , display1|outt[6]~46, Processador, 1
instance = comp, \display1|outt[6]~43 , display1|outt[6]~43, Processador, 1
instance = comp, \display1|outt[6]~37 , display1|outt[6]~37, Processador, 1
instance = comp, \display1|outt[6]~40 , display1|outt[6]~40, Processador, 1
instance = comp, \display1|outt[6]~64 , display1|outt[6]~64, Processador, 1
instance = comp, \display1|outt[6]~36 , display1|outt[6]~36, Processador, 1
instance = comp, \display1|outt[6]~65 , display1|outt[6]~65, Processador, 1
instance = comp, \display1|outt[6]~62 , display1|outt[6]~62, Processador, 1
instance = comp, \display1|outt[6]~44 , display1|outt[6]~44, Processador, 1
instance = comp, \display1|outt[6]~63 , display1|outt[6]~63, Processador, 1
instance = comp, \display2|Equal8~22 , display2|Equal8~22, Processador, 1
instance = comp, \display2|Equal8~23 , display2|Equal8~23, Processador, 1
instance = comp, \display2|Equal8~7 , display2|Equal8~7, Processador, 1
instance = comp, \display2|Equal8~21 , display2|Equal8~21, Processador, 1
instance = comp, \display2|outt[5]~5 , display2|outt[5]~5, Processador, 1
instance = comp, \display2|outt[5]~14 , display2|outt[5]~14, Processador, 1
instance = comp, \sw17~I , sw17, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD0|qS , datapath_pm|b_abcd_pm|B_pm|FFD0|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD1|qS , datapath_pm|b_abcd_pm|B_pm|FFD1|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD3|qS , datapath_pm|b_abcd_pm|B_pm|FFD3|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD5|qS , datapath_pm|b_abcd_pm|B_pm|FFD5|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|B_pm|FFD7|qS , datapath_pm|b_abcd_pm|B_pm|FFD7|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD2|qS , datapath_pm|b_abcd_pm|C_pm|FFD2|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD4|qS , datapath_pm|b_abcd_pm|C_pm|FFD4|qS, Processador, 1
instance = comp, \datapath_pm|b_abcd_pm|C_pm|FFD6|qS , datapath_pm|b_abcd_pm|C_pm|FFD6|qS, Processador, 1
instance = comp, \out0[0]~I , out0[0], Processador, 1
instance = comp, \out0[1]~I , out0[1], Processador, 1
instance = comp, \out0[2]~I , out0[2], Processador, 1
instance = comp, \out0[3]~I , out0[3], Processador, 1
instance = comp, \out0[4]~I , out0[4], Processador, 1
instance = comp, \out0[5]~I , out0[5], Processador, 1
instance = comp, \out0[6]~I , out0[6], Processador, 1
instance = comp, \out1[0]~I , out1[0], Processador, 1
instance = comp, \out1[1]~I , out1[1], Processador, 1
instance = comp, \out1[2]~I , out1[2], Processador, 1
instance = comp, \out1[3]~I , out1[3], Processador, 1
instance = comp, \out1[4]~I , out1[4], Processador, 1
instance = comp, \out1[5]~I , out1[5], Processador, 1
instance = comp, \out1[6]~I , out1[6], Processador, 1
instance = comp, \out2[0]~I , out2[0], Processador, 1
instance = comp, \out2[1]~I , out2[1], Processador, 1
instance = comp, \out2[2]~I , out2[2], Processador, 1
instance = comp, \out2[3]~I , out2[3], Processador, 1
instance = comp, \out2[4]~I , out2[4], Processador, 1
instance = comp, \out2[5]~I , out2[5], Processador, 1
instance = comp, \out2[6]~I , out2[6], Processador, 1
instance = comp, \A[0]~I , A[0], Processador, 1
instance = comp, \A[1]~I , A[1], Processador, 1
instance = comp, \A[2]~I , A[2], Processador, 1
instance = comp, \A[3]~I , A[3], Processador, 1
instance = comp, \A[4]~I , A[4], Processador, 1
instance = comp, \A[5]~I , A[5], Processador, 1
instance = comp, \A[6]~I , A[6], Processador, 1
instance = comp, \A[7]~I , A[7], Processador, 1
instance = comp, \B[0]~I , B[0], Processador, 1
instance = comp, \B[1]~I , B[1], Processador, 1
instance = comp, \B[2]~I , B[2], Processador, 1
instance = comp, \B[3]~I , B[3], Processador, 1
instance = comp, \B[4]~I , B[4], Processador, 1
instance = comp, \B[5]~I , B[5], Processador, 1
instance = comp, \B[6]~I , B[6], Processador, 1
instance = comp, \B[7]~I , B[7], Processador, 1
instance = comp, \C[0]~I , C[0], Processador, 1
instance = comp, \C[1]~I , C[1], Processador, 1
instance = comp, \C[2]~I , C[2], Processador, 1
instance = comp, \C[3]~I , C[3], Processador, 1
instance = comp, \C[4]~I , C[4], Processador, 1
instance = comp, \C[5]~I , C[5], Processador, 1
instance = comp, \C[6]~I , C[6], Processador, 1
instance = comp, \C[7]~I , C[7], Processador, 1
instance = comp, \D[0]~I , D[0], Processador, 1
instance = comp, \D[1]~I , D[1], Processador, 1
instance = comp, \D[2]~I , D[2], Processador, 1
instance = comp, \D[3]~I , D[3], Processador, 1
instance = comp, \D[4]~I , D[4], Processador, 1
instance = comp, \D[5]~I , D[5], Processador, 1
instance = comp, \D[6]~I , D[6], Processador, 1
instance = comp, \D[7]~I , D[7], Processador, 1
instance = comp, \pc[0]~I , pc[0], Processador, 1
instance = comp, \pc[1]~I , pc[1], Processador, 1
instance = comp, \pc[2]~I , pc[2], Processador, 1
instance = comp, \pc[3]~I , pc[3], Processador, 1
instance = comp, \pc[4]~I , pc[4], Processador, 1
instance = comp, \pc[5]~I , pc[5], Processador, 1
instance = comp, \pc[6]~I , pc[6], Processador, 1
instance = comp, \pc[7]~I , pc[7], Processador, 1
instance = comp, \ram_out[0]~I , ram_out[0], Processador, 1
instance = comp, \ram_out[1]~I , ram_out[1], Processador, 1
instance = comp, \ram_out[2]~I , ram_out[2], Processador, 1
instance = comp, \ram_out[3]~I , ram_out[3], Processador, 1
instance = comp, \ram_out[4]~I , ram_out[4], Processador, 1
instance = comp, \ram_out[5]~I , ram_out[5], Processador, 1
instance = comp, \ram_out[6]~I , ram_out[6], Processador, 1
instance = comp, \ram_out[7]~I , ram_out[7], Processador, 1
instance = comp, \Ld_PC~I , Ld_PC, Processador, 1
instance = comp, \Ld_IR~I , Ld_IR, Processador, 1
instance = comp, \Wr_ABCD~I , Wr_ABCD, Processador, 1
instance = comp, \Ld_mar_ABCD~I , Ld_mar_ABCD, Processador, 1
instance = comp, \opcode[0]~I , opcode[0], Processador, 1
instance = comp, \opcode[1]~I , opcode[1], Processador, 1
instance = comp, \opcode[2]~I , opcode[2], Processador, 1
instance = comp, \opcode[3]~I , opcode[3], Processador, 1
instance = comp, \opcode[4]~I , opcode[4], Processador, 1
instance = comp, \opcode[5]~I , opcode[5], Processador, 1
instance = comp, \opcode[6]~I , opcode[6], Processador, 1
instance = comp, \opcode[7]~I , opcode[7], Processador, 1
instance = comp, \write_data[0]~I , write_data[0], Processador, 1
instance = comp, \write_data[1]~I , write_data[1], Processador, 1
instance = comp, \write_data[2]~I , write_data[2], Processador, 1
instance = comp, \write_data[3]~I , write_data[3], Processador, 1
instance = comp, \write_data[4]~I , write_data[4], Processador, 1
instance = comp, \write_data[5]~I , write_data[5], Processador, 1
instance = comp, \write_data[6]~I , write_data[6], Processador, 1
instance = comp, \write_data[7]~I , write_data[7], Processador, 1
instance = comp, \entrada2[0]~I , entrada2[0], Processador, 1
instance = comp, \entrada2[1]~I , entrada2[1], Processador, 1
instance = comp, \entrada2[2]~I , entrada2[2], Processador, 1
instance = comp, \entrada2[3]~I , entrada2[3], Processador, 1
instance = comp, \entrada2[4]~I , entrada2[4], Processador, 1
instance = comp, \entrada2[5]~I , entrada2[5], Processador, 1
instance = comp, \entrada2[6]~I , entrada2[6], Processador, 1
instance = comp, \entrada2[7]~I , entrada2[7], Processador, 1
