
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/rv_timer/rtl/rv_timer.sv Cov: 97% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module rv_timer (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic intr_timer_expired_0_0_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_HARTS  = 1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_TIMERS = 1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import rv_timer_reg_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rv_timer_reg2hw_t reg2hw;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rv_timer_hw2reg_t hw2reg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS-1:0] active;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [11:0] prescaler [N_HARTS];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [7:0]  step      [N_HARTS];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS-1:0] tick;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [63:0] mtime_d  [N_HARTS];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [63:0] mtime    [N_HARTS];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [63:0] mtimecmp [N_HARTS][N_TIMERS]; // Only [harts][0] is connected to mtimecmp CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic        mtimecmp_update [N_HARTS][N_TIMERS];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_timer_set;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_timer_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_timer_test_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS-1:0]          intr_timer_test_qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_timer_state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS-1:0]          intr_timer_state_de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_timer_state_d;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [N_HARTS*N_TIMERS-1:0] intr_out;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Connecting register interface to the signal //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Once reggen supports nested multireg, the following can be automated. For the moment, it must</pre>
<pre style="margin:0; padding:0 ">  // be connected manually.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign active[0]  = reg2hw.ctrl[0].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign prescaler = '{reg2hw.cfg0.prescale.q};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign step      = '{reg2hw.cfg0.step.q};</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.timer_v_upper0.de = tick[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.timer_v_lower0.de = tick[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.timer_v_upper0.d = mtime_d[0][63:32];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.timer_v_lower0.d = mtime_d[0][31: 0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mtime[0] = {reg2hw.timer_v_upper0.q, reg2hw.timer_v_lower0.q};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mtimecmp = '{'{{reg2hw.compare_upper0_0.q,reg2hw.compare_lower0_0.q}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mtimecmp_update[0][0] = reg2hw.compare_upper0_0.qe | reg2hw.compare_lower0_0.qe;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_timer_expired_0_0_o = intr_out[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_timer_en            = reg2hw.intr_enable0[0].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_timer_state_q       = reg2hw.intr_state0[0].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_timer_test_q        = reg2hw.intr_test0[0].q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_timer_test_qe       = reg2hw.intr_test0[0].qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.intr_state0[0].de = intr_timer_state_de | mtimecmp_update[0][0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg.intr_state0[0].d  = intr_timer_state_d & ~mtimecmp_update[0][0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  for (genvar h = 0 ; h < N_HARTS ; h++) begin : gen_harts</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    prim_intr_hw #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .Width(N_TIMERS)</pre>
<pre id="id79" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) u_intr_hw (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .event_intr_i           (intr_timer_set),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .reg2hw_intr_enable_q_i (intr_timer_en[h*N_TIMERS+:N_TIMERS]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .reg2hw_intr_test_q_i   (intr_timer_test_q[h*N_TIMERS+:N_TIMERS]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .reg2hw_intr_test_qe_i  (intr_timer_test_qe[h]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .reg2hw_intr_state_q_i  (intr_timer_state_q[h*N_TIMERS+:N_TIMERS]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .hw2reg_intr_state_de_o (intr_timer_state_de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .hw2reg_intr_state_d_o  (intr_timer_state_d[h*N_TIMERS+:N_TIMERS]),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .intr_o                 (intr_out[h*N_TIMERS+:N_TIMERS])</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    timer_core #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .N (N_TIMERS)</pre>
<pre id="id94" style="background-color: #FFB6C1; margin:0; padding:0 ">    ) u_core (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .active    (active[h]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .prescaler (prescaler[h]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .step      (step[h]),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .tick      (tick[h]),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .mtime_d   (mtime_d[h]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .mtime     (mtime[h]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .mtimecmp  (mtimecmp[h]),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .intr      (intr_timer_set[h*N_TIMERS+:N_TIMERS])</pre>
<pre style="margin:0; padding:0 ">    );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end : gen_harts</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register module</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  rv_timer_reg_top u_reg (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .reg2hw,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .hw2reg,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .devmode_i  (1'b1)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // Assertions //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlODValidKnown, tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(TlOAReadyKnown, tl_o.a_ready)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(IntrTimerExpired00Known, intr_timer_expired_0_0_o)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
