
H
Command: %s
53*	vivadotcl2 
place_design2default:defaultZ4-113
ö
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0452default:defaultZ17-347
ä
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0452default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
place_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
L

Starting %s Task
103*constraints2
Placer2default:defaultZ18-103
t
BMultithreading enabled for place_design using a maximum of %s CPUs12*	placeflow2
22default:defaultZ30-611
m

Phase %s%s
101*constraints2
1 2default:default2)
Placer Initialization2default:defaultZ18-101
ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.082default:default2
00:00:00.232default:default2
2185.7072default:default2
0.0002default:defaultZ17-268
v

Phase %s%s
101*constraints2
1.1 2default:default20
Mandatory Logic Optimization2default:defaultZ18-101
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.072default:default2
00:00:00.072default:default2
2185.7072default:default2
0.0002default:defaultZ17-268
I
=Phase 1.1 Mandatory Logic Optimization | Checksum: 188f026ec
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
Å

Phase %s%s
101*constraints2
1.2 2default:default2;
'Build Super Logic Region (SLR) Database2default:defaultZ18-101
T
HPhase 1.2 Build Super Logic Region (SLR) Database | Checksum: 188f026ec
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
i

Phase %s%s
101*constraints2
1.3 2default:default2#
Add Constraints2default:defaultZ18-101
<
0Phase 1.3 Add Constraints | Checksum: 188f026ec
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
f

Phase %s%s
101*constraints2
1.4 2default:default2 
Build Macros2default:defaultZ18-101
9
-Phase 1.4 Build Macros | Checksum: 1cb263838
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
v

Phase %s%s
101*constraints2
1.5 2default:default20
Routing Based Site Exclusion2default:defaultZ18-101
I
=Phase 1.5 Routing Based Site Exclusion | Checksum: 1cb263838
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
z

Phase %s%s
101*constraints2
1.6 2default:default24
 Implementation Feasibility check2default:defaultZ18-101
M
APhase 1.6 Implementation Feasibility check | Checksum: 1cb263838
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
i

Phase %s%s
101*constraints2
1.7 2default:default2#
Pre-Place Cells2default:defaultZ18-101
<
0Phase 1.7 Pre-Place Cells | Checksum: 1cb263838
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2185.707 ; gain = 0.0002default:default
å

Phase %s%s
101*constraints2
1.8 2default:default2F
2IO Placement/ Clock Placement/ Build Placer Device2default:defaultZ18-101
_
SPhase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cb263838
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
t

Phase %s%s
101*constraints2
1.9 2default:default2.
Build Placer Netlist Model2default:defaultZ18-101
m

Phase %s%s
101*constraints2
1.9.1 2default:default2%
Place Init Design2default:defaultZ18-101
n

Phase %s%s
101*constraints2
1.9.1.1 2default:default2$
Build Clock Data2default:defaultZ18-101
@
4Phase 1.9.1.1 Build Clock Data | Checksum: dbb1366e
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
@
4Phase 1.9.1 Place Init Design | Checksum: 1646d62f1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
G
;Phase 1.9 Build Placer Netlist Model | Checksum: 1646d62f1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
r

Phase %s%s
101*constraints2
1.10 2default:default2+
Constrain Clocks/Macros2default:defaultZ18-101
}

Phase %s%s
101*constraints2
1.10.1 2default:default24
 Constrain Global/Regional Clocks2default:defaultZ18-101
P
DPhase 1.10.1 Constrain Global/Regional Clocks | Checksum: 1646d62f1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
E
9Phase 1.10 Constrain Clocks/Macros | Checksum: 1646d62f1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
@
4Phase 1 Placer Initialization | Checksum: 1646d62f1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
h

Phase %s%s
101*constraints2
2 2default:default2$
Global Placement2default:defaultZ18-101
;
/Phase 2 Global Placement | Checksum: 1086ffbf1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:05:00 ; elapsed = 00:03:34 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
h

Phase %s%s
101*constraints2
3 2default:default2$
Detail Placement2default:defaultZ18-101
t

Phase %s%s
101*constraints2
3.1 2default:default2.
Commit Multi Column Macros2default:defaultZ18-101
G
;Phase 3.1 Commit Multi Column Macros | Checksum: 1086ffbf1
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:05:01 ; elapsed = 00:03:34 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
v

Phase %s%s
101*constraints2
3.2 2default:default20
Commit Most Macros & LUTRAMs2default:defaultZ18-101
H
<Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b139e876
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:05:25 ; elapsed = 00:03:53 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
p

Phase %s%s
101*constraints2
3.3 2default:default2*
Area Swap Optimization2default:defaultZ18-101
B
6Phase 3.3 Area Swap Optimization | Checksum: 9c77f6a9
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:05:26 ; elapsed = 00:03:53 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
o

Phase %s%s
101*constraints2
3.4 2default:default2)
Timing Path Optimizer2default:defaultZ18-101
B
6Phase 3.4 Timing Path Optimizer | Checksum: 136e5c008
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:05:32 ; elapsed = 00:03:58 . Memory (MB): peak = 2193.707 ; gain = 8.0002default:default
z

Phase %s%s
101*constraints2
3.5 2default:default24
 Commit Small Macros & Core Logic2default:defaultZ18-101
M
APhase 3.5 Commit Small Macros & Core Logic | Checksum: 22bf26882
*common
á

%s
*constraints2p
\Time (s): cpu = 00:05:46 ; elapsed = 00:04:11 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
l

Phase %s%s
101*constraints2
3.6 2default:default2&
Re-assign LUT pins2default:defaultZ18-101
?
3Phase 3.6 Re-assign LUT pins | Checksum: 22bf26882
*common
á

%s
*constraints2p
\Time (s): cpu = 00:05:48 ; elapsed = 00:04:13 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
;
/Phase 3 Detail Placement | Checksum: 22bf26882
*common
á

%s
*constraints2p
\Time (s): cpu = 00:05:48 ; elapsed = 00:04:13 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
Ä

Phase %s%s
101*constraints2
4 2default:default2<
(Post Placement Optimization and Clean-Up2default:defaultZ18-101
|

Phase %s%s
101*constraints2
4.1 2default:default26
"Post Placement Timing Optimization2default:defaultZ18-101
O
CPhase 4.1 Post Placement Timing Optimization | Checksum: 175b3fb5e
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:05 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
p

Phase %s%s
101*constraints2
4.2 2default:default2*
Post Placement Cleanup2default:defaultZ18-101
C
7Phase 4.2 Post Placement Cleanup | Checksum: 175b3fb5e
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:05 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
j

Phase %s%s
101*constraints2
4.3 2default:default2$
Placer Reporting2default:defaultZ18-101
p

Phase %s%s
101*constraints2
4.3.1 2default:default2(
Congestion Reporting2default:defaultZ18-101
C
7Phase 4.3.1 Congestion Reporting | Checksum: 175b3fb5e
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:06 ; elapsed = 00:04:24 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
n

Phase %s%s
101*constraints2
4.3.2 2default:default2&
updateTiming final2default:defaultZ18-101
A
5Phase 4.3.2 updateTiming final | Checksum: 1b8f57d90
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:17 ; elapsed = 00:04:31 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
p

Phase %s%s
101*constraints2
4.3.3 2default:default2(
Dump Critical Paths 2default:defaultZ18-101
C
7Phase 4.3.3 Dump Critical Paths  | Checksum: 1b8f57d90
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:18 ; elapsed = 00:04:32 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
g

Phase %s%s
101*constraints2
4.3.4 2default:default2
Restore STA2default:defaultZ18-101
:
.Phase 4.3.4 Restore STA | Checksum: 1b8f57d90
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:18 ; elapsed = 00:04:32 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
k

Phase %s%s
101*constraints2
4.3.5 2default:default2#
Print Final WNS2default:defaultZ18-101
m
!Post Placement Timing Summary %s
2*	placeflow20
| WNS=9.747  | TNS=0.000  |
2default:defaultZ30-100
>
2Phase 4.3.5 Print Final WNS | Checksum: 1b8f57d90
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:43 ; elapsed = 00:04:47 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
=
1Phase 4.3 Placer Reporting | Checksum: 1b8f57d90
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:44 ; elapsed = 00:04:47 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
q

Phase %s%s
101*constraints2
4.4 2default:default2+
Final Placement Cleanup2default:defaultZ18-101
D
8Phase 4.4 Final Placement Cleanup | Checksum: 143afb7d5
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
S
GPhase 4 Post Placement Optimization and Clean-Up | Checksum: 143afb7d5
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
5
)Ending Placer Task | Checksum: 11c1899c8
*common
á

%s
*constraints2p
\Time (s): cpu = 00:06:44 ; elapsed = 00:04:48 . Memory (MB): peak = 2201.711 ; gain = 16.0042default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
Ω
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
392default:default2
12default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
place_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
place_design: 2default:default2
00:06:472default:default2
00:04:512default:default2
2201.7112default:default2
16.0042default:defaultZ17-268
`

DEBUG : %s144*timing2;
'Generate clock report | CPU: 2.2 secs 
2default:defaultZ38-163
Ç
vreport_utilization: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2201.711 ; gain = 0.000
*common
m

DEBUG : %s134*designutils2C
/Generate Control Sets report | CPU: 0.33 secs 
2default:defaultZ20-134
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
Ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:042default:default2
00:00:042default:default2
2201.7152default:default2
0.0002default:defaultZ17-268
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:202default:default2
00:00:162default:default2
2201.7152default:default2
0.0042default:defaultZ17-268


End Record