Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7f4b700000,735000
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1.traceg
-kernel name = _Z6euclidPcffPfiii
-kernel id = 1
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6euclidPcffPfiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7910
gpu_sim_insn = 1680275
gpu_sim_insn_fp = 592920
gpu_bytes_leidos = 180000
gpu_bytes_leidos_Desde_MemFetch = 690016
gpu_arithmetic_intensity = 3.29400000000000
gpu_gflops = 108.464632
gpu_ipc =     212.4241
gpu_tot_sim_cycle = 7910
gpu_tot_sim_insn = 1680275
gpu_tot_ipc =     212.4241
gpu_tot_issued_cta = 938
gpu_occupancy = 17.1016% 
gpu_tot_occupancy = 17.1016% 
max_total_param_size = 0
gpu_stall_dramfull = 18706
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7260
partiton_level_parallism_total  =       2.7260
partiton_level_parallism_util =      17.9095
partiton_level_parallism_util_total  =      17.9095
L2_BW  =     126.2267 GB/Sec
L2_BW_total  =     126.2267 GB/Sec
gpu_total_sim_rate=280045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 155
	L1D_cache_core[1]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1270, Reservation_fails = 191
	L1D_cache_core[2]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 166
	L1D_cache_core[3]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1267, Reservation_fails = 150
	L1D_cache_core[4]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1229, Reservation_fails = 201
	L1D_cache_core[5]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 154
	L1D_cache_core[6]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1238, Reservation_fails = 160
	L1D_cache_core[7]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1259, Reservation_fails = 182
	L1D_cache_core[8]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 155
	L1D_cache_core[9]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 191
	L1D_cache_core[10]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 166
	L1D_cache_core[11]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1270, Reservation_fails = 150
	L1D_cache_core[12]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1238, Reservation_fails = 201
	L1D_cache_core[13]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 154
	L1D_cache_core[14]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1245, Reservation_fails = 160
	L1D_cache_core[15]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 182
	L1D_cache_core[16]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 155
	L1D_cache_core[17]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1265, Reservation_fails = 191
	L1D_cache_core[18]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 166
	L1D_cache_core[19]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1263, Reservation_fails = 150
	L1D_cache_core[20]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1226, Reservation_fails = 201
	L1D_cache_core[21]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1262, Reservation_fails = 154
	L1D_cache_core[22]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 160
	L1D_cache_core[23]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1263, Reservation_fails = 182
	L1D_cache_core[24]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1241, Reservation_fails = 155
	L1D_cache_core[25]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 191
	L1D_cache_core[26]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1238, Reservation_fails = 166
	L1D_cache_core[27]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 150
	L1D_cache_core[28]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 201
	L1D_cache_core[29]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 154
	L1D_cache_core[30]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1238, Reservation_fails = 160
	L1D_cache_core[31]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1248, Reservation_fails = 182
	L1D_cache_core[32]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1249, Reservation_fails = 155
	L1D_cache_core[33]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1272, Reservation_fails = 191
	L1D_cache_core[34]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 166
	L1D_cache_core[35]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1278, Reservation_fails = 150
	L1D_cache_core[36]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1249, Reservation_fails = 201
	L1D_cache_core[37]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1270, Reservation_fails = 154
	L1D_cache_core[38]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 160
	L1D_cache_core[39]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1273, Reservation_fails = 182
	L1D_cache_core[40]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 155
	L1D_cache_core[41]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1268, Reservation_fails = 191
	L1D_cache_core[42]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1240, Reservation_fails = 166
	L1D_cache_core[43]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 150
	L1D_cache_core[44]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1241, Reservation_fails = 201
	L1D_cache_core[45]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1269, Reservation_fails = 154
	L1D_cache_core[46]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 160
	L1D_cache_core[47]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1267, Reservation_fails = 182
	L1D_cache_core[48]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 155
	L1D_cache_core[49]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 191
	L1D_cache_core[50]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1244, Reservation_fails = 166
	L1D_cache_core[51]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1266, Reservation_fails = 150
	L1D_cache_core[52]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1232, Reservation_fails = 201
	L1D_cache_core[53]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1267, Reservation_fails = 154
	L1D_cache_core[54]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1248, Reservation_fails = 160
	L1D_cache_core[55]: Access = 1560, Miss = 264, Miss_rate = 0.169, Pending_hits = 1249, Reservation_fails = 182
	L1D_cache_core[56]: Access = 1560, Miss = 288, Miss_rate = 0.185, Pending_hits = 1243, Reservation_fails = 155
	L1D_cache_core[57]: Access = 1495, Miss = 253, Miss_rate = 0.169, Pending_hits = 1222, Reservation_fails = 178
	L1D_cache_core[58]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1154, Reservation_fails = 126
	L1D_cache_core[59]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1171, Reservation_fails = 120
	L1D_cache_core[60]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1158, Reservation_fails = 158
	L1D_cache_core[61]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1177, Reservation_fails = 96
	L1D_cache_core[62]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1143, Reservation_fails = 133
	L1D_cache_core[63]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1165, Reservation_fails = 146
	L1D_cache_core[64]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1142, Reservation_fails = 119
	L1D_cache_core[65]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1169, Reservation_fails = 139
	L1D_cache_core[66]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1136, Reservation_fails = 126
	L1D_cache_core[67]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1174, Reservation_fails = 120
	L1D_cache_core[68]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1148, Reservation_fails = 158
	L1D_cache_core[69]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1185, Reservation_fails = 96
	L1D_cache_core[70]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1161, Reservation_fails = 133
	L1D_cache_core[71]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1179, Reservation_fails = 146
	L1D_cache_core[72]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1143, Reservation_fails = 119
	L1D_cache_core[73]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1183, Reservation_fails = 139
	L1D_cache_core[74]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1146, Reservation_fails = 126
	L1D_cache_core[75]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1174, Reservation_fails = 120
	L1D_cache_core[76]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1147, Reservation_fails = 158
	L1D_cache_core[77]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1175, Reservation_fails = 96
	L1D_cache_core[78]: Access = 1430, Miss = 264, Miss_rate = 0.185, Pending_hits = 1150, Reservation_fails = 133
	L1D_cache_core[79]: Access = 1430, Miss = 242, Miss_rate = 0.169, Pending_hits = 1181, Reservation_fails = 146
	L1D_total_cache_accesses = 121875
	L1D_total_cache_misses = 21563
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 98229
	L1D_total_cache_reservation_fails = 12699
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 98229
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12699
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
126, 206, 206, 206, 206, 166, 166, 206, 206, 126, 126, 126, 
gpgpu_n_tot_thrd_icount = 1680275
gpgpu_n_tot_w_icount = 162228
gpgpu_n_stall_shd_mem = 34211
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19688
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16681
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17530
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192181	W0_Idle:84166	W0_Scoreboard:452967	W1:15404	W2:12285	W3:7438	W4:2520	W5:704	W6:183	W7:59	W8:166	W9:264	W10:396	W11:793	W12:1404	W13:3183	W14:5129	W15:7512	W16:83986	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42520	WS1:40960	WS2:40680	WS3:38068	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 157504 {8:19688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 787520 {40:19688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 1236 
max_icnt2mem_latency = 582 
maxmrqlatency = 211 
max_icnt2sh_latency = 15 
averagemflatency = 717 
avg_icnt2mem_latency = 117 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 2 
mrq_lat_table:769 	2469 	1929 	3352 	4763 	3871 	2246 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875 	3781 	14732 	1175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3087 	2895 	7507 	7411 	656 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20826 	719 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5686      5732      5385      5356      5368      5351      5416      5429      5640      5700      5729      5751         0         0         0         0 
dram[1]:      5681      5724      5370      5351      5361      5354      5409      5436      5688      5601      5719      5695         0         0         0         0 
dram[2]:      5737      5702      5360      5354      5351      5375      5405      5463      5668      5632      5698      5700         0         0         0         0 
dram[3]:      5736      5623      5353      5358      5354      5351      5424      5455      5668      5664      5681      5754         0         0         0         0 
dram[4]:      5657      5690      5363      5351      5353      5375      5434      5463      5671      5673      5732      5758         0         0         0         0 
dram[5]:      5632      5697      5353      5365      5351      5354      5409      5438      5664      5646      5695      5712         0         0         0         0 
dram[6]:      5657      5731      5356      5353      5351      5358      5465      5485      5690      5691      5727      5729         0         0         0         0 
dram[7]:      5671      5739      5382      5353      5354      5351      5443      5445      5669      5707      5734      5736         0         0         0         0 
dram[8]:      5674      5726      5353      5356      5351      5358      5463      5480      5538      5788      5720      5710         0         0         0         0 
dram[9]:      5666      5729      5400      5353      5351      5354      5458      5465      5526      5741      5722      5698         0         0         0         0 
dram[10]:      5630      5676      5387      5353      5373      5351      5474      5450      5644      5562      5748      5673         0         0         0         0 
dram[11]:      5649      5715      5363      5351      5361      5354      5465      5467      5588      5589      5756      5693         0         0         0         0 
dram[12]:      5695      5681      5380      5353      5373      5351      5472      5474      5674      5622      5720      5743         0         0         0         0 
dram[13]:      5746      5664      5377      5351      5380      5356      5441      5470      5698      5634      5715      5690         0         0         0         0 
dram[14]:      5673      5611      5373      5351      5356      5353      5411      5499      5664      5652      5717      5746         0         0         0         0 
dram[15]:      5669      5688      5356      5353      5351      5354      5458      5479      5664      5678      5785      5705         0         0         0         0 
dram[16]:      5683      5666      5351      5353      5370      5354      5460      5462      5635      5583      5754      5809         0         0         0         0 
dram[17]:      5640      5671      5353      5351      5356      5354      5458      5460      5681      5627      5760      5809         0         0         0         0 
dram[18]:      5676      5693      5351      5361      5354      5353      5475      5462      5589      5647      5751      5743         0         0         0         0 
dram[19]:      5691      5719      5405      5361      5351      5353      5438      5424      5632      5581      5708      5710         0         0         0         0 
dram[20]:      5683      5661      5353      5361      5351      5356      5378      5422      5671      5673      5756      5758         0         0         0         0 
dram[21]:      5703      5690      5351      5378      5353      5354      5438      5440      5686      5577      5773      5748         0         0         0         0 
dram[22]:      5705      5652      5382      5353      5351      5370      5441      5390      5583      5584      5749      5751         0         0         0         0 
dram[23]:      5673      5620      5366      5351      5356      5400      5419      5402      5618      5688      5744      5773         0         0         0         0 
dram[24]:      5705      5657      5354      5351      5353      5371      5375      5378      5702      5654      5758      5785         0         0         0         0 
dram[25]:      5691      5688      5373      5351      5354      5363      5380      5407      5685      5681      5768      5770         0         0         0         0 
dram[26]:      5678      5695      5351      5353      5394      5354      5405      5434      5661      5693      5794      5795         0         0         0         0 
dram[27]:      5680      5717      5356      5351      5354      5353      5405      5434      5666      5674      5715      5783         0         0         0         0 
dram[28]:      5686      5671      5351      5353      5354      5356      5431      5433      5605      5606      5794      5780         0         0         0         0 
dram[29]:      5681      5664      5353      5351      5356      5354      5429      5431      5632      5663      5782      5783         0         0         0         0 
dram[30]:      5673      5674      5354      5370      5365      5351      5404      5434      5608      5644      5748      5857         0         0         0         0 
dram[31]:      5739      5695      5351      5368      5356      5358      5407      5409      5628      5635      5737      5785         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 57.000000 53.000000 56.000000 53.000000 60.000000 53.000000 55.000000 52.000000 57.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 57.000000 52.000000 58.000000 53.000000 54.000000 53.000000 58.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 57.000000 54.000000 58.000000 52.000000 55.000000 59.000000 50.000000 51.000000 58.000000 37.000000 34.000000      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 57.000000 56.000000 52.000000 53.000000 57.000000 56.000000 55.000000 56.000000 56.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 55.000000 53.000000 53.000000 55.000000 57.000000 52.000000 58.000000 56.000000 53.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 52.000000 58.000000 53.000000 58.000000 51.000000 54.000000 54.000000 56.000000 55.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[6]: 55.000000 52.000000 57.000000 55.000000 56.000000 53.000000 56.000000 53.000000 53.000000 57.000000 36.000000 28.000000      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 55.000000 57.000000 51.000000 56.000000 54.000000 54.000000 56.000000 59.000000 49.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[8]: 59.000000 53.000000 57.000000 52.000000 54.000000 53.000000 56.000000 56.000000 56.000000 53.000000 37.000000 25.000000      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 53.000000 59.000000 54.000000 55.000000 54.000000 58.000000 49.000000 58.000000 54.000000 36.000000 25.000000      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 55.000000 52.000000 56.000000 55.000000 53.000000 51.000000 56.000000 57.000000 54.000000 32.000000 28.000000      -nan      -nan      -nan      -nan 
dram[11]: 56.000000 53.000000 52.000000 56.000000 60.000000 53.000000 55.000000 55.000000 55.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[12]: 55.000000 53.000000 57.000000 53.000000 53.000000 56.000000 55.000000 56.000000 55.000000 53.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000 54.000000 56.000000 52.000000 59.000000 56.000000 55.000000 54.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 61.000000 54.000000 54.000000 55.000000 55.000000 53.000000 57.000000 57.000000 56.000000 33.000000 30.000000      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 55.000000 54.000000 59.000000 57.000000 54.000000 54.000000 56.000000 50.000000 60.000000 35.000000 25.000000      -nan      -nan      -nan      -nan 
dram[16]: 58.000000 56.000000 54.000000 57.000000 52.000000 57.000000 57.000000 55.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
dram[17]: 54.000000 53.000000 53.000000 57.000000 56.000000 55.000000 50.000000 60.000000 54.000000 57.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[18]: 53.000000 54.000000 60.000000 51.000000 53.000000 56.000000 55.000000 55.000000 55.000000 54.000000 34.000000 36.000000      -nan      -nan      -nan      -nan 
dram[19]: 56.000000 58.000000 56.000000 53.000000 56.000000 52.000000 54.000000 54.000000 56.000000 54.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[20]: 55.000000 55.000000 54.000000 58.000000 51.000000 57.000000 57.000000 52.000000 51.000000 59.000000 36.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 58.000000 50.000000 53.000000 56.000000 55.000000 56.000000 55.000000 55.000000 55.000000 57.000000 38.000000 31.000000      -nan      -nan      -nan      -nan 
dram[22]: 50.000000 58.000000 54.000000 55.000000 58.000000 54.000000 56.000000 53.000000 56.000000 52.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 55.000000 54.000000 53.000000 58.000000 52.000000 58.000000 52.000000 58.000000 52.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[24]: 56.000000 53.000000 55.000000 54.000000 58.000000 50.000000 53.000000 55.000000 56.000000 58.000000 34.000000 33.000000      -nan      -nan      -nan      -nan 
dram[25]: 55.000000 55.000000 53.000000 55.000000 56.000000 56.000000 59.000000 53.000000 54.000000 53.000000 36.000000 36.000000      -nan      -nan      -nan      -nan 
dram[26]: 57.000000 53.000000 49.000000 59.000000 57.000000 54.000000 56.000000 53.000000 52.000000 57.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 53.000000 57.000000 56.000000 54.000000 54.000000 56.000000 54.000000 54.000000 57.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 56.000000 55.000000 56.000000 53.000000 58.000000 51.000000 51.000000 59.000000 59.000000 52.000000 32.000000 37.000000      -nan      -nan      -nan      -nan 
dram[29]: 49.000000 61.000000 57.000000 53.000000 52.000000 57.000000 56.000000 56.000000 56.000000 53.000000 31.000000 37.000000      -nan      -nan      -nan      -nan 
dram[30]: 56.000000 54.000000 56.000000 54.000000 51.000000 58.000000 52.000000 56.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[31]: 55.000000 53.000000 58.000000 53.000000 54.000000 57.000000 53.000000 56.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
average row locality = 19688/384 = 51.270832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        57        53        56        53        60        53        55        52        57        32        36         0         0         0         0 
dram[1]:        55        57        52        58        53        54        53        58        53        56        33        34         0         0         0         0 
dram[2]:        53        57        54        58        52        55        59        50        51        58        37        34         0         0         0         0 
dram[3]:        52        57        56        52        53        57        56        55        56        56        32        36         0         0         0         0 
dram[4]:        55        55        53        53        55        57        52        58        56        53        35        33         0         0         0         0 
dram[5]:        60        52        58        53        58        51        54        54        56        55        36        32         0         0         0         0 
dram[6]:        55        52        57        55        56        53        56        53        53        57        36        28         0         0         0         0 
dram[7]:        54        55        57        51        56        54        54        56        59        49        33        34         0         0         0         0 
dram[8]:        59        53        57        52        54        53        56        56        56        53        37        25         0         0         0         0 
dram[9]:        56        53        59        54        55        54        58        49        58        54        36        25         0         0         0         0 
dram[10]:        56        55        52        56        55        53        51        56        57        54        32        28         0         0         0         0 
dram[11]:        56        53        52        56        60        53        55        55        55        54        35        28         0         0         0         0 
dram[12]:        55        53        57        53        53        56        55        56        55        53        35        28         0         0         0         0 
dram[13]:        53        54        54        56        52        59        56        55        54        54        35        28         0         0         0         0 
dram[14]:        53        61        54        54        55        55        53        57        57        56        33        30         0         0         0         0 
dram[15]:        54        55        54        59        57        54        54        56        50        60        35        25         0         0         0         0 
dram[16]:        58        56        54        57        52        57        57        55        53        54        35        34         0         0         0         0 
dram[17]:        54        53        53        57        56        55        50        60        54        57        35        32         0         0         0         0 
dram[18]:        53        54        60        51        53        56        55        55        55        54        34        36         0         0         0         0 
dram[19]:        56        58        56        53        56        52        54        54        56        54        34        35         0         0         0         0 
dram[20]:        55        55        54        58        51        57        57        52        51        59        36        33         0         0         0         0 
dram[21]:        58        50        53        56        55        56        55        55        55        57        38        31         0         0         0         0 
dram[22]:        50        58        54        55        58        54        56        53        56        52        34        35         0         0         0         0 
dram[23]:        55        55        54        53        58        52        58        52        58        52        33        34         0         0         0         0 
dram[24]:        56        53        55        54        58        50        53        55        56        58        34        33         0         0         0         0 
dram[25]:        55        55        53        55        56        56        59        53        54        53        36        36         0         0         0         0 
dram[26]:        57        53        49        59        57        54        56        53        52        57        34        35         0         0         0         0 
dram[27]:        56        53        57        56        54        54        56        54        54        57        36        32         0         0         0         0 
dram[28]:        56        55        56        53        58        51        51        59        59        52        32        37         0         0         0         0 
dram[29]:        49        61        57        53        52        57        56        56        56        53        31        37         0         0         0         0 
dram[30]:        56        54        56        54        51        58        52        56        53        56        33        34         0         0         0         0 
dram[31]:        55        53        58        53        54        57        53        56        53        54        35        34         0         0         0         0 
total dram reads = 19688
min_bank_accesses = 0!
chip skew: 622/605 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        770       846       887       806       493       556       578       635       784       824       987      1035    none      none      none      none  
dram[1]:        781       853       887       811       539       506       571       650       780       848       943       905    none      none      none      none  
dram[2]:        829       832       879       855       522       541       613       606       745       814       924       954    none      none      none      none  
dram[3]:        840       812       869       820       495       546       584       641       764       835       952      1019    none      none      none      none  
dram[4]:        785       845       895       836       501       538       556       667       773       815       914       965    none      none      none      none  
dram[5]:        827       806       911       809       533       512       581       649       812       814       896       946    none      none      none      none  
dram[6]:        802       812       905       823       498       536       605       638       795       836       923      1015    none      none      none      none  
dram[7]:        787       835       865       830       522       513       592       619       833       808       884       957    none      none      none      none  
dram[8]:        793       810       904       826       542       494       590       653       789       836       918      1076    none      none      none      none  
dram[9]:        776       841       897       782       516       526       644       611       824       830       931      1002    none      none      none      none  
dram[10]:        763       819       902       803       532       530       576       666       796       802       956      1004    none      none      none      none  
dram[11]:        761       810       889       859       553       509       586       665       794       797      1001      1052    none      none      none      none  
dram[12]:        828       827       845       838       508       533       591       628       812       815       933      1067    none      none      none      none  
dram[13]:        833       802       869       841       494       548       598       646       798       822       918      1053    none      none      none      none  
dram[14]:        811       826       850       857       540       528       583       661       765       809       931      1066    none      none      none      none  
dram[15]:        806       805       878       780       489       552       601       685       784       853       971      1038    none      none      none      none  
dram[16]:        810       835       830       853       507       536       628       675       806       794       946      1034    none      none      none      none  
dram[17]:        790       814       841       854       508       563       589       666       834       790       956      1016    none      none      none      none  
dram[18]:        801       830       831       839       495       522       634       673       781       804       936      1011    none      none      none      none  
dram[19]:        792       839       833       825       530       531       607       620       817       778       936       965    none      none      none      none  
dram[20]:        814       817       823       831       539       559       580       657       795       823       930      1002    none      none      none      none  
dram[21]:        816       795       812       864       547       545       595       631       795       807       952      1017    none      none      none      none  
dram[22]:        800       824       813       860       555       513       594       658       818       795       940       986    none      none      none      none  
dram[23]:        783       807       803       859       539       561       631       632       807       804       957      1046    none      none      none      none  
dram[24]:        796       790       831       849       550       530       581       635       815       838       951       998    none      none      none      none  
dram[25]:        810       799       818       902       536       538       615       627       822       826       967      1018    none      none      none      none  
dram[26]:        792       818       782       907       548       533       584       639       789       836       966      1019    none      none      none      none  
dram[27]:        780       846       821       829       521       557       589       642       780       814       919      1014    none      none      none      none  
dram[28]:        781       811       789       862       536       543       586       686       809       791       978      1047    none      none      none      none  
dram[29]:        799       834       812       819       505       571       589       659       792       816       957      1032    none      none      none      none  
dram[30]:        795       809       796       815       538       549       575       643       783       820       978      1066    none      none      none      none  
dram[31]:        822       819       788       837       541       562       568       659       805       814       952      1031    none      none      none      none  
maximum mf latency per bank:
dram[0]:       1050      1153      1073      1135       987       980      1024      1016      1074      1081      1056      1082       189         0         0         0
dram[1]:       1017      1101      1109      1157      1034       998      1056      1084      1035      1108      1023      1025       189       188         0         0
dram[2]:       1099      1009      1142      1169      1113      1071      1152       969      1035      1111      1043      1063       189       188         0         0
dram[3]:       1020      1140      1128      1174       945       988      1030      1070       967      1178      1003      1036       188       188         0         0
dram[4]:       1062      1129      1110      1200      1031      1212      1041       989       978      1066      1024       951       188         0         0         0
dram[5]:       1056      1023      1181      1080      1048      1007      1044      1074      1112      1111       988      1121       188         0         0         0
dram[6]:       1054       984      1151      1101      1066      1124      1032       969      1038      1091       998      1124       188         0         0         0
dram[7]:       1049      1020      1097      1133      1052       964      1049       971      1175      1019       915      1147       189         0         0         0
dram[8]:       1053      1011      1081      1084      1039      1006      1055       985      1066      1070       996      1014       188         0         0         0
dram[9]:       1063      1022      1207      1064      1004       961      1119       898      1113      1052      1016       985       188         0         0         0
dram[10]:       1005      1012      1185      1107       998      1079      1011      1091      1030      1033      1008       993       189         0         0         0
dram[11]:        949      1005      1094      1183      1066       950      1035      1092      1101      1052      1060      1004       188         0         0         0
dram[12]:       1076      1179      1069      1221       959      1098      1029       963      1032      1078      1034       980       188         0         0         0
dram[13]:       1081      1095      1075      1155      1005      1051      1110      1053      1097      1094       930      1041       188         0         0         0
dram[14]:       1128      1157      1055      1224      1021      1035      1055      1105      1002      1060      1021      1024       189         0         0         0
dram[15]:       1087      1062      1095      1070      1004      1086      1013      1123      1026      1125      1012      1033       188         0         0         0
dram[16]:       1021      1142      1149      1161      1035      1048      1032      1086      1159      1039      1020      1088       188         0         0         0
dram[17]:        969      1115      1100      1179      1002      1101       950      1032      1143       959       975      1029       188         0         0         0
dram[18]:       1066      1097      1094      1163       993       957      1085      1012      1022      1056       966      1087       189         0         0         0
dram[19]:       1087       994      1130      1125      1119       968      1021      1036      1081      1093      1053      1010       188         0         0         0
dram[20]:       1124      1114      1166      1156      1060      1042      1121      1091      1078      1074      1024      1037       188         0         0         0
dram[21]:       1048      1101      1053      1178      1125      1087      1072      1060      1015      1054      1099      1096       188         0         0         0
dram[22]:        998      1102      1047      1116      1026      1125       968      1037      1085      1086      1049       994       188         0         0         0
dram[23]:        976       987      1061      1190      1039      1046      1089       944      1054      1050      1001      1100       188         0         0         0
dram[24]:       1063      1027      1112      1200      1023      1049      1047      1050      1051      1132      1067      1015       188         0         0         0
dram[25]:       1052       998      1088      1236      1082       991      1053      1087      1066      1131      1050      1043       189         0         0         0
dram[26]:       1030      1013      1029      1222      1065      1012      1029       983      1043      1047      1090      1068       188         0         0         0
dram[27]:       1066      1057      1110      1191      1005      1076      1019      1034       951      1044       976      1032       188         0         0         0
dram[28]:       1066      1053      1077      1189      1068      1088      1044      1088      1060      1018      1005      1108       188         0         0         0
dram[29]:       1030      1021      1047      1208       899      1064      1093      1002      1017      1016       995      1085       188         0         0         0
dram[30]:       1083      1138      1103      1154      1030      1018       996      1038      1148      1063      1031      1104       189         0         0         0
dram[31]:       1059      1064      1085      1182      1129      1020      1028      1108      1062      1042      1095      1073       188         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4025 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1326
n_activity=656 dram_eff=0.939
bk0: 52a 4536i bk1: 57a 4487i bk2: 53a 4535i bk3: 56a 4494i bk4: 53a 4598i bk5: 60a 4574i bk6: 53a 4567i bk7: 55a 4485i bk8: 52a 4545i bk9: 57a 4506i bk10: 32a 4530i bk11: 36a 4483i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.149068
Bank_Level_Parallism_Col = 3.138629
Bank_Level_Parallism_Ready = 2.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.588785 

BW Util details:
bwutil = 0.132587 
total_CMD = 4646 
util_bw = 616 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4002 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4025 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132587 
Either_Row_CoL_Bus_Util = 0.133663 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011272 
queue_avg = 2.341584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=2.34158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4025 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1326
n_activity=649 dram_eff=0.9492
bk0: 55a 4540i bk1: 57a 4507i bk2: 52a 4564i bk3: 58a 4505i bk4: 53a 4563i bk5: 54a 4571i bk6: 53a 4564i bk7: 58a 4523i bk8: 53a 4520i bk9: 56a 4490i bk10: 33a 4550i bk11: 34a 4521i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.061224
Bank_Level_Parallism_Col = 3.045598
Bank_Level_Parallism_Ready = 2.168831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.712264 

BW Util details:
bwutil = 0.132587 
total_CMD = 4646 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4009 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4025 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132587 
Either_Row_CoL_Bus_Util = 0.133663 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011272 
queue_avg = 2.109772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.10977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4025 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=654 dram_eff=0.945
bk0: 53a 4508i bk1: 57a 4468i bk2: 54a 4533i bk3: 58a 4520i bk4: 52a 4580i bk5: 55a 4540i bk6: 59a 4515i bk7: 50a 4566i bk8: 51a 4523i bk9: 58a 4473i bk10: 37a 4515i bk11: 34a 4461i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.376947
Bank_Level_Parallism_Col = 3.351014
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.720749 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4004 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4025 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.133663 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.014493 
queue_avg = 2.013129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.01313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=653 dram_eff=0.9464
bk0: 52a 4534i bk1: 57a 4534i bk2: 56a 4520i bk3: 52a 4495i bk4: 53a 4563i bk5: 57a 4531i bk6: 56a 4555i bk7: 55a 4528i bk8: 56a 4535i bk9: 56a 4484i bk10: 32a 4516i bk11: 36a 4458i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.302652
Bank_Level_Parallism_Col = 3.270313
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.756250 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 4005 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011236 
queue_avg = 2.143564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.14356
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4027 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1324
n_activity=646 dram_eff=0.952
bk0: 55a 4560i bk1: 55a 4555i bk2: 53a 4552i bk3: 53a 4504i bk4: 55a 4562i bk5: 57a 4543i bk6: 52a 4577i bk7: 58a 4504i bk8: 56a 4577i bk9: 53a 4529i bk10: 35a 4560i bk11: 33a 4518i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.880126
Bank_Level_Parallism_Col = 2.859400
Bank_Level_Parallism_Ready = 1.986992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.488152 

BW Util details:
bwutil = 0.132372 
total_CMD = 4646 
util_bw = 615 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 4012 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4027 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132372 
Either_Row_CoL_Bus_Util = 0.133233 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012924 
queue_avg = 1.933491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.93349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1332
n_activity=651 dram_eff=0.9508
bk0: 60a 4528i bk1: 52a 4520i bk2: 58a 4536i bk3: 53a 4520i bk4: 58a 4532i bk5: 51a 4565i bk6: 54a 4564i bk7: 54a 4525i bk8: 56a 4512i bk9: 55a 4563i bk10: 36a 4536i bk11: 32a 4480i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.114241
Bank_Level_Parallism_Col = 3.086207
Bank_Level_Parallism_Ready = 2.190630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.721003 

BW Util details:
bwutil = 0.133233 
total_CMD = 4646 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4007 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133233 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012841 
queue_avg = 1.963409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.96341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4030 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1315
n_activity=644 dram_eff=0.9488
bk0: 55a 4564i bk1: 52a 4524i bk2: 57a 4561i bk3: 55a 4521i bk4: 56a 4569i bk5: 53a 4584i bk6: 56a 4552i bk7: 53a 4532i bk8: 53a 4551i bk9: 57a 4521i bk10: 36a 4538i bk11: 28a 4517i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.893987
Bank_Level_Parallism_Col = 2.851030
Bank_Level_Parallism_Ready = 1.955810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.505547 

BW Util details:
bwutil = 0.131511 
total_CMD = 4646 
util_bw = 611 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4014 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4030 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131511 
Either_Row_CoL_Bus_Util = 0.132587 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011364 
queue_avg = 2.242359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=2.24236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4030 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=643 dram_eff=0.9518
bk0: 54a 4542i bk1: 55a 4529i bk2: 57a 4561i bk3: 51a 4539i bk4: 56a 4547i bk5: 54a 4570i bk6: 54a 4550i bk7: 56a 4496i bk8: 59a 4493i bk9: 49a 4513i bk10: 33a 4593i bk11: 34a 4536i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.003170
Bank_Level_Parallism_Col = 2.965079
Bank_Level_Parallism_Ready = 2.045752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614286 

BW Util details:
bwutil = 0.131726 
total_CMD = 4646 
util_bw = 612 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 4015 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4030 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131726 
Either_Row_CoL_Bus_Util = 0.132587 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012987 
queue_avg = 2.046707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.04671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4031 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1315
n_activity=649 dram_eff=0.9414
bk0: 59a 4582i bk1: 53a 4513i bk2: 57a 4542i bk3: 52a 4520i bk4: 54a 4571i bk5: 53a 4570i bk6: 56a 4565i bk7: 56a 4536i bk8: 56a 4504i bk9: 53a 4544i bk10: 37a 4546i bk11: 25a 4529i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.890110
Bank_Level_Parallism_Col = 2.860063
Bank_Level_Parallism_Ready = 2.008183
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.522012 

BW Util details:
bwutil = 0.131511 
total_CMD = 4646 
util_bw = 611 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4009 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4031 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131511 
Either_Row_CoL_Bus_Util = 0.132372 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.013008 
queue_avg = 2.431984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=2.43198
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4032 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1315
n_activity=647 dram_eff=0.9444
bk0: 56a 4548i bk1: 53a 4499i bk2: 59a 4524i bk3: 54a 4522i bk4: 55a 4592i bk5: 54a 4568i bk6: 58a 4544i bk7: 49a 4533i bk8: 58a 4518i bk9: 54a 4502i bk10: 36a 4480i bk11: 25a 4540i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138583
Bank_Level_Parallism_Col = 3.115142
Bank_Level_Parallism_Ready = 2.196399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.619874 

BW Util details:
bwutil = 0.131511 
total_CMD = 4646 
util_bw = 611 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4011 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4032 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131511 
Either_Row_CoL_Bus_Util = 0.132157 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.014658 
queue_avg = 2.426173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=2.42617
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4036 n_act=12 n_pre=0 n_ref_event=0 n_req=605 n_rd=605 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1302
n_activity=638 dram_eff=0.9483
bk0: 56a 4547i bk1: 55a 4531i bk2: 52a 4557i bk3: 56a 4521i bk4: 55a 4584i bk5: 53a 4557i bk6: 51a 4588i bk7: 56a 4495i bk8: 57a 4503i bk9: 54a 4525i bk10: 32a 4558i bk11: 28a 4521i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980165
Row_Buffer_Locality_read = 0.980165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.987221
Bank_Level_Parallism_Col = 2.968000
Bank_Level_Parallism_Ready = 2.061157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.564800 

BW Util details:
bwutil = 0.130220 
total_CMD = 4646 
util_bw = 605 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4020 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4036 
Read = 605 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 605 
total_req = 605 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 605 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.130220 
Either_Row_CoL_Bus_Util = 0.131296 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011475 
queue_avg = 2.062634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.06263
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4028 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1317
n_activity=651 dram_eff=0.9401
bk0: 56a 4512i bk1: 53a 4501i bk2: 52a 4527i bk3: 56a 4497i bk4: 60a 4514i bk5: 53a 4551i bk6: 55a 4553i bk7: 55a 4501i bk8: 55a 4483i bk9: 54a 4485i bk10: 35a 4480i bk11: 28a 4463i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.594679
Bank_Level_Parallism_Col = 3.570533
Bank_Level_Parallism_Ready = 2.583333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.993730 

BW Util details:
bwutil = 0.131726 
total_CMD = 4646 
util_bw = 612 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 4007 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4028 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131726 
Either_Row_CoL_Bus_Util = 0.133018 
Issued_on_Two_Bus_Simul_Util = 0.001291 
issued_two_Eff = 0.009709 
queue_avg = 2.134524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.13452
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4033 n_act=12 n_pre=0 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1311
n_activity=646 dram_eff=0.9427
bk0: 55a 4516i bk1: 53a 4484i bk2: 57a 4501i bk3: 53a 4473i bk4: 53a 4564i bk5: 56a 4557i bk6: 55a 4569i bk7: 56a 4509i bk8: 55a 4521i bk9: 53a 4515i bk10: 35a 4493i bk11: 28a 4464i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980296
Row_Buffer_Locality_read = 0.980296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.462145
Bank_Level_Parallism_Col = 3.442338
Bank_Level_Parallism_Ready = 2.500821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.914692 

BW Util details:
bwutil = 0.131080 
total_CMD = 4646 
util_bw = 609 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4012 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4033 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 609 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131080 
Either_Row_CoL_Bus_Util = 0.131941 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.013051 
queue_avg = 2.161214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.16121
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4034 n_act=12 n_pre=0 n_ref_event=0 n_req=610 n_rd=610 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1313
n_activity=646 dram_eff=0.9443
bk0: 53a 4526i bk1: 54a 4533i bk2: 54a 4536i bk3: 56a 4482i bk4: 52a 4571i bk5: 59a 4576i bk6: 56a 4566i bk7: 55a 4527i bk8: 54a 4534i bk9: 54a 4502i bk10: 35a 4536i bk11: 28a 4455i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980328
Row_Buffer_Locality_read = 0.980328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.182965
Bank_Level_Parallism_Col = 3.167457
Bank_Level_Parallism_Ready = 2.242623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707741 

BW Util details:
bwutil = 0.131296 
total_CMD = 4646 
util_bw = 610 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4012 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4034 
Read = 610 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 610 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 610 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131296 
Either_Row_CoL_Bus_Util = 0.131726 
Issued_on_Two_Bus_Simul_Util = 0.002152 
issued_two_Eff = 0.016340 
queue_avg = 2.295093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=2.29509
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4024 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=658 dram_eff=0.9392
bk0: 53a 4533i bk1: 61a 4515i bk2: 54a 4514i bk3: 54a 4476i bk4: 55a 4537i bk5: 55a 4534i bk6: 53a 4583i bk7: 57a 4544i bk8: 57a 4506i bk9: 56a 4506i bk10: 33a 4536i bk11: 30a 4472i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.272446
Bank_Level_Parallism_Col = 3.251163
Bank_Level_Parallism_Ready = 2.347896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.784496 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4000 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4024 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.133879 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012862 
queue_avg = 2.252045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=2.25204
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4027 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1319
n_activity=653 dram_eff=0.9387
bk0: 54a 4553i bk1: 55a 4487i bk2: 54a 4540i bk3: 59a 4503i bk4: 57a 4581i bk5: 54a 4551i bk6: 54a 4574i bk7: 56a 4514i bk8: 50a 4518i bk9: 60a 4490i bk10: 35a 4476i bk11: 25a 4499i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.243370
Bank_Level_Parallism_Col = 3.210938
Bank_Level_Parallism_Ready = 2.296901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707813 

BW Util details:
bwutil = 0.131941 
total_CMD = 4646 
util_bw = 613 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4005 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4027 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131941 
Either_Row_CoL_Bus_Util = 0.133233 
Issued_on_Two_Bus_Simul_Util = 0.001291 
issued_two_Eff = 0.009693 
queue_avg = 2.360310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=2.36031
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4019 n_act=12 n_pre=0 n_ref_event=0 n_req=622 n_rd=622 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1339
n_activity=661 dram_eff=0.941
bk0: 58a 4538i bk1: 56a 4540i bk2: 54a 4571i bk3: 57a 4504i bk4: 52a 4591i bk5: 57a 4558i bk6: 57a 4554i bk7: 55a 4547i bk8: 53a 4520i bk9: 54a 4529i bk10: 35a 4526i bk11: 34a 4475i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.959938
Bank_Level_Parallism_Col = 2.933642
Bank_Level_Parallism_Ready = 2.078778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.538580 

BW Util details:
bwutil = 0.133879 
total_CMD = 4646 
util_bw = 622 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 3997 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4019 
Read = 622 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 622 
total_req = 622 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 622 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133879 
Either_Row_CoL_Bus_Util = 0.134955 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011164 
queue_avg = 2.143564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.14356
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4025 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1326
n_activity=654 dram_eff=0.9419
bk0: 54a 4565i bk1: 53a 4532i bk2: 53a 4557i bk3: 57a 4489i bk4: 56a 4556i bk5: 55a 4528i bk6: 50a 4548i bk7: 60a 4509i bk8: 54a 4513i bk9: 57a 4478i bk10: 35a 4507i bk11: 32a 4474i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.289720
Bank_Level_Parallism_Col = 3.254290
Bank_Level_Parallism_Ready = 2.396104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.800312 

BW Util details:
bwutil = 0.132587 
total_CMD = 4646 
util_bw = 616 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4004 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4025 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132587 
Either_Row_CoL_Bus_Util = 0.133663 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011272 
queue_avg = 2.181662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.18166
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4026 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1326
n_activity=649 dram_eff=0.9492
bk0: 53a 4543i bk1: 54a 4521i bk2: 60a 4541i bk3: 51a 4474i bk4: 53a 4543i bk5: 56a 4548i bk6: 55a 4521i bk7: 55a 4472i bk8: 55a 4490i bk9: 54a 4527i bk10: 34a 4531i bk11: 36a 4409i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.529042
Bank_Level_Parallism_Col = 3.501572
Bank_Level_Parallism_Ready = 2.503247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.893082 

BW Util details:
bwutil = 0.132587 
total_CMD = 4646 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4009 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4026 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132587 
Either_Row_CoL_Bus_Util = 0.133448 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012903 
queue_avg = 2.119027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.11903
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4025 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=654 dram_eff=0.945
bk0: 56a 4546i bk1: 58a 4477i bk2: 56a 4510i bk3: 53a 4474i bk4: 56a 4560i bk5: 52a 4546i bk6: 54a 4557i bk7: 54a 4512i bk8: 56a 4480i bk9: 54a 4501i bk10: 34a 4560i bk11: 35a 4451i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.420561
Bank_Level_Parallism_Col = 3.400936
Bank_Level_Parallism_Ready = 2.448220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.833073 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 4004 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4025 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.133663 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.014493 
queue_avg = 2.042187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.04219
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=653 dram_eff=0.9464
bk0: 55a 4547i bk1: 55a 4527i bk2: 54a 4567i bk3: 58a 4506i bk4: 51a 4571i bk5: 57a 4518i bk6: 57a 4534i bk7: 52a 4525i bk8: 51a 4559i bk9: 59a 4539i bk10: 36a 4552i bk11: 33a 4471i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.048362
Bank_Level_Parallism_Col = 3.015625
Bank_Level_Parallism_Ready = 2.142395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.606250 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 4005 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011236 
queue_avg = 1.901205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.90121
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4024 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1332
n_activity=649 dram_eff=0.9538
bk0: 58a 4540i bk1: 50a 4534i bk2: 53a 4573i bk3: 56a 4492i bk4: 55a 4553i bk5: 56a 4569i bk6: 55a 4565i bk7: 55a 4540i bk8: 55a 4519i bk9: 57a 4545i bk10: 38a 4564i bk11: 31a 4491i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.960753
Bank_Level_Parallism_Col = 2.932390
Bank_Level_Parallism_Ready = 2.088853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.567610 

BW Util details:
bwutil = 0.133233 
total_CMD = 4646 
util_bw = 619 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4009 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4024 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133233 
Either_Row_CoL_Bus_Util = 0.133879 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.014469 
queue_avg = 1.936935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.93693
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4027 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1324
n_activity=645 dram_eff=0.9535
bk0: 50a 4537i bk1: 58a 4556i bk2: 54a 4571i bk3: 55a 4526i bk4: 58a 4576i bk5: 54a 4572i bk6: 56a 4558i bk7: 53a 4480i bk8: 56a 4515i bk9: 52a 4517i bk10: 34a 4543i bk11: 35a 4453i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.101106
Bank_Level_Parallism_Col = 3.077532
Bank_Level_Parallism_Ready = 2.204878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.683544 

BW Util details:
bwutil = 0.132372 
total_CMD = 4646 
util_bw = 615 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4013 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4027 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132372 
Either_Row_CoL_Bus_Util = 0.133233 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012924 
queue_avg = 1.864399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.8644
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4029 n_act=12 n_pre=0 n_ref_event=0 n_req=614 n_rd=614 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1322
n_activity=654 dram_eff=0.9388
bk0: 55a 4474i bk1: 55a 4526i bk2: 54a 4556i bk3: 53a 4482i bk4: 58a 4561i bk5: 52a 4536i bk6: 58a 4501i bk7: 52a 4482i bk8: 58a 4523i bk9: 52a 4515i bk10: 33a 4511i bk11: 34a 4434i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.980456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.528037
Bank_Level_Parallism_Col = 3.508580
Bank_Level_Parallism_Ready = 2.532573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.862715 

BW Util details:
bwutil = 0.132157 
total_CMD = 4646 
util_bw = 614 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4004 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4029 
Read = 614 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 614 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 614 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132157 
Either_Row_CoL_Bus_Util = 0.132802 
Issued_on_Two_Bus_Simul_Util = 0.001937 
issued_two_Eff = 0.014587 
queue_avg = 2.329100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=2.3291
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4026 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1324
n_activity=647 dram_eff=0.9505
bk0: 56a 4514i bk1: 53a 4508i bk2: 55a 4561i bk3: 54a 4524i bk4: 58a 4572i bk5: 50a 4562i bk6: 53a 4531i bk7: 55a 4498i bk8: 56a 4529i bk9: 58a 4475i bk10: 34a 4555i bk11: 33a 4495i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.217323
Bank_Level_Parallism_Col = 3.186120
Bank_Level_Parallism_Ready = 2.269919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.774448 

BW Util details:
bwutil = 0.132372 
total_CMD = 4646 
util_bw = 615 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4011 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4026 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132372 
Either_Row_CoL_Bus_Util = 0.133448 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011290 
queue_avg = 2.089324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.08932
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4019 n_act=12 n_pre=0 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1337
n_activity=662 dram_eff=0.9381
bk0: 55a 4486i bk1: 55a 4531i bk2: 53a 4569i bk3: 55a 4525i bk4: 56a 4560i bk5: 56a 4565i bk6: 59a 4524i bk7: 53a 4528i bk8: 54a 4517i bk9: 53a 4516i bk10: 36a 4547i bk11: 36a 4471i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980676
Row_Buffer_Locality_read = 0.980676
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.129231
Bank_Level_Parallism_Col = 3.101695
Bank_Level_Parallism_Ready = 2.202899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.570108 

BW Util details:
bwutil = 0.133663 
total_CMD = 4646 
util_bw = 621 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 3996 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4019 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 621 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133663 
Either_Row_CoL_Bus_Util = 0.134955 
Issued_on_Two_Bus_Simul_Util = 0.001291 
issued_two_Eff = 0.009569 
queue_avg = 2.106113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.10611
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4026 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1326
n_activity=667 dram_eff=0.9235
bk0: 57a 4531i bk1: 53a 4538i bk2: 49a 4567i bk3: 59a 4517i bk4: 57a 4568i bk5: 54a 4572i bk6: 56a 4558i bk7: 53a 4545i bk8: 52a 4565i bk9: 57a 4498i bk10: 34a 4561i bk11: 35a 4503i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.816794
Bank_Level_Parallism_Col = 2.787462
Bank_Level_Parallism_Ready = 1.993507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.446483 

BW Util details:
bwutil = 0.132587 
total_CMD = 4646 
util_bw = 616 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 3991 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4026 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132587 
Either_Row_CoL_Bus_Util = 0.133448 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012903 
queue_avg = 2.482135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=2.48214
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1332
n_activity=651 dram_eff=0.9508
bk0: 56a 4524i bk1: 53a 4520i bk2: 57a 4523i bk3: 56a 4515i bk4: 54a 4579i bk5: 54a 4554i bk6: 56a 4559i bk7: 54a 4531i bk8: 54a 4546i bk9: 57a 4515i bk10: 36a 4522i bk11: 32a 4451i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.179969
Bank_Level_Parallism_Col = 3.144201
Bank_Level_Parallism_Ready = 2.271405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.750784 

BW Util details:
bwutil = 0.133233 
total_CMD = 4646 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4007 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133233 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012841 
queue_avg = 1.848041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.84804
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1332
n_activity=657 dram_eff=0.9422
bk0: 56a 4540i bk1: 55a 4549i bk2: 56a 4544i bk3: 53a 4499i bk4: 58a 4540i bk5: 51a 4552i bk6: 51a 4559i bk7: 59a 4518i bk8: 59a 4515i bk9: 52a 4530i bk10: 32a 4551i bk11: 37a 4442i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.150388
Bank_Level_Parallism_Col = 3.111801
Bank_Level_Parallism_Ready = 2.234249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614907 

BW Util details:
bwutil = 0.133233 
total_CMD = 4646 
util_bw = 619 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4001 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133233 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012841 
queue_avg = 2.086526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.08653
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4023 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.133
n_activity=650 dram_eff=0.9508
bk0: 49a 4528i bk1: 61a 4526i bk2: 57a 4502i bk3: 53a 4500i bk4: 52a 4576i bk5: 57a 4535i bk6: 56a 4559i bk7: 56a 4473i bk8: 56a 4541i bk9: 53a 4508i bk10: 31a 4528i bk11: 37a 4407i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427900
Bank_Level_Parallism_Col = 3.386185
Bank_Level_Parallism_Ready = 2.436893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.753532 

BW Util details:
bwutil = 0.133018 
total_CMD = 4646 
util_bw = 618 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4008 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4023 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.133018 
Either_Row_CoL_Bus_Util = 0.134094 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011236 
queue_avg = 2.015497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=2.0155
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4029 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1319
n_activity=647 dram_eff=0.9474
bk0: 56a 4538i bk1: 54a 4530i bk2: 56a 4564i bk3: 54a 4503i bk4: 51a 4574i bk5: 58a 4582i bk6: 52a 4544i bk7: 56a 4502i bk8: 53a 4582i bk9: 56a 4485i bk10: 33a 4537i bk11: 34a 4462i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.089764
Bank_Level_Parallism_Col = 3.070978
Bank_Level_Parallism_Ready = 2.218597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.695584 

BW Util details:
bwutil = 0.131941 
total_CMD = 4646 
util_bw = 613 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4011 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4029 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.131941 
Either_Row_CoL_Bus_Util = 0.132802 
Issued_on_Two_Bus_Simul_Util = 0.001722 
issued_two_Eff = 0.012966 
queue_avg = 2.064787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=2.06479
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4646 n_nop=4026 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1324
n_activity=652 dram_eff=0.9433
bk0: 55a 4558i bk1: 53a 4526i bk2: 58a 4550i bk3: 53a 4511i bk4: 54a 4584i bk5: 57a 4563i bk6: 53a 4553i bk7: 56a 4529i bk8: 53a 4550i bk9: 54a 4495i bk10: 35a 4567i bk11: 34a 4508i bk12: 0a 4646i bk13: 0a 4646i bk14: 0a 4646i bk15: 0a 4646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.926563
Bank_Level_Parallism_Col = 2.902973
Bank_Level_Parallism_Ready = 2.107317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.589984 

BW Util details:
bwutil = 0.132372 
total_CMD = 4646 
util_bw = 615 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 4006 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4646 
n_nop = 4026 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.132372 
Either_Row_CoL_Bus_Util = 0.133448 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011290 
queue_avg = 1.967068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.96707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 334, Miss = 334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 338, Miss = 338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 332, Miss = 332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 343, Miss = 343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 324, Miss = 324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 358, Miss = 358, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 362, Miss = 362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 341, Miss = 341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 325, Miss = 325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 332, Miss = 332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 335, Miss = 335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 321, Miss = 321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 347, Miss = 347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 327, Miss = 327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 348, Miss = 348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 353, Miss = 353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 316, Miss = 316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 311, Miss = 311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 365, Miss = 365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 323, Miss = 323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 350, Miss = 350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 343, Miss = 343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 331, Miss = 331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 342, Miss = 342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 340, Miss = 340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 337, Miss = 337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 340, Miss = 340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 329, Miss = 329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 343, Miss = 343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 325, Miss = 325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 347, Miss = 347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 347, Miss = 347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 327, Miss = 327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 337, Miss = 337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 337, Miss = 337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 322, Miss = 322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 353, Miss = 353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 325, Miss = 325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 346, Miss = 346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 334, Miss = 334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 332, Miss = 332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 332, Miss = 332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 345, Miss = 345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 333, Miss = 333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 325, Miss = 325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 350, Miss = 350, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 330, Miss = 330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 345, Miss = 345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 333, Miss = 333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 341, Miss = 341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 334, Miss = 334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 335, Miss = 335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 333, Miss = 333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 338, Miss = 338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21563
L2_total_cache_misses = 21563
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=21563
icnt_total_pkts_simt_to_mem=21563
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21563
Req_Network_cycles = 7910
Req_Network_injected_packets_per_cycle =       2.7260 
Req_Network_conflicts_per_cycle =       1.9884
Req_Network_conflicts_per_cycle_util =      14.1949
Req_Bank_Level_Parallism =      19.4612
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2031
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4205

Reply_Network_injected_packets_num = 21563
Reply_Network_cycles = 7910
Reply_Network_injected_packets_per_cycle =        2.7260
Reply_Network_conflicts_per_cycle =        0.5426
Reply_Network_conflicts_per_cycle_util =       2.5996
Reply_Bank_Level_Parallism =      13.0606
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0102
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0341
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 280045 (inst/sec)
gpgpu_simulation_rate = 1318 (cycle/sec)
gpgpu_silicon_slowdown = 1097875x
launching memcpy command : MemcpyHtoD,0x00007f7f4b700000,735000
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2.traceg
-kernel name = _Z6euclidPcffPfiii
-kernel id = 2
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2.traceg
launching kernel name: _Z6euclidPcffPfiii uid: 2
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 7514
gpu_sim_insn = 1677596
gpu_sim_insn_fp = 1186101
gpu_bytes_leidos = 360000
gpu_bytes_leidos_Desde_MemFetch = 1380032
gpu_arithmetic_intensity = 3.29472500000000
gpu_gflops = 228.412050
gpu_ipc =     223.2627
gpu_tot_sim_cycle = 15424
gpu_tot_sim_insn = 3357871
gpu_tot_ipc =     217.7043
gpu_tot_issued_cta = 1876
gpu_occupancy = 16.4298% 
gpu_tot_occupancy = 16.7985% 
max_total_param_size = 0
gpu_stall_dramfull = 18706
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8697
partiton_level_parallism_total  =       2.7960
partiton_level_parallism_util =      16.5997
partiton_level_parallism_util_total  =      17.2297
L2_BW  =     132.8790 GB/Sec
L2_BW_total  =     129.4675 GB/Sec
gpu_total_sim_rate=305261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2427, Reservation_fails = 259
	L1D_cache_core[1]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2220, Reservation_fails = 350
	L1D_cache_core[2]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2136, Reservation_fails = 324
	L1D_cache_core[3]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2130, Reservation_fails = 354
	L1D_cache_core[4]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2109, Reservation_fails = 356
	L1D_cache_core[5]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2228, Reservation_fails = 290
	L1D_cache_core[6]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2174, Reservation_fails = 291
	L1D_cache_core[7]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2308, Reservation_fails = 276
	L1D_cache_core[8]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2109, Reservation_fails = 310
	L1D_cache_core[9]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2120, Reservation_fails = 380
	L1D_cache_core[10]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1986, Reservation_fails = 336
	L1D_cache_core[11]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2111, Reservation_fails = 308
	L1D_cache_core[12]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1929, Reservation_fails = 400
	L1D_cache_core[13]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2351, Reservation_fails = 231
	L1D_cache_core[14]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2140, Reservation_fails = 333
	L1D_cache_core[15]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1904, Reservation_fails = 354
	L1D_cache_core[16]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2228, Reservation_fails = 288
	L1D_cache_core[17]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2429, Reservation_fails = 351
	L1D_cache_core[18]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2025, Reservation_fails = 360
	L1D_cache_core[19]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2368, Reservation_fails = 191
	L1D_cache_core[20]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2429, Reservation_fails = 285
	L1D_cache_core[21]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2440, Reservation_fails = 247
	L1D_cache_core[22]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2211, Reservation_fails = 334
	L1D_cache_core[23]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2421, Reservation_fails = 274
	L1D_cache_core[24]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2050, Reservation_fails = 313
	L1D_cache_core[25]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2199, Reservation_fails = 332
	L1D_cache_core[26]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2129, Reservation_fails = 307
	L1D_cache_core[27]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2351, Reservation_fails = 266
	L1D_cache_core[28]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2296, Reservation_fails = 285
	L1D_cache_core[29]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2232, Reservation_fails = 302
	L1D_cache_core[30]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 1925, Reservation_fails = 396
	L1D_cache_core[31]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 1995, Reservation_fails = 354
	L1D_cache_core[32]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2158, Reservation_fails = 266
	L1D_cache_core[33]: Access = 3120, Miss = 528, Miss_rate = 0.169, Pending_hits = 2336, Reservation_fails = 320
	L1D_cache_core[34]: Access = 3120, Miss = 576, Miss_rate = 0.185, Pending_hits = 2088, Reservation_fails = 328
	L1D_cache_core[35]: Access = 3055, Miss = 517, Miss_rate = 0.169, Pending_hits = 2457, Reservation_fails = 331
	L1D_cache_core[36]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2073, Reservation_fails = 335
	L1D_cache_core[37]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2253, Reservation_fails = 235
	L1D_cache_core[38]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2157, Reservation_fails = 325
	L1D_cache_core[39]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2232, Reservation_fails = 330
	L1D_cache_core[40]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1942, Reservation_fails = 307
	L1D_cache_core[41]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2181, Reservation_fails = 328
	L1D_cache_core[42]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1964, Reservation_fails = 325
	L1D_cache_core[43]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2397, Reservation_fails = 189
	L1D_cache_core[44]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2180, Reservation_fails = 311
	L1D_cache_core[45]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2402, Reservation_fails = 232
	L1D_cache_core[46]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2266, Reservation_fails = 298
	L1D_cache_core[47]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2184, Reservation_fails = 300
	L1D_cache_core[48]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2008, Reservation_fails = 302
	L1D_cache_core[49]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 317
	L1D_cache_core[50]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2132, Reservation_fails = 267
	L1D_cache_core[51]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2215, Reservation_fails = 263
	L1D_cache_core[52]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2194, Reservation_fails = 301
	L1D_cache_core[53]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2272, Reservation_fails = 264
	L1D_cache_core[54]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2230, Reservation_fails = 274
	L1D_cache_core[55]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2215, Reservation_fails = 305
	L1D_cache_core[56]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1936, Reservation_fails = 319
	L1D_cache_core[57]: Access = 2925, Miss = 495, Miss_rate = 0.169, Pending_hits = 2230, Reservation_fails = 307
	L1D_cache_core[58]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2139, Reservation_fails = 285
	L1D_cache_core[59]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2043, Reservation_fails = 301
	L1D_cache_core[60]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2309, Reservation_fails = 308
	L1D_cache_core[61]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2388, Reservation_fails = 157
	L1D_cache_core[62]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1930, Reservation_fails = 385
	L1D_cache_core[63]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2000, Reservation_fails = 319
	L1D_cache_core[64]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2003, Reservation_fails = 307
	L1D_cache_core[65]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2176, Reservation_fails = 278
	L1D_cache_core[66]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2195, Reservation_fails = 247
	L1D_cache_core[67]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2229, Reservation_fails = 241
	L1D_cache_core[68]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2017, Reservation_fails = 322
	L1D_cache_core[69]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2090, Reservation_fails = 243
	L1D_cache_core[70]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2035, Reservation_fails = 364
	L1D_cache_core[71]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2217, Reservation_fails = 249
	L1D_cache_core[72]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2009, Reservation_fails = 296
	L1D_cache_core[73]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2045, Reservation_fails = 322
	L1D_cache_core[74]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2395, Reservation_fails = 172
	L1D_cache_core[75]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2193, Reservation_fails = 301
	L1D_cache_core[76]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 2283, Reservation_fails = 279
	L1D_cache_core[77]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2106, Reservation_fails = 258
	L1D_cache_core[78]: Access = 2990, Miss = 552, Miss_rate = 0.185, Pending_hits = 1754, Reservation_fails = 381
	L1D_cache_core[79]: Access = 2990, Miss = 506, Miss_rate = 0.169, Pending_hits = 2062, Reservation_fails = 288
	L1D_total_cache_accesses = 243750
	L1D_total_cache_misses = 43126
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 173644
	L1D_total_cache_reservation_fails = 24019
	L1D_cache_data_port_util = 0.068
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 173644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 173644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 240000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24019
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
292, 412, 412, 372, 412, 372, 332, 372, 412, 252, 252, 252, 
gpgpu_n_tot_thrd_icount = 3357871
gpgpu_n_tot_w_icount = 323856
gpgpu_n_stall_shd_mem = 67687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39376
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32603
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35084
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:372576	W0_Idle:174183	W0_Scoreboard:757658	W1:31014	W2:25309	W3:13896	W4:4760	W5:1229	W6:370	W7:87	W8:356	W9:500	W10:824	W11:1477	W12:2773	W13:6041	W14:10535	W15:15093	W16:168063	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:85560	WS1:81600	WS2:80680	WS3:76016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 315008 {8:39376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1575040 {40:39376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 1236 
max_icnt2mem_latency = 582 
maxmrqlatency = 211 
max_icnt2sh_latency = 54 
averagemflatency = 477 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:769 	2469 	1929 	3352 	4763 	3871 	2246 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11824 	15395 	14732 	1175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6814 	6293 	14937 	14333 	742 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33068 	6126 	3011 	836 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5686      5732      5385      5356      5368      5351      5416      5429      5640      5700      5729      5751         0         0         0         0 
dram[1]:      5681      5724      5370      5351      5361      5354      5409      5436      5688      5601      5719      5695         0         0         0         0 
dram[2]:      5737      5702      5360      5354      5351      5375      5405      5463      5668      5632      5698      5700         0         0         0         0 
dram[3]:      5736      5623      5353      5358      5354      5351      5424      5455      5668      5664      5681      5754         0         0         0         0 
dram[4]:      5657      5690      5363      5351      5353      5375      5434      5463      5671      5673      5732      5758         0         0         0         0 
dram[5]:      5632      5697      5353      5365      5351      5354      5409      5438      5664      5646      5695      5712         0         0         0         0 
dram[6]:      5657      5731      5356      5353      5351      5358      5465      5485      5690      5691      5727      5729         0         0         0         0 
dram[7]:      5671      5739      5382      5353      5354      5351      5443      5445      5669      5707      5734      5736         0         0         0         0 
dram[8]:      5674      5726      5353      5356      5351      5358      5463      5480      5538      5788      5720      5710         0         0         0         0 
dram[9]:      5666      5729      5400      5353      5351      5354      5458      5465      5526      5741      5722      5698         0         0         0         0 
dram[10]:      5630      5676      5387      5353      5373      5351      5474      5450      5644      5562      5748      5673         0         0         0         0 
dram[11]:      5649      5715      5363      5351      5361      5354      5465      5467      5588      5589      5756      5693         0         0         0         0 
dram[12]:      5695      5681      5380      5353      5373      5351      5472      5474      5674      5622      5720      5743         0         0         0         0 
dram[13]:      5746      5664      5377      5351      5380      5356      5441      5470      5698      5634      5715      5690         0         0         0         0 
dram[14]:      5673      5611      5373      5351      5356      5353      5411      5499      5664      5652      5717      5746         0         0         0         0 
dram[15]:      5669      5688      5356      5353      5351      5354      5458      5479      5664      5678      5785      5705         0         0         0         0 
dram[16]:      5683      5666      5351      5353      5370      5354      5460      5462      5635      5583      5754      5809         0         0         0         0 
dram[17]:      5640      5671      5353      5351      5356      5354      5458      5460      5681      5627      5760      5809         0         0         0         0 
dram[18]:      5676      5693      5351      5361      5354      5353      5475      5462      5589      5647      5751      5743         0         0         0         0 
dram[19]:      5691      5719      5405      5361      5351      5353      5438      5424      5632      5581      5708      5710         0         0         0         0 
dram[20]:      5683      5661      5353      5361      5351      5356      5378      5422      5671      5673      5756      5758         0         0         0         0 
dram[21]:      5703      5690      5351      5378      5353      5354      5438      5440      5686      5577      5773      5748         0         0         0         0 
dram[22]:      5705      5652      5382      5353      5351      5370      5441      5390      5583      5584      5749      5751         0         0         0         0 
dram[23]:      5673      5620      5366      5351      5356      5400      5419      5402      5618      5688      5744      5773         0         0         0         0 
dram[24]:      5705      5657      5354      5351      5353      5371      5375      5378      5702      5654      5758      5785         0         0         0         0 
dram[25]:      5691      5688      5373      5351      5354      5363      5380      5407      5685      5681      5768      5770         0         0         0         0 
dram[26]:      5678      5695      5351      5353      5394      5354      5405      5434      5661      5693      5794      5795         0         0         0         0 
dram[27]:      5680      5717      5356      5351      5354      5353      5405      5434      5666      5674      5715      5783         0         0         0         0 
dram[28]:      5686      5671      5351      5353      5354      5356      5431      5433      5605      5606      5794      5780         0         0         0         0 
dram[29]:      5681      5664      5353      5351      5356      5354      5429      5431      5632      5663      5782      5783         0         0         0         0 
dram[30]:      5673      5674      5354      5370      5365      5351      5404      5434      5608      5644      5748      5857         0         0         0         0 
dram[31]:      5739      5695      5351      5368      5356      5358      5407      5409      5628      5635      5737      5785         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 57.000000 53.000000 56.000000 53.000000 60.000000 53.000000 55.000000 52.000000 57.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 57.000000 52.000000 58.000000 53.000000 54.000000 53.000000 58.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 57.000000 54.000000 58.000000 52.000000 55.000000 59.000000 50.000000 51.000000 58.000000 37.000000 34.000000      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 57.000000 56.000000 52.000000 53.000000 57.000000 56.000000 55.000000 56.000000 56.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 55.000000 53.000000 53.000000 55.000000 57.000000 52.000000 58.000000 56.000000 53.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 52.000000 58.000000 53.000000 58.000000 51.000000 54.000000 54.000000 56.000000 55.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[6]: 55.000000 52.000000 57.000000 55.000000 56.000000 53.000000 56.000000 53.000000 53.000000 57.000000 36.000000 28.000000      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 55.000000 57.000000 51.000000 56.000000 54.000000 54.000000 56.000000 59.000000 49.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[8]: 59.000000 53.000000 57.000000 52.000000 54.000000 53.000000 56.000000 56.000000 56.000000 53.000000 37.000000 25.000000      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 53.000000 59.000000 54.000000 55.000000 54.000000 58.000000 49.000000 58.000000 54.000000 36.000000 25.000000      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 55.000000 52.000000 56.000000 55.000000 53.000000 51.000000 56.000000 57.000000 54.000000 32.000000 28.000000      -nan      -nan      -nan      -nan 
dram[11]: 56.000000 53.000000 52.000000 56.000000 60.000000 53.000000 55.000000 55.000000 55.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[12]: 55.000000 53.000000 57.000000 53.000000 53.000000 56.000000 55.000000 56.000000 55.000000 53.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000 54.000000 56.000000 52.000000 59.000000 56.000000 55.000000 54.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 61.000000 54.000000 54.000000 55.000000 55.000000 53.000000 57.000000 57.000000 56.000000 33.000000 30.000000      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 55.000000 54.000000 59.000000 57.000000 54.000000 54.000000 56.000000 50.000000 60.000000 35.000000 25.000000      -nan      -nan      -nan      -nan 
dram[16]: 58.000000 56.000000 54.000000 57.000000 52.000000 57.000000 57.000000 55.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
dram[17]: 54.000000 53.000000 53.000000 57.000000 56.000000 55.000000 50.000000 60.000000 54.000000 57.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[18]: 53.000000 54.000000 60.000000 51.000000 53.000000 56.000000 55.000000 55.000000 55.000000 54.000000 34.000000 36.000000      -nan      -nan      -nan      -nan 
dram[19]: 56.000000 58.000000 56.000000 53.000000 56.000000 52.000000 54.000000 54.000000 56.000000 54.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[20]: 55.000000 55.000000 54.000000 58.000000 51.000000 57.000000 57.000000 52.000000 51.000000 59.000000 36.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 58.000000 50.000000 53.000000 56.000000 55.000000 56.000000 55.000000 55.000000 55.000000 57.000000 38.000000 31.000000      -nan      -nan      -nan      -nan 
dram[22]: 50.000000 58.000000 54.000000 55.000000 58.000000 54.000000 56.000000 53.000000 56.000000 52.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 55.000000 54.000000 53.000000 58.000000 52.000000 58.000000 52.000000 58.000000 52.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[24]: 56.000000 53.000000 55.000000 54.000000 58.000000 50.000000 53.000000 55.000000 56.000000 58.000000 34.000000 33.000000      -nan      -nan      -nan      -nan 
dram[25]: 55.000000 55.000000 53.000000 55.000000 56.000000 56.000000 59.000000 53.000000 54.000000 53.000000 36.000000 36.000000      -nan      -nan      -nan      -nan 
dram[26]: 57.000000 53.000000 49.000000 59.000000 57.000000 54.000000 56.000000 53.000000 52.000000 57.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 53.000000 57.000000 56.000000 54.000000 54.000000 56.000000 54.000000 54.000000 57.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 56.000000 55.000000 56.000000 53.000000 58.000000 51.000000 51.000000 59.000000 59.000000 52.000000 32.000000 37.000000      -nan      -nan      -nan      -nan 
dram[29]: 49.000000 61.000000 57.000000 53.000000 52.000000 57.000000 56.000000 56.000000 56.000000 53.000000 31.000000 37.000000      -nan      -nan      -nan      -nan 
dram[30]: 56.000000 54.000000 56.000000 54.000000 51.000000 58.000000 52.000000 56.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[31]: 55.000000 53.000000 58.000000 53.000000 54.000000 57.000000 53.000000 56.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
average row locality = 19688/384 = 51.270832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        57        53        56        53        60        53        55        52        57        32        36         0         0         0         0 
dram[1]:        55        57        52        58        53        54        53        58        53        56        33        34         0         0         0         0 
dram[2]:        53        57        54        58        52        55        59        50        51        58        37        34         0         0         0         0 
dram[3]:        52        57        56        52        53        57        56        55        56        56        32        36         0         0         0         0 
dram[4]:        55        55        53        53        55        57        52        58        56        53        35        33         0         0         0         0 
dram[5]:        60        52        58        53        58        51        54        54        56        55        36        32         0         0         0         0 
dram[6]:        55        52        57        55        56        53        56        53        53        57        36        28         0         0         0         0 
dram[7]:        54        55        57        51        56        54        54        56        59        49        33        34         0         0         0         0 
dram[8]:        59        53        57        52        54        53        56        56        56        53        37        25         0         0         0         0 
dram[9]:        56        53        59        54        55        54        58        49        58        54        36        25         0         0         0         0 
dram[10]:        56        55        52        56        55        53        51        56        57        54        32        28         0         0         0         0 
dram[11]:        56        53        52        56        60        53        55        55        55        54        35        28         0         0         0         0 
dram[12]:        55        53        57        53        53        56        55        56        55        53        35        28         0         0         0         0 
dram[13]:        53        54        54        56        52        59        56        55        54        54        35        28         0         0         0         0 
dram[14]:        53        61        54        54        55        55        53        57        57        56        33        30         0         0         0         0 
dram[15]:        54        55        54        59        57        54        54        56        50        60        35        25         0         0         0         0 
dram[16]:        58        56        54        57        52        57        57        55        53        54        35        34         0         0         0         0 
dram[17]:        54        53        53        57        56        55        50        60        54        57        35        32         0         0         0         0 
dram[18]:        53        54        60        51        53        56        55        55        55        54        34        36         0         0         0         0 
dram[19]:        56        58        56        53        56        52        54        54        56        54        34        35         0         0         0         0 
dram[20]:        55        55        54        58        51        57        57        52        51        59        36        33         0         0         0         0 
dram[21]:        58        50        53        56        55        56        55        55        55        57        38        31         0         0         0         0 
dram[22]:        50        58        54        55        58        54        56        53        56        52        34        35         0         0         0         0 
dram[23]:        55        55        54        53        58        52        58        52        58        52        33        34         0         0         0         0 
dram[24]:        56        53        55        54        58        50        53        55        56        58        34        33         0         0         0         0 
dram[25]:        55        55        53        55        56        56        59        53        54        53        36        36         0         0         0         0 
dram[26]:        57        53        49        59        57        54        56        53        52        57        34        35         0         0         0         0 
dram[27]:        56        53        57        56        54        54        56        54        54        57        36        32         0         0         0         0 
dram[28]:        56        55        56        53        58        51        51        59        59        52        32        37         0         0         0         0 
dram[29]:        49        61        57        53        52        57        56        56        56        53        31        37         0         0         0         0 
dram[30]:        56        54        56        54        51        58        52        56        53        56        33        34         0         0         0         0 
dram[31]:        55        53        58        53        54        57        53        56        53        54        35        34         0         0         0         0 
total dram reads = 19688
min_bank_accesses = 0!
chip skew: 622/605 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1036      1107      1166      1072       752       841       831       913      1091      1095      1408      1430    none      none      none      none  
dram[1]:       1063      1101      1160      1091       810       799       818       917      1088      1118      1358      1314    none      none      none      none  
dram[2]:       1115      1111      1149      1141       778       844       864       881      1043      1079      1347      1375    none      none      none      none  
dram[3]:       1118      1075      1136      1102       751       824       847       911      1053      1102      1389      1438    none      none      none      none  
dram[4]:       1066      1144      1169      1097       784       813       845       941      1058      1101      1325      1381    none      none      none      none  
dram[5]:       1124      1095      1172      1073       790       796       869       941      1095      1095      1322      1362    none      none      none      none  
dram[6]:       1076      1084      1167      1108       765       788       888       931      1083      1122      1338      1436    none      none      none      none  
dram[7]:       1066      1087      1124      1111       808       788       879       908      1120      1097      1316      1385    none      none      none      none  
dram[8]:       1062      1079      1174      1113       807       753       868       920      1060      1123      1282      1632    none      none      none      none  
dram[9]:       1030      1132      1182      1076       789       795       913       896      1108      1131      1326      1572    none      none      none      none  
dram[10]:       1026      1077      1169      1084       806       806       841       906      1095      1070      1349      1505    none      none      none      none  
dram[11]:       1029      1092      1151      1125       808       776       834       914      1070      1075      1411      1529    none      none      none      none  
dram[12]:       1084      1092      1113      1107       780       835       871       887      1092      1099      1374      1561    none      none      none      none  
dram[13]:       1092      1070      1136      1106       755       827       886       903      1069      1121      1353      1566    none      none      none      none  
dram[14]:       1067      1089      1125      1123       812       802       858       930      1041      1111      1365      1544    none      none      none      none  
dram[15]:       1067      1067      1169      1026       762       829       852       955      1044      1153      1396      1571    none      none      none      none  
dram[16]:       1076      1117      1074      1127       802       799       891       961      1078      1069      1353      1471    none      none      none      none  
dram[17]:       1065      1085      1078      1131       805       827       855       940      1125      1070      1350      1464    none      none      none      none  
dram[18]:       1090      1090      1084      1129       789       798       893       952      1052      1087      1365      1448    none      none      none      none  
dram[19]:       1062      1088      1084      1116       817       794       850       906      1096      1073      1371      1392    none      none      none      none  
dram[20]:       1097      1096      1116      1086       782       843       853       901      1065      1133      1371      1453    none      none      none      none  
dram[21]:       1089      1075      1089      1124       789       810       871       874      1068      1098      1351      1475    none      none      none      none  
dram[22]:       1050      1097      1067      1108       812       792       859       913      1104      1095      1391      1389    none      none      none      none  
dram[23]:       1029      1063      1051      1122       788       834       918       887      1086      1095      1410      1451    none      none      none      none  
dram[24]:       1086      1038      1104      1148       804       789       859       906      1104      1133      1383      1434    none      none      none      none  
dram[25]:       1098      1050      1107      1184       802       806       885       884      1111      1123      1401      1443    none      none      none      none  
dram[26]:       1077      1074      1056      1192       816       803       864       893      1092      1127      1355      1428    none      none      none      none  
dram[27]:       1057      1126      1111      1118       793       823       870       892      1077      1116      1332      1451    none      none      none      none  
dram[28]:       1060      1070      1040      1128       822       801       831       938      1110      1066      1404      1470    none      none      none      none  
dram[29]:       1052      1118      1053      1082       786       826       843       929      1054      1086      1394      1416    none      none      none      none  
dram[30]:       1081      1087      1062      1088       786       818       852       915      1064      1104      1397      1470    none      none      none      none  
dram[31]:       1100      1094      1045      1106       785       816       844       912      1079      1086      1342      1427    none      none      none      none  
maximum mf latency per bank:
dram[0]:       1050      1153      1073      1135       987       980      1024      1016      1074      1081      1056      1082       190         0         0         0
dram[1]:       1017      1101      1109      1157      1034       998      1056      1084      1035      1108      1023      1025       189       188         0         0
dram[2]:       1099      1009      1142      1169      1113      1071      1152       969      1035      1111      1043      1063       189       188         0         0
dram[3]:       1020      1140      1128      1174       945       988      1030      1070       967      1178      1003      1036       189       188         0         0
dram[4]:       1062      1129      1110      1200      1031      1212      1041       989       978      1066      1024       951       189         0         0         0
dram[5]:       1056      1023      1181      1080      1048      1007      1044      1074      1112      1111       988      1121       189         0         0         0
dram[6]:       1054       984      1151      1101      1066      1124      1032       969      1038      1091       998      1124       188         0         0         0
dram[7]:       1049      1020      1097      1133      1052       964      1049       971      1175      1019       915      1147       189         0         0         0
dram[8]:       1053      1011      1081      1084      1039      1006      1055       985      1066      1070       996      1014       190         0         0         0
dram[9]:       1063      1022      1207      1064      1004       961      1119       898      1113      1052      1016       985       188         0         0         0
dram[10]:       1005      1012      1185      1107       998      1079      1011      1091      1030      1033      1008       993       189         0         0         0
dram[11]:        949      1005      1094      1183      1066       950      1035      1092      1101      1052      1060      1004       189         0         0         0
dram[12]:       1076      1179      1069      1221       959      1098      1029       963      1032      1078      1034       980       190         0         0         0
dram[13]:       1081      1095      1075      1155      1005      1051      1110      1053      1097      1094       930      1041       190         0         0         0
dram[14]:       1128      1157      1055      1224      1021      1035      1055      1105      1002      1060      1021      1024       189         0         0         0
dram[15]:       1087      1062      1095      1070      1004      1086      1013      1123      1026      1125      1012      1033       188         0         0         0
dram[16]:       1021      1142      1149      1161      1035      1048      1032      1086      1159      1039      1020      1088       188         0         0         0
dram[17]:        969      1115      1100      1179      1002      1101       950      1032      1143       959       975      1029       188         0         0         0
dram[18]:       1066      1097      1094      1163       993       957      1085      1012      1022      1056       966      1087       189         0         0         0
dram[19]:       1087       994      1130      1125      1119       968      1021      1036      1081      1093      1053      1010       189         0         0         0
dram[20]:       1124      1114      1166      1156      1060      1042      1121      1091      1078      1074      1024      1037       189         0         0         0
dram[21]:       1048      1101      1053      1178      1125      1087      1072      1060      1015      1054      1099      1096       189         0         0         0
dram[22]:        998      1102      1047      1116      1026      1125       968      1037      1085      1086      1049       994       188         0         0         0
dram[23]:        976       987      1061      1190      1039      1046      1089       944      1054      1050      1001      1100       188         0         0         0
dram[24]:       1063      1027      1112      1200      1023      1049      1047      1050      1051      1132      1067      1015       188         0         0         0
dram[25]:       1052       998      1088      1236      1082       991      1053      1087      1066      1131      1050      1043       189         0         0         0
dram[26]:       1030      1013      1029      1222      1065      1012      1029       983      1043      1047      1090      1068       189         0         0         0
dram[27]:       1066      1057      1110      1191      1005      1076      1019      1034       951      1044       976      1032       188         0         0         0
dram[28]:       1066      1053      1077      1189      1068      1088      1044      1088      1060      1018      1005      1108       188         0         0         0
dram[29]:       1030      1021      1047      1208       899      1064      1093      1002      1017      1016       995      1085       188         0         0         0
dram[30]:       1083      1138      1103      1154      1030      1018       996      1038      1148      1063      1031      1104       189         0         0         0
dram[31]:       1059      1064      1085      1182      1129      1020      1028      1108      1062      1042      1095      1073       188         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8439 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06799
n_activity=656 dram_eff=0.939
bk0: 52a 8950i bk1: 57a 8901i bk2: 53a 8949i bk3: 56a 8908i bk4: 53a 9012i bk5: 60a 8988i bk6: 53a 8981i bk7: 55a 8899i bk8: 52a 8959i bk9: 57a 8920i bk10: 32a 8944i bk11: 36a 8897i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.149068
Bank_Level_Parallism_Col = 3.138629
Bank_Level_Parallism_Ready = 2.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.588785 

BW Util details:
bwutil = 0.067991 
total_CMD = 9060 
util_bw = 616 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8416 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8439 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067991 
Either_Row_CoL_Bus_Util = 0.068543 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011272 
queue_avg = 1.200773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.20077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8439 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06799
n_activity=649 dram_eff=0.9492
bk0: 55a 8954i bk1: 57a 8921i bk2: 52a 8978i bk3: 58a 8919i bk4: 53a 8977i bk5: 54a 8985i bk6: 53a 8978i bk7: 58a 8937i bk8: 53a 8934i bk9: 56a 8904i bk10: 33a 8964i bk11: 34a 8935i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.061224
Bank_Level_Parallism_Col = 3.045598
Bank_Level_Parallism_Ready = 2.168831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.712264 

BW Util details:
bwutil = 0.067991 
total_CMD = 9060 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8423 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8439 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067991 
Either_Row_CoL_Bus_Util = 0.068543 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011272 
queue_avg = 1.081898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.0819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8439 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=654 dram_eff=0.945
bk0: 53a 8922i bk1: 57a 8882i bk2: 54a 8947i bk3: 58a 8934i bk4: 52a 8994i bk5: 55a 8954i bk6: 59a 8929i bk7: 50a 8980i bk8: 51a 8937i bk9: 58a 8887i bk10: 37a 8929i bk11: 34a 8875i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.376947
Bank_Level_Parallism_Col = 3.351014
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.720749 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8418 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8439 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068543 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.014493 
queue_avg = 1.032340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.03234
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=653 dram_eff=0.9464
bk0: 52a 8948i bk1: 57a 8948i bk2: 56a 8934i bk3: 52a 8909i bk4: 53a 8977i bk5: 57a 8945i bk6: 56a 8969i bk7: 55a 8942i bk8: 56a 8949i bk9: 56a 8898i bk10: 32a 8930i bk11: 36a 8872i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.302652
Bank_Level_Parallism_Col = 3.270313
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.756250 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 8419 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011236 
queue_avg = 1.099227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.09923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8441 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06788
n_activity=646 dram_eff=0.952
bk0: 55a 8974i bk1: 55a 8969i bk2: 53a 8966i bk3: 53a 8918i bk4: 55a 8976i bk5: 57a 8957i bk6: 52a 8991i bk7: 58a 8918i bk8: 56a 8991i bk9: 53a 8943i bk10: 35a 8974i bk11: 33a 8932i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.880126
Bank_Level_Parallism_Col = 2.859400
Bank_Level_Parallism_Ready = 1.986992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.488152 

BW Util details:
bwutil = 0.067881 
total_CMD = 9060 
util_bw = 615 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8426 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8441 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067881 
Either_Row_CoL_Bus_Util = 0.068322 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012924 
queue_avg = 0.991501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.991501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06832
n_activity=651 dram_eff=0.9508
bk0: 60a 8942i bk1: 52a 8934i bk2: 58a 8950i bk3: 53a 8934i bk4: 58a 8946i bk5: 51a 8979i bk6: 54a 8978i bk7: 54a 8939i bk8: 56a 8926i bk9: 55a 8977i bk10: 36a 8950i bk11: 32a 8894i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.114241
Bank_Level_Parallism_Col = 3.086207
Bank_Level_Parallism_Ready = 2.190630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.721003 

BW Util details:
bwutil = 0.068322 
total_CMD = 9060 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068322 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012841 
queue_avg = 1.006843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8444 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06744
n_activity=644 dram_eff=0.9488
bk0: 55a 8978i bk1: 52a 8938i bk2: 57a 8975i bk3: 55a 8935i bk4: 56a 8983i bk5: 53a 8998i bk6: 56a 8966i bk7: 53a 8946i bk8: 53a 8965i bk9: 57a 8935i bk10: 36a 8952i bk11: 28a 8931i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.893987
Bank_Level_Parallism_Col = 2.851030
Bank_Level_Parallism_Ready = 1.955810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.505547 

BW Util details:
bwutil = 0.067439 
total_CMD = 9060 
util_bw = 611 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8428 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8444 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067439 
Either_Row_CoL_Bus_Util = 0.067991 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011364 
queue_avg = 1.149890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.14989
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8444 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06755
n_activity=643 dram_eff=0.9518
bk0: 54a 8956i bk1: 55a 8943i bk2: 57a 8975i bk3: 51a 8953i bk4: 56a 8961i bk5: 54a 8984i bk6: 54a 8964i bk7: 56a 8910i bk8: 59a 8907i bk9: 49a 8927i bk10: 33a 9007i bk11: 34a 8950i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.003170
Bank_Level_Parallism_Col = 2.965079
Bank_Level_Parallism_Ready = 2.045752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614286 

BW Util details:
bwutil = 0.067550 
total_CMD = 9060 
util_bw = 612 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 8429 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8444 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067550 
Either_Row_CoL_Bus_Util = 0.067991 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012987 
queue_avg = 1.049559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.04956
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8445 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06744
n_activity=649 dram_eff=0.9414
bk0: 59a 8996i bk1: 53a 8927i bk2: 57a 8956i bk3: 52a 8934i bk4: 54a 8985i bk5: 53a 8984i bk6: 56a 8979i bk7: 56a 8950i bk8: 56a 8918i bk9: 53a 8958i bk10: 37a 8960i bk11: 25a 8943i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.890110
Bank_Level_Parallism_Col = 2.860063
Bank_Level_Parallism_Ready = 2.008183
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.522012 

BW Util details:
bwutil = 0.067439 
total_CMD = 9060 
util_bw = 611 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8423 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8445 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067439 
Either_Row_CoL_Bus_Util = 0.067881 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.013008 
queue_avg = 1.247130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.24713
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8446 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06744
n_activity=647 dram_eff=0.9444
bk0: 56a 8962i bk1: 53a 8913i bk2: 59a 8938i bk3: 54a 8936i bk4: 55a 9006i bk5: 54a 8982i bk6: 58a 8958i bk7: 49a 8947i bk8: 58a 8932i bk9: 54a 8916i bk10: 36a 8894i bk11: 25a 8954i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138583
Bank_Level_Parallism_Col = 3.115142
Bank_Level_Parallism_Ready = 2.196399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.619874 

BW Util details:
bwutil = 0.067439 
total_CMD = 9060 
util_bw = 611 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8425 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8446 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067439 
Either_Row_CoL_Bus_Util = 0.067770 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.014658 
queue_avg = 1.244150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.24415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8450 n_act=12 n_pre=0 n_ref_event=0 n_req=605 n_rd=605 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06678
n_activity=638 dram_eff=0.9483
bk0: 56a 8961i bk1: 55a 8945i bk2: 52a 8971i bk3: 56a 8935i bk4: 55a 8998i bk5: 53a 8971i bk6: 51a 9002i bk7: 56a 8909i bk8: 57a 8917i bk9: 54a 8939i bk10: 32a 8972i bk11: 28a 8935i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980165
Row_Buffer_Locality_read = 0.980165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.987221
Bank_Level_Parallism_Col = 2.968000
Bank_Level_Parallism_Ready = 2.061157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.564800 

BW Util details:
bwutil = 0.066777 
total_CMD = 9060 
util_bw = 605 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8434 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8450 
Read = 605 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 605 
total_req = 605 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 605 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.066777 
Either_Row_CoL_Bus_Util = 0.067329 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011475 
queue_avg = 1.057726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.05773
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8442 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06755
n_activity=651 dram_eff=0.9401
bk0: 56a 8926i bk1: 53a 8915i bk2: 52a 8941i bk3: 56a 8911i bk4: 60a 8928i bk5: 53a 8965i bk6: 55a 8967i bk7: 55a 8915i bk8: 55a 8897i bk9: 54a 8899i bk10: 35a 8894i bk11: 28a 8877i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.594679
Bank_Level_Parallism_Col = 3.570533
Bank_Level_Parallism_Ready = 2.583333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.993730 

BW Util details:
bwutil = 0.067550 
total_CMD = 9060 
util_bw = 612 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8421 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8442 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067550 
Either_Row_CoL_Bus_Util = 0.068212 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.009709 
queue_avg = 1.094592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.09459
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8447 n_act=12 n_pre=0 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06722
n_activity=646 dram_eff=0.9427
bk0: 55a 8930i bk1: 53a 8898i bk2: 57a 8915i bk3: 53a 8887i bk4: 53a 8978i bk5: 56a 8971i bk6: 55a 8983i bk7: 56a 8923i bk8: 55a 8935i bk9: 53a 8929i bk10: 35a 8907i bk11: 28a 8878i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980296
Row_Buffer_Locality_read = 0.980296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.462145
Bank_Level_Parallism_Col = 3.442338
Bank_Level_Parallism_Ready = 2.500821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.914692 

BW Util details:
bwutil = 0.067219 
total_CMD = 9060 
util_bw = 609 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8426 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8447 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 609 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067219 
Either_Row_CoL_Bus_Util = 0.067660 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.013051 
queue_avg = 1.108278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.10828
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8448 n_act=12 n_pre=0 n_ref_event=0 n_req=610 n_rd=610 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06733
n_activity=646 dram_eff=0.9443
bk0: 53a 8940i bk1: 54a 8947i bk2: 54a 8950i bk3: 56a 8896i bk4: 52a 8985i bk5: 59a 8990i bk6: 56a 8980i bk7: 55a 8941i bk8: 54a 8948i bk9: 54a 8916i bk10: 35a 8950i bk11: 28a 8869i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980328
Row_Buffer_Locality_read = 0.980328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.182965
Bank_Level_Parallism_Col = 3.167457
Bank_Level_Parallism_Ready = 2.242623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707741 

BW Util details:
bwutil = 0.067329 
total_CMD = 9060 
util_bw = 610 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8426 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8448 
Read = 610 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 610 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 610 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067329 
Either_Row_CoL_Bus_Util = 0.067550 
Issued_on_Two_Bus_Simul_Util = 0.001104 
issued_two_Eff = 0.016340 
queue_avg = 1.176932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.17693
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8438 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=658 dram_eff=0.9392
bk0: 53a 8947i bk1: 61a 8929i bk2: 54a 8928i bk3: 54a 8890i bk4: 55a 8951i bk5: 55a 8948i bk6: 53a 8997i bk7: 57a 8958i bk8: 57a 8920i bk9: 56a 8920i bk10: 33a 8950i bk11: 30a 8886i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.272446
Bank_Level_Parallism_Col = 3.251163
Bank_Level_Parallism_Ready = 2.347896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.784496 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8414 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8438 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068653 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012862 
queue_avg = 1.154857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.15486
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8441 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06766
n_activity=653 dram_eff=0.9387
bk0: 54a 8967i bk1: 55a 8901i bk2: 54a 8954i bk3: 59a 8917i bk4: 57a 8995i bk5: 54a 8965i bk6: 54a 8988i bk7: 56a 8928i bk8: 50a 8932i bk9: 60a 8904i bk10: 35a 8890i bk11: 25a 8913i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.243370
Bank_Level_Parallism_Col = 3.210938
Bank_Level_Parallism_Ready = 2.296901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707813 

BW Util details:
bwutil = 0.067660 
total_CMD = 9060 
util_bw = 613 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8419 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8441 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067660 
Either_Row_CoL_Bus_Util = 0.068322 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.009693 
queue_avg = 1.210375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.21038
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8433 n_act=12 n_pre=0 n_ref_event=0 n_req=622 n_rd=622 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06865
n_activity=661 dram_eff=0.941
bk0: 58a 8952i bk1: 56a 8954i bk2: 54a 8985i bk3: 57a 8918i bk4: 52a 9005i bk5: 57a 8972i bk6: 57a 8968i bk7: 55a 8961i bk8: 53a 8934i bk9: 54a 8943i bk10: 35a 8940i bk11: 34a 8889i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.959938
Bank_Level_Parallism_Col = 2.933642
Bank_Level_Parallism_Ready = 2.078778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.538580 

BW Util details:
bwutil = 0.068653 
total_CMD = 9060 
util_bw = 622 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 8411 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8433 
Read = 622 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 622 
total_req = 622 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 622 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068653 
Either_Row_CoL_Bus_Util = 0.069205 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011164 
queue_avg = 1.099227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.09923
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8439 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06799
n_activity=654 dram_eff=0.9419
bk0: 54a 8979i bk1: 53a 8946i bk2: 53a 8971i bk3: 57a 8903i bk4: 56a 8970i bk5: 55a 8942i bk6: 50a 8962i bk7: 60a 8923i bk8: 54a 8927i bk9: 57a 8892i bk10: 35a 8921i bk11: 32a 8888i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.289720
Bank_Level_Parallism_Col = 3.254290
Bank_Level_Parallism_Ready = 2.396104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.800312 

BW Util details:
bwutil = 0.067991 
total_CMD = 9060 
util_bw = 616 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8418 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8439 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067991 
Either_Row_CoL_Bus_Util = 0.068543 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011272 
queue_avg = 1.118764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.11876
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8440 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06799
n_activity=649 dram_eff=0.9492
bk0: 53a 8957i bk1: 54a 8935i bk2: 60a 8955i bk3: 51a 8888i bk4: 53a 8957i bk5: 56a 8962i bk6: 55a 8935i bk7: 55a 8886i bk8: 55a 8904i bk9: 54a 8941i bk10: 34a 8945i bk11: 36a 8823i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.529042
Bank_Level_Parallism_Col = 3.501572
Bank_Level_Parallism_Ready = 2.503247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.893082 

BW Util details:
bwutil = 0.067991 
total_CMD = 9060 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 8423 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8440 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067991 
Either_Row_CoL_Bus_Util = 0.068433 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012903 
queue_avg = 1.086645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.08664
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8439 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=654 dram_eff=0.945
bk0: 56a 8960i bk1: 58a 8891i bk2: 56a 8924i bk3: 53a 8888i bk4: 56a 8974i bk5: 52a 8960i bk6: 54a 8971i bk7: 54a 8926i bk8: 56a 8894i bk9: 54a 8915i bk10: 34a 8974i bk11: 35a 8865i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.420561
Bank_Level_Parallism_Col = 3.400936
Bank_Level_Parallism_Ready = 2.448220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.833073 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 8418 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8439 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068543 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.014493 
queue_avg = 1.047241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.04724
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=653 dram_eff=0.9464
bk0: 55a 8961i bk1: 55a 8941i bk2: 54a 8981i bk3: 58a 8920i bk4: 51a 8985i bk5: 57a 8932i bk6: 57a 8948i bk7: 52a 8939i bk8: 51a 8973i bk9: 59a 8953i bk10: 36a 8966i bk11: 33a 8885i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.048362
Bank_Level_Parallism_Col = 3.015625
Bank_Level_Parallism_Ready = 2.142395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.606250 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 8419 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011236 
queue_avg = 0.974945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.974945
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8438 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06832
n_activity=649 dram_eff=0.9538
bk0: 58a 8954i bk1: 50a 8948i bk2: 53a 8987i bk3: 56a 8906i bk4: 55a 8967i bk5: 56a 8983i bk6: 55a 8979i bk7: 55a 8954i bk8: 55a 8933i bk9: 57a 8959i bk10: 38a 8978i bk11: 31a 8905i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.960753
Bank_Level_Parallism_Col = 2.932390
Bank_Level_Parallism_Ready = 2.088853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.567610 

BW Util details:
bwutil = 0.068322 
total_CMD = 9060 
util_bw = 619 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8423 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8438 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068322 
Either_Row_CoL_Bus_Util = 0.068653 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.014469 
queue_avg = 0.993267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.993267
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8441 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06788
n_activity=645 dram_eff=0.9535
bk0: 50a 8951i bk1: 58a 8970i bk2: 54a 8985i bk3: 55a 8940i bk4: 58a 8990i bk5: 54a 8986i bk6: 56a 8972i bk7: 53a 8894i bk8: 56a 8929i bk9: 52a 8931i bk10: 34a 8957i bk11: 35a 8867i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.101106
Bank_Level_Parallism_Col = 3.077532
Bank_Level_Parallism_Ready = 2.204878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.683544 

BW Util details:
bwutil = 0.067881 
total_CMD = 9060 
util_bw = 615 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 8427 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8441 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067881 
Either_Row_CoL_Bus_Util = 0.068322 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012924 
queue_avg = 0.956071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.956071
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8443 n_act=12 n_pre=0 n_ref_event=0 n_req=614 n_rd=614 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06777
n_activity=654 dram_eff=0.9388
bk0: 55a 8888i bk1: 55a 8940i bk2: 54a 8970i bk3: 53a 8896i bk4: 58a 8975i bk5: 52a 8950i bk6: 58a 8915i bk7: 52a 8896i bk8: 58a 8937i bk9: 52a 8929i bk10: 33a 8925i bk11: 34a 8848i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.980456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.528037
Bank_Level_Parallism_Col = 3.508580
Bank_Level_Parallism_Ready = 2.532573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.862715 

BW Util details:
bwutil = 0.067770 
total_CMD = 9060 
util_bw = 614 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 8418 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8443 
Read = 614 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 614 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 614 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067770 
Either_Row_CoL_Bus_Util = 0.068102 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.014587 
queue_avg = 1.194371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.19437
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8440 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06788
n_activity=647 dram_eff=0.9505
bk0: 56a 8928i bk1: 53a 8922i bk2: 55a 8975i bk3: 54a 8938i bk4: 58a 8986i bk5: 50a 8976i bk6: 53a 8945i bk7: 55a 8912i bk8: 56a 8943i bk9: 58a 8889i bk10: 34a 8969i bk11: 33a 8909i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.217323
Bank_Level_Parallism_Col = 3.186120
Bank_Level_Parallism_Ready = 2.269919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.774448 

BW Util details:
bwutil = 0.067881 
total_CMD = 9060 
util_bw = 615 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8425 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8440 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067881 
Either_Row_CoL_Bus_Util = 0.068433 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011290 
queue_avg = 1.071413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.07141
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8433 n_act=12 n_pre=0 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06854
n_activity=662 dram_eff=0.9381
bk0: 55a 8900i bk1: 55a 8945i bk2: 53a 8983i bk3: 55a 8939i bk4: 56a 8974i bk5: 56a 8979i bk6: 59a 8938i bk7: 53a 8942i bk8: 54a 8931i bk9: 53a 8930i bk10: 36a 8961i bk11: 36a 8885i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980676
Row_Buffer_Locality_read = 0.980676
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.129231
Bank_Level_Parallism_Col = 3.101695
Bank_Level_Parallism_Ready = 2.202899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.570108 

BW Util details:
bwutil = 0.068543 
total_CMD = 9060 
util_bw = 621 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 8410 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8433 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 621 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068543 
Either_Row_CoL_Bus_Util = 0.069205 
Issued_on_Two_Bus_Simul_Util = 0.000662 
issued_two_Eff = 0.009569 
queue_avg = 1.080022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.08002
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8440 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06799
n_activity=667 dram_eff=0.9235
bk0: 57a 8945i bk1: 53a 8952i bk2: 49a 8981i bk3: 59a 8931i bk4: 57a 8982i bk5: 54a 8986i bk6: 56a 8972i bk7: 53a 8959i bk8: 52a 8979i bk9: 57a 8912i bk10: 34a 8975i bk11: 35a 8917i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.816794
Bank_Level_Parallism_Col = 2.787462
Bank_Level_Parallism_Ready = 1.993507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.446483 

BW Util details:
bwutil = 0.067991 
total_CMD = 9060 
util_bw = 616 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 8405 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8440 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067991 
Either_Row_CoL_Bus_Util = 0.068433 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012903 
queue_avg = 1.272848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.27285
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06832
n_activity=651 dram_eff=0.9508
bk0: 56a 8938i bk1: 53a 8934i bk2: 57a 8937i bk3: 56a 8929i bk4: 54a 8993i bk5: 54a 8968i bk6: 56a 8973i bk7: 54a 8945i bk8: 54a 8960i bk9: 57a 8929i bk10: 36a 8936i bk11: 32a 8865i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.179969
Bank_Level_Parallism_Col = 3.144201
Bank_Level_Parallism_Ready = 2.271405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.750784 

BW Util details:
bwutil = 0.068322 
total_CMD = 9060 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8421 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068322 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012841 
queue_avg = 0.947682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.947682
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06832
n_activity=657 dram_eff=0.9422
bk0: 56a 8954i bk1: 55a 8963i bk2: 56a 8958i bk3: 53a 8913i bk4: 58a 8954i bk5: 51a 8966i bk6: 51a 8973i bk7: 59a 8932i bk8: 59a 8929i bk9: 52a 8944i bk10: 32a 8965i bk11: 37a 8856i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.150388
Bank_Level_Parallism_Col = 3.111801
Bank_Level_Parallism_Ready = 2.234249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614907 

BW Util details:
bwutil = 0.068322 
total_CMD = 9060 
util_bw = 619 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 8415 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068322 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012841 
queue_avg = 1.069978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.06998
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8437 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06821
n_activity=650 dram_eff=0.9508
bk0: 49a 8942i bk1: 61a 8940i bk2: 57a 8916i bk3: 53a 8914i bk4: 52a 8990i bk5: 57a 8949i bk6: 56a 8973i bk7: 56a 8887i bk8: 56a 8955i bk9: 53a 8922i bk10: 31a 8942i bk11: 37a 8821i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427900
Bank_Level_Parallism_Col = 3.386185
Bank_Level_Parallism_Ready = 2.436893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.753532 

BW Util details:
bwutil = 0.068212 
total_CMD = 9060 
util_bw = 618 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 8422 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8437 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.068212 
Either_Row_CoL_Bus_Util = 0.068764 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011236 
queue_avg = 1.033554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.03355
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8443 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06766
n_activity=647 dram_eff=0.9474
bk0: 56a 8952i bk1: 54a 8944i bk2: 56a 8978i bk3: 54a 8917i bk4: 51a 8988i bk5: 58a 8996i bk6: 52a 8958i bk7: 56a 8916i bk8: 53a 8996i bk9: 56a 8899i bk10: 33a 8951i bk11: 34a 8876i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.089764
Bank_Level_Parallism_Col = 3.070978
Bank_Level_Parallism_Ready = 2.218597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.695584 

BW Util details:
bwutil = 0.067660 
total_CMD = 9060 
util_bw = 613 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 8425 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8443 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067660 
Either_Row_CoL_Bus_Util = 0.068102 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.012966 
queue_avg = 1.058830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.05883
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9060 n_nop=8440 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06788
n_activity=652 dram_eff=0.9433
bk0: 55a 8972i bk1: 53a 8940i bk2: 58a 8964i bk3: 53a 8925i bk4: 54a 8998i bk5: 57a 8977i bk6: 53a 8967i bk7: 56a 8943i bk8: 53a 8964i bk9: 54a 8909i bk10: 35a 8981i bk11: 34a 8922i bk12: 0a 9060i bk13: 0a 9060i bk14: 0a 9060i bk15: 0a 9060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.926563
Bank_Level_Parallism_Col = 2.902973
Bank_Level_Parallism_Ready = 2.107317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.589984 

BW Util details:
bwutil = 0.067881 
total_CMD = 9060 
util_bw = 615 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 8420 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9060 
n_nop = 8440 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.067881 
Either_Row_CoL_Bus_Util = 0.068433 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.011290 
queue_avg = 1.008720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 668, Miss = 334, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 676, Miss = 338, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 664, Miss = 332, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 686, Miss = 343, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 648, Miss = 324, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 716, Miss = 358, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 724, Miss = 362, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 640, Miss = 320, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 682, Miss = 341, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 660, Miss = 330, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 650, Miss = 325, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 700, Miss = 350, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 664, Miss = 332, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 670, Miss = 335, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 642, Miss = 321, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 694, Miss = 347, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 654, Miss = 327, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 696, Miss = 348, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 672, Miss = 336, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 706, Miss = 353, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 622, Miss = 311, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 730, Miss = 365, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 646, Miss = 323, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 700, Miss = 350, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 686, Miss = 343, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 662, Miss = 331, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 684, Miss = 342, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 680, Miss = 340, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 674, Miss = 337, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 680, Miss = 340, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 658, Miss = 329, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 686, Miss = 343, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 650, Miss = 325, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 694, Miss = 347, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 694, Miss = 347, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 654, Miss = 327, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 674, Miss = 337, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 674, Miss = 337, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 644, Miss = 322, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 706, Miss = 353, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 650, Miss = 325, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 692, Miss = 346, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 668, Miss = 334, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 672, Miss = 336, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 664, Miss = 332, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 664, Miss = 332, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 690, Miss = 345, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 666, Miss = 333, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 650, Miss = 325, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 700, Miss = 350, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 660, Miss = 330, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 690, Miss = 345, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 666, Miss = 333, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 682, Miss = 341, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 668, Miss = 334, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 670, Miss = 335, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 666, Miss = 333, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 676, Miss = 338, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 43126
L2_total_cache_misses = 21563
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=43126
icnt_total_pkts_simt_to_mem=43126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43126
Req_Network_cycles = 15424
Req_Network_injected_packets_per_cycle =       2.7960 
Req_Network_conflicts_per_cycle =       2.1068
Req_Network_conflicts_per_cycle_util =      13.5002
Req_Bank_Level_Parallism =      17.9169
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2526
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2375

Reply_Network_injected_packets_num = 43126
Reply_Network_cycles = 15424
Reply_Network_injected_packets_per_cycle =        2.7960
Reply_Network_conflicts_per_cycle =        0.9222
Reply_Network_conflicts_per_cycle_util =       4.8217
Reply_Bank_Level_Parallism =      14.6190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0702
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0350
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 305261 (inst/sec)
gpgpu_simulation_rate = 1402 (cycle/sec)
gpgpu_silicon_slowdown = 1032097x
launching memcpy command : MemcpyHtoD,0x00007f7f4b700000,735000
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3.traceg
-kernel name = _Z6euclidPcffPfiii
-kernel id = 3
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6euclidPcffPfiii uid: 3
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 7434
gpu_sim_insn = 1677940
gpu_sim_insn_fp = 1779173
gpu_bytes_leidos = 540000
gpu_bytes_leidos_Desde_MemFetch = 2070048
gpu_arithmetic_intensity = 3.29476481481481
gpu_gflops = 346.309299
gpu_ipc =     225.7116
gpu_tot_sim_cycle = 22858
gpu_tot_sim_insn = 5035811
gpu_tot_ipc =     220.3085
gpu_tot_issued_cta = 2814
gpu_occupancy = 16.4743% 
gpu_tot_occupancy = 16.6979% 
max_total_param_size = 0
gpu_stall_dramfull = 18706
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9006
partiton_level_parallism_total  =       2.8300
partiton_level_parallism_util =      16.8857
partiton_level_parallism_util_total  =      17.1135
L2_BW  =     134.3090 GB/Sec
L2_BW_total  =     131.0421 GB/Sec
gpu_total_sim_rate=314738

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 3399, Reservation_fails = 462
	L1D_cache_core[1]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 3383, Reservation_fails = 423
	L1D_cache_core[2]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 3218, Reservation_fails = 412
	L1D_cache_core[3]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 3221, Reservation_fails = 488
	L1D_cache_core[4]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 3182, Reservation_fails = 454
	L1D_cache_core[5]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 3035, Reservation_fails = 464
	L1D_cache_core[6]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2995, Reservation_fails = 441
	L1D_cache_core[7]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 3314, Reservation_fails = 362
	L1D_cache_core[8]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2986, Reservation_fails = 514
	L1D_cache_core[9]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 2933, Reservation_fails = 516
	L1D_cache_core[10]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2734, Reservation_fails = 494
	L1D_cache_core[11]: Access = 4680, Miss = 792, Miss_rate = 0.169, Pending_hits = 3070, Reservation_fails = 481
	L1D_cache_core[12]: Access = 4680, Miss = 864, Miss_rate = 0.185, Pending_hits = 2778, Reservation_fails = 540
	L1D_cache_core[13]: Access = 4615, Miss = 781, Miss_rate = 0.169, Pending_hits = 3520, Reservation_fails = 315
	L1D_cache_core[14]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3256, Reservation_fails = 365
	L1D_cache_core[15]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2668, Reservation_fails = 473
	L1D_cache_core[16]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3080, Reservation_fails = 456
	L1D_cache_core[17]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3406, Reservation_fails = 430
	L1D_cache_core[18]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2932, Reservation_fails = 479
	L1D_cache_core[19]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3370, Reservation_fails = 278
	L1D_cache_core[20]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3196, Reservation_fails = 428
	L1D_cache_core[21]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3463, Reservation_fails = 376
	L1D_cache_core[22]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3143, Reservation_fails = 447
	L1D_cache_core[23]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3170, Reservation_fails = 409
	L1D_cache_core[24]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2896, Reservation_fails = 467
	L1D_cache_core[25]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3361, Reservation_fails = 398
	L1D_cache_core[26]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2985, Reservation_fails = 449
	L1D_cache_core[27]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3314, Reservation_fails = 376
	L1D_cache_core[28]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3420, Reservation_fails = 340
	L1D_cache_core[29]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3420, Reservation_fails = 404
	L1D_cache_core[30]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2728, Reservation_fails = 544
	L1D_cache_core[31]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2858, Reservation_fails = 510
	L1D_cache_core[32]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3047, Reservation_fails = 473
	L1D_cache_core[33]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3186, Reservation_fails = 444
	L1D_cache_core[34]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2918, Reservation_fails = 448
	L1D_cache_core[35]: Access = 4485, Miss = 759, Miss_rate = 0.169, Pending_hits = 3482, Reservation_fails = 467
	L1D_cache_core[36]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3048, Reservation_fails = 472
	L1D_cache_core[37]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3453, Reservation_fails = 382
	L1D_cache_core[38]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3217, Reservation_fails = 442
	L1D_cache_core[39]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3018, Reservation_fails = 474
	L1D_cache_core[40]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3052, Reservation_fails = 484
	L1D_cache_core[41]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3036, Reservation_fails = 449
	L1D_cache_core[42]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3015, Reservation_fails = 410
	L1D_cache_core[43]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3132, Reservation_fails = 395
	L1D_cache_core[44]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3013, Reservation_fails = 485
	L1D_cache_core[45]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3358, Reservation_fails = 366
	L1D_cache_core[46]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3221, Reservation_fails = 432
	L1D_cache_core[47]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3186, Reservation_fails = 393
	L1D_cache_core[48]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3016, Reservation_fails = 477
	L1D_cache_core[49]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3340, Reservation_fails = 353
	L1D_cache_core[50]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3169, Reservation_fails = 394
	L1D_cache_core[51]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3378, Reservation_fails = 354
	L1D_cache_core[52]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3125, Reservation_fails = 422
	L1D_cache_core[53]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3106, Reservation_fails = 468
	L1D_cache_core[54]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3364, Reservation_fails = 367
	L1D_cache_core[55]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3256, Reservation_fails = 456
	L1D_cache_core[56]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2709, Reservation_fails = 564
	L1D_cache_core[57]: Access = 4485, Miss = 759, Miss_rate = 0.169, Pending_hits = 3056, Reservation_fails = 456
	L1D_cache_core[58]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3127, Reservation_fails = 418
	L1D_cache_core[59]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3269, Reservation_fails = 425
	L1D_cache_core[60]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3312, Reservation_fails = 438
	L1D_cache_core[61]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3361, Reservation_fails = 316
	L1D_cache_core[62]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2968, Reservation_fails = 530
	L1D_cache_core[63]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2924, Reservation_fails = 433
	L1D_cache_core[64]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3163, Reservation_fails = 397
	L1D_cache_core[65]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3212, Reservation_fails = 368
	L1D_cache_core[66]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3098, Reservation_fails = 391
	L1D_cache_core[67]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3213, Reservation_fails = 363
	L1D_cache_core[68]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2791, Reservation_fails = 524
	L1D_cache_core[69]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2932, Reservation_fails = 418
	L1D_cache_core[70]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2802, Reservation_fails = 515
	L1D_cache_core[71]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3175, Reservation_fails = 406
	L1D_cache_core[72]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2915, Reservation_fails = 492
	L1D_cache_core[73]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3017, Reservation_fails = 451
	L1D_cache_core[74]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3057, Reservation_fails = 355
	L1D_cache_core[75]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 3024, Reservation_fails = 454
	L1D_cache_core[76]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 3181, Reservation_fails = 437
	L1D_cache_core[77]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2879, Reservation_fails = 462
	L1D_cache_core[78]: Access = 4550, Miss = 840, Miss_rate = 0.185, Pending_hits = 2699, Reservation_fails = 510
	L1D_cache_core[79]: Access = 4550, Miss = 770, Miss_rate = 0.169, Pending_hits = 2899, Reservation_fails = 451
	L1D_total_cache_accesses = 365625
	L1D_total_cache_misses = 64689
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 249353
	L1D_total_cache_reservation_fails = 34876
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.103
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 249353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 249353
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 360000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34876
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
498, 578, 578, 578, 618, 578, 538, 578, 538, 378, 378, 378, 
gpgpu_n_tot_thrd_icount = 5035811
gpgpu_n_tot_w_icount = 485284
gpgpu_n_stall_shd_mem = 100917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59064
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 48262
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:552525	W0_Idle:262601	W0_Scoreboard:1062697	W1:46239	W2:38263	W3:20284	W4:7350	W5:1789	W6:526	W7:119	W8:526	W9:672	W10:1276	W11:2234	W12:4282	W13:8775	W14:16008	W15:22661	W16:252049	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:128080	WS1:122240	WS2:121200	WS3:113764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472512 {8:59064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2362560 {40:59064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 1236 
max_icnt2mem_latency = 582 
maxmrqlatency = 211 
max_icnt2sh_latency = 54 
averagemflatency = 410 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:769 	2469 	1929 	3352 	4763 	3871 	2246 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21648 	27134 	14732 	1175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10486 	9600 	22392 	21372 	832 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	46107 	11510 	5402 	1516 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5686      5732      5385      5356      5368      5351      5416      5429      5640      5700      5729      5751         0         0         0         0 
dram[1]:      5681      5724      5370      5351      5361      5354      5409      5436      5688      5601      5719      5695         0         0         0         0 
dram[2]:      5737      5702      5360      5354      5351      5375      5405      5463      5668      5632      5698      5700         0         0         0         0 
dram[3]:      5736      5623      5353      5358      5354      5351      5424      5455      5668      5664      5681      5754         0         0         0         0 
dram[4]:      5657      5690      5363      5351      5353      5375      5434      5463      5671      5673      5732      5758         0         0         0         0 
dram[5]:      5632      5697      5353      5365      5351      5354      5409      5438      5664      5646      5695      5712         0         0         0         0 
dram[6]:      5657      5731      5356      5353      5351      5358      5465      5485      5690      5691      5727      5729         0         0         0         0 
dram[7]:      5671      5739      5382      5353      5354      5351      5443      5445      5669      5707      5734      5736         0         0         0         0 
dram[8]:      5674      5726      5353      5356      5351      5358      5463      5480      5538      5788      5720      5710         0         0         0         0 
dram[9]:      5666      5729      5400      5353      5351      5354      5458      5465      5526      5741      5722      5698         0         0         0         0 
dram[10]:      5630      5676      5387      5353      5373      5351      5474      5450      5644      5562      5748      5673         0         0         0         0 
dram[11]:      5649      5715      5363      5351      5361      5354      5465      5467      5588      5589      5756      5693         0         0         0         0 
dram[12]:      5695      5681      5380      5353      5373      5351      5472      5474      5674      5622      5720      5743         0         0         0         0 
dram[13]:      5746      5664      5377      5351      5380      5356      5441      5470      5698      5634      5715      5690         0         0         0         0 
dram[14]:      5673      5611      5373      5351      5356      5353      5411      5499      5664      5652      5717      5746         0         0         0         0 
dram[15]:      5669      5688      5356      5353      5351      5354      5458      5479      5664      5678      5785      5705         0         0         0         0 
dram[16]:      5683      5666      5351      5353      5370      5354      5460      5462      5635      5583      5754      5809         0         0         0         0 
dram[17]:      5640      5671      5353      5351      5356      5354      5458      5460      5681      5627      5760      5809         0         0         0         0 
dram[18]:      5676      5693      5351      5361      5354      5353      5475      5462      5589      5647      5751      5743         0         0         0         0 
dram[19]:      5691      5719      5405      5361      5351      5353      5438      5424      5632      5581      5708      5710         0         0         0         0 
dram[20]:      5683      5661      5353      5361      5351      5356      5378      5422      5671      5673      5756      5758         0         0         0         0 
dram[21]:      5703      5690      5351      5378      5353      5354      5438      5440      5686      5577      5773      5748         0         0         0         0 
dram[22]:      5705      5652      5382      5353      5351      5370      5441      5390      5583      5584      5749      5751         0         0         0         0 
dram[23]:      5673      5620      5366      5351      5356      5400      5419      5402      5618      5688      5744      5773         0         0         0         0 
dram[24]:      5705      5657      5354      5351      5353      5371      5375      5378      5702      5654      5758      5785         0         0         0         0 
dram[25]:      5691      5688      5373      5351      5354      5363      5380      5407      5685      5681      5768      5770         0         0         0         0 
dram[26]:      5678      5695      5351      5353      5394      5354      5405      5434      5661      5693      5794      5795         0         0         0         0 
dram[27]:      5680      5717      5356      5351      5354      5353      5405      5434      5666      5674      5715      5783         0         0         0         0 
dram[28]:      5686      5671      5351      5353      5354      5356      5431      5433      5605      5606      5794      5780         0         0         0         0 
dram[29]:      5681      5664      5353      5351      5356      5354      5429      5431      5632      5663      5782      5783         0         0         0         0 
dram[30]:      5673      5674      5354      5370      5365      5351      5404      5434      5608      5644      5748      5857         0         0         0         0 
dram[31]:      5739      5695      5351      5368      5356      5358      5407      5409      5628      5635      5737      5785         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 57.000000 53.000000 56.000000 53.000000 60.000000 53.000000 55.000000 52.000000 57.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 57.000000 52.000000 58.000000 53.000000 54.000000 53.000000 58.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 57.000000 54.000000 58.000000 52.000000 55.000000 59.000000 50.000000 51.000000 58.000000 37.000000 34.000000      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 57.000000 56.000000 52.000000 53.000000 57.000000 56.000000 55.000000 56.000000 56.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 55.000000 53.000000 53.000000 55.000000 57.000000 52.000000 58.000000 56.000000 53.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 52.000000 58.000000 53.000000 58.000000 51.000000 54.000000 54.000000 56.000000 55.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[6]: 55.000000 52.000000 57.000000 55.000000 56.000000 53.000000 56.000000 53.000000 53.000000 57.000000 36.000000 28.000000      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 55.000000 57.000000 51.000000 56.000000 54.000000 54.000000 56.000000 59.000000 49.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[8]: 59.000000 53.000000 57.000000 52.000000 54.000000 53.000000 56.000000 56.000000 56.000000 53.000000 37.000000 25.000000      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 53.000000 59.000000 54.000000 55.000000 54.000000 58.000000 49.000000 58.000000 54.000000 36.000000 25.000000      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 55.000000 52.000000 56.000000 55.000000 53.000000 51.000000 56.000000 57.000000 54.000000 32.000000 28.000000      -nan      -nan      -nan      -nan 
dram[11]: 56.000000 53.000000 52.000000 56.000000 60.000000 53.000000 55.000000 55.000000 55.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[12]: 55.000000 53.000000 57.000000 53.000000 53.000000 56.000000 55.000000 56.000000 55.000000 53.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000 54.000000 56.000000 52.000000 59.000000 56.000000 55.000000 54.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 61.000000 54.000000 54.000000 55.000000 55.000000 53.000000 57.000000 57.000000 56.000000 33.000000 30.000000      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 55.000000 54.000000 59.000000 57.000000 54.000000 54.000000 56.000000 50.000000 60.000000 35.000000 25.000000      -nan      -nan      -nan      -nan 
dram[16]: 58.000000 56.000000 54.000000 57.000000 52.000000 57.000000 57.000000 55.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
dram[17]: 54.000000 53.000000 53.000000 57.000000 56.000000 55.000000 50.000000 60.000000 54.000000 57.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[18]: 53.000000 54.000000 60.000000 51.000000 53.000000 56.000000 55.000000 55.000000 55.000000 54.000000 34.000000 36.000000      -nan      -nan      -nan      -nan 
dram[19]: 56.000000 58.000000 56.000000 53.000000 56.000000 52.000000 54.000000 54.000000 56.000000 54.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[20]: 55.000000 55.000000 54.000000 58.000000 51.000000 57.000000 57.000000 52.000000 51.000000 59.000000 36.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 58.000000 50.000000 53.000000 56.000000 55.000000 56.000000 55.000000 55.000000 55.000000 57.000000 38.000000 31.000000      -nan      -nan      -nan      -nan 
dram[22]: 50.000000 58.000000 54.000000 55.000000 58.000000 54.000000 56.000000 53.000000 56.000000 52.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 55.000000 54.000000 53.000000 58.000000 52.000000 58.000000 52.000000 58.000000 52.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[24]: 56.000000 53.000000 55.000000 54.000000 58.000000 50.000000 53.000000 55.000000 56.000000 58.000000 34.000000 33.000000      -nan      -nan      -nan      -nan 
dram[25]: 55.000000 55.000000 53.000000 55.000000 56.000000 56.000000 59.000000 53.000000 54.000000 53.000000 36.000000 36.000000      -nan      -nan      -nan      -nan 
dram[26]: 57.000000 53.000000 49.000000 59.000000 57.000000 54.000000 56.000000 53.000000 52.000000 57.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 53.000000 57.000000 56.000000 54.000000 54.000000 56.000000 54.000000 54.000000 57.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 56.000000 55.000000 56.000000 53.000000 58.000000 51.000000 51.000000 59.000000 59.000000 52.000000 32.000000 37.000000      -nan      -nan      -nan      -nan 
dram[29]: 49.000000 61.000000 57.000000 53.000000 52.000000 57.000000 56.000000 56.000000 56.000000 53.000000 31.000000 37.000000      -nan      -nan      -nan      -nan 
dram[30]: 56.000000 54.000000 56.000000 54.000000 51.000000 58.000000 52.000000 56.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[31]: 55.000000 53.000000 58.000000 53.000000 54.000000 57.000000 53.000000 56.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
average row locality = 19688/384 = 51.270832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        57        53        56        53        60        53        55        52        57        32        36         0         0         0         0 
dram[1]:        55        57        52        58        53        54        53        58        53        56        33        34         0         0         0         0 
dram[2]:        53        57        54        58        52        55        59        50        51        58        37        34         0         0         0         0 
dram[3]:        52        57        56        52        53        57        56        55        56        56        32        36         0         0         0         0 
dram[4]:        55        55        53        53        55        57        52        58        56        53        35        33         0         0         0         0 
dram[5]:        60        52        58        53        58        51        54        54        56        55        36        32         0         0         0         0 
dram[6]:        55        52        57        55        56        53        56        53        53        57        36        28         0         0         0         0 
dram[7]:        54        55        57        51        56        54        54        56        59        49        33        34         0         0         0         0 
dram[8]:        59        53        57        52        54        53        56        56        56        53        37        25         0         0         0         0 
dram[9]:        56        53        59        54        55        54        58        49        58        54        36        25         0         0         0         0 
dram[10]:        56        55        52        56        55        53        51        56        57        54        32        28         0         0         0         0 
dram[11]:        56        53        52        56        60        53        55        55        55        54        35        28         0         0         0         0 
dram[12]:        55        53        57        53        53        56        55        56        55        53        35        28         0         0         0         0 
dram[13]:        53        54        54        56        52        59        56        55        54        54        35        28         0         0         0         0 
dram[14]:        53        61        54        54        55        55        53        57        57        56        33        30         0         0         0         0 
dram[15]:        54        55        54        59        57        54        54        56        50        60        35        25         0         0         0         0 
dram[16]:        58        56        54        57        52        57        57        55        53        54        35        34         0         0         0         0 
dram[17]:        54        53        53        57        56        55        50        60        54        57        35        32         0         0         0         0 
dram[18]:        53        54        60        51        53        56        55        55        55        54        34        36         0         0         0         0 
dram[19]:        56        58        56        53        56        52        54        54        56        54        34        35         0         0         0         0 
dram[20]:        55        55        54        58        51        57        57        52        51        59        36        33         0         0         0         0 
dram[21]:        58        50        53        56        55        56        55        55        55        57        38        31         0         0         0         0 
dram[22]:        50        58        54        55        58        54        56        53        56        52        34        35         0         0         0         0 
dram[23]:        55        55        54        53        58        52        58        52        58        52        33        34         0         0         0         0 
dram[24]:        56        53        55        54        58        50        53        55        56        58        34        33         0         0         0         0 
dram[25]:        55        55        53        55        56        56        59        53        54        53        36        36         0         0         0         0 
dram[26]:        57        53        49        59        57        54        56        53        52        57        34        35         0         0         0         0 
dram[27]:        56        53        57        56        54        54        56        54        54        57        36        32         0         0         0         0 
dram[28]:        56        55        56        53        58        51        51        59        59        52        32        37         0         0         0         0 
dram[29]:        49        61        57        53        52        57        56        56        56        53        31        37         0         0         0         0 
dram[30]:        56        54        56        54        51        58        52        56        53        56        33        34         0         0         0         0 
dram[31]:        55        53        58        53        54        57        53        56        53        54        35        34         0         0         0         0 
total dram reads = 19688
min_bank_accesses = 0!
chip skew: 622/605 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1319      1392      1460      1351       996      1099      1111      1179      1387      1388      1836      1855    none      none      none      none  
dram[1]:       1355      1387      1446      1371      1059      1034      1099      1197      1384      1419      1788      1741    none      none      none      none  
dram[2]:       1416      1417      1436      1447      1030      1084      1140      1170      1337      1385      1783      1784    none      none      none      none  
dram[3]:       1395      1358      1408      1394      1001      1080      1122      1188      1335      1384      1815      1846    none      none      none      none  
dram[4]:       1316      1435      1445      1370      1043      1069      1130      1214      1326      1374      1727      1782    none      none      none      none  
dram[5]:       1374      1397      1453      1344      1069      1040      1151      1213      1371      1365      1729      1782    none      none      none      none  
dram[6]:       1329      1339      1436      1386      1040      1031      1155      1199      1348      1378      1745      1897    none      none      none      none  
dram[7]:       1323      1349      1378      1388      1077      1033      1150      1164      1393      1360      1729      1805    none      none      none      none  
dram[8]:       1357      1355      1433      1384      1085       990      1131      1187      1359      1392      1666      2166    none      none      none      none  
dram[9]:       1291      1429      1452      1348      1054      1048      1166      1160      1390      1401      1719      2103    none      none      none      none  
dram[10]:       1308      1345      1475      1344      1074      1065      1112      1169      1388      1364      1754      2003    none      none      none      none  
dram[11]:       1317      1361      1463      1388      1080      1034      1089      1186      1361      1366      1810      2014    none      none      none      none  
dram[12]:       1358      1367      1378      1391      1033      1112      1124      1169      1389      1365      1778      2078    none      none      none      none  
dram[13]:       1375      1344      1407      1367      1002      1105      1163      1182      1372      1399      1765      2081    none      none      none      none  
dram[14]:       1343      1366      1382      1405      1061      1059      1120      1206      1333      1386      1779      2021    none      none      none      none  
dram[15]:       1352      1361      1443      1319      1019      1084      1096      1222      1330      1441      1795      2109    none      none      none      none  
dram[16]:       1352      1429      1360      1399      1090      1065      1158      1209      1370      1358      1748      1871    none      none      none      none  
dram[17]:       1336      1374      1352      1409      1090      1085      1120      1211      1434      1363      1742      1868    none      none      none      none  
dram[18]:       1372      1367      1359      1413      1059      1059      1153      1223      1358      1379      1776      1836    none      none      none      none  
dram[19]:       1347      1385      1349      1387      1098      1058      1106      1173      1393      1365      1803      1789    none      none      none      none  
dram[20]:       1369      1364      1384      1347      1023      1103      1129      1167      1370      1431      1803      1901    none      none      none      none  
dram[21]:       1358      1340      1370      1364      1031      1061      1137      1140      1375      1379      1739      1937    none      none      none      none  
dram[22]:       1335      1364      1331      1358      1065      1054      1129      1172      1401      1378      1833      1812    none      none      none      none  
dram[23]:       1314      1343      1308      1382      1046      1092      1176      1171      1390      1377      1859      1863    none      none      none      none  
dram[24]:       1344      1297      1371      1401      1049      1067      1130      1214      1387      1431      1808      1857    none      none      none      none  
dram[25]:       1355      1317      1385      1441      1034      1061      1160      1187      1394      1407      1786      1843    none      none      none      none  
dram[26]:       1335      1367      1369      1454      1068      1066      1157      1166      1370      1406      1757      1831    none      none      none      none  
dram[27]:       1300      1425      1417      1378      1042      1074      1157      1158      1354      1410      1732      1845    none      none      none      none  
dram[28]:       1307      1335      1336      1392      1102      1031      1116      1198      1393      1359      1859      1878    none      none      none      none  
dram[29]:       1300      1392      1361      1341      1062      1069      1131      1201      1324      1384      1865      1808    none      none      none      none  
dram[30]:       1357      1368      1357      1350      1030      1064      1122      1200      1350      1399      1837      1891    none      none      none      none  
dram[31]:       1347      1364      1344      1369      1016      1075      1112      1184      1374      1367      1757      1850    none      none      none      none  
maximum mf latency per bank:
dram[0]:       1050      1153      1073      1135       987       980      1024      1016      1074      1081      1056      1082       190         0         0         0
dram[1]:       1017      1101      1109      1157      1034       998      1056      1084      1035      1108      1023      1025       189       188         0         0
dram[2]:       1099      1009      1142      1169      1113      1071      1152       969      1035      1111      1043      1063       189       189         0         0
dram[3]:       1020      1140      1128      1174       945       988      1030      1070       967      1178      1003      1036       189       188         0         0
dram[4]:       1062      1129      1110      1200      1031      1212      1041       989       978      1066      1024       951       189         0         0         0
dram[5]:       1056      1023      1181      1080      1048      1007      1044      1074      1112      1111       988      1121       189         0         0         0
dram[6]:       1054       984      1151      1101      1066      1124      1032       969      1038      1091       998      1124       188         0         0         0
dram[7]:       1049      1020      1097      1133      1052       964      1049       971      1175      1019       915      1147       189         0         0         0
dram[8]:       1053      1011      1081      1084      1039      1006      1055       985      1066      1070       996      1014       191         0         0         0
dram[9]:       1063      1022      1207      1064      1004       961      1119       898      1113      1052      1016       985       188         0         0         0
dram[10]:       1005      1012      1185      1107       998      1079      1011      1091      1030      1033      1008       993       189         0         0         0
dram[11]:        949      1005      1094      1183      1066       950      1035      1092      1101      1052      1060      1004       189         0         0         0
dram[12]:       1076      1179      1069      1221       959      1098      1029       963      1032      1078      1034       980       190         0         0         0
dram[13]:       1081      1095      1075      1155      1005      1051      1110      1053      1097      1094       930      1041       190         0         0         0
dram[14]:       1128      1157      1055      1224      1021      1035      1055      1105      1002      1060      1021      1024       189         0         0         0
dram[15]:       1087      1062      1095      1070      1004      1086      1013      1123      1026      1125      1012      1033       188         0         0         0
dram[16]:       1021      1142      1149      1161      1035      1048      1032      1086      1159      1039      1020      1088       188         0         0         0
dram[17]:        969      1115      1100      1179      1002      1101       950      1032      1143       959       975      1029       188         0         0         0
dram[18]:       1066      1097      1094      1163       993       957      1085      1012      1022      1056       966      1087       189         0         0         0
dram[19]:       1087       994      1130      1125      1119       968      1021      1036      1081      1093      1053      1010       189         0         0         0
dram[20]:       1124      1114      1166      1156      1060      1042      1121      1091      1078      1074      1024      1037       189         0         0         0
dram[21]:       1048      1101      1053      1178      1125      1087      1072      1060      1015      1054      1099      1096       189         0         0         0
dram[22]:        998      1102      1047      1116      1026      1125       968      1037      1085      1086      1049       994       188         0         0         0
dram[23]:        976       987      1061      1190      1039      1046      1089       944      1054      1050      1001      1100       188         0         0         0
dram[24]:       1063      1027      1112      1200      1023      1049      1047      1050      1051      1132      1067      1015       188         0         0         0
dram[25]:       1052       998      1088      1236      1082       991      1053      1087      1066      1131      1050      1043       189         0         0         0
dram[26]:       1030      1013      1029      1222      1065      1012      1029       983      1043      1047      1090      1068       189         0         0         0
dram[27]:       1066      1057      1110      1191      1005      1076      1019      1034       951      1044       976      1032       189         0         0         0
dram[28]:       1066      1053      1077      1189      1068      1088      1044      1088      1060      1018      1005      1108       188         0         0         0
dram[29]:       1030      1021      1047      1208       899      1064      1093      1002      1017      1016       995      1085       188         0         0         0
dram[30]:       1083      1138      1103      1154      1030      1018       996      1038      1148      1063      1031      1104       189         0         0         0
dram[31]:       1059      1064      1085      1182      1129      1020      1028      1108      1062      1042      1095      1073       189         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12806 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04588
n_activity=656 dram_eff=0.939
bk0: 52a 13317i bk1: 57a 13268i bk2: 53a 13316i bk3: 56a 13275i bk4: 53a 13379i bk5: 60a 13355i bk6: 53a 13348i bk7: 55a 13266i bk8: 52a 13326i bk9: 57a 13287i bk10: 32a 13311i bk11: 36a 13264i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.149068
Bank_Level_Parallism_Col = 3.138629
Bank_Level_Parallism_Ready = 2.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.588785 

BW Util details:
bwutil = 0.045878 
total_CMD = 13427 
util_bw = 616 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 12783 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12806 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045878 
Either_Row_CoL_Bus_Util = 0.046250 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011272 
queue_avg = 0.810233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.810233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12806 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04588
n_activity=649 dram_eff=0.9492
bk0: 55a 13321i bk1: 57a 13288i bk2: 52a 13345i bk3: 58a 13286i bk4: 53a 13344i bk5: 54a 13352i bk6: 53a 13345i bk7: 58a 13304i bk8: 53a 13301i bk9: 56a 13271i bk10: 33a 13331i bk11: 34a 13302i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.061224
Bank_Level_Parallism_Col = 3.045598
Bank_Level_Parallism_Ready = 2.168831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.712264 

BW Util details:
bwutil = 0.045878 
total_CMD = 13427 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 12790 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12806 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045878 
Either_Row_CoL_Bus_Util = 0.046250 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011272 
queue_avg = 0.730022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.730022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12806 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=654 dram_eff=0.945
bk0: 53a 13289i bk1: 57a 13249i bk2: 54a 13314i bk3: 58a 13301i bk4: 52a 13361i bk5: 55a 13321i bk6: 59a 13296i bk7: 50a 13347i bk8: 51a 13304i bk9: 58a 13254i bk10: 37a 13296i bk11: 34a 13242i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.376947
Bank_Level_Parallism_Col = 3.351014
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.720749 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 12785 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12806 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046250 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.014493 
queue_avg = 0.696582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.696582
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=653 dram_eff=0.9464
bk0: 52a 13315i bk1: 57a 13315i bk2: 56a 13301i bk3: 52a 13276i bk4: 53a 13344i bk5: 57a 13312i bk6: 56a 13336i bk7: 55a 13309i bk8: 56a 13316i bk9: 56a 13265i bk10: 32a 13297i bk11: 36a 13239i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.302652
Bank_Level_Parallism_Col = 3.270313
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.756250 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 12786 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011236 
queue_avg = 0.741714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.741714
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12808 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0458
n_activity=646 dram_eff=0.952
bk0: 55a 13341i bk1: 55a 13336i bk2: 53a 13333i bk3: 53a 13285i bk4: 55a 13343i bk5: 57a 13324i bk6: 52a 13358i bk7: 58a 13285i bk8: 56a 13358i bk9: 53a 13310i bk10: 35a 13341i bk11: 33a 13299i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.880126
Bank_Level_Parallism_Col = 2.859400
Bank_Level_Parallism_Ready = 1.986992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.488152 

BW Util details:
bwutil = 0.045803 
total_CMD = 13427 
util_bw = 615 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 12793 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12808 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045803 
Either_Row_CoL_Bus_Util = 0.046101 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012924 
queue_avg = 0.669025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.669025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=651 dram_eff=0.9508
bk0: 60a 13309i bk1: 52a 13301i bk2: 58a 13317i bk3: 53a 13301i bk4: 58a 13313i bk5: 51a 13346i bk6: 54a 13345i bk7: 54a 13306i bk8: 56a 13293i bk9: 55a 13344i bk10: 36a 13317i bk11: 32a 13261i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.114241
Bank_Level_Parallism_Col = 3.086207
Bank_Level_Parallism_Ready = 2.190630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.721003 

BW Util details:
bwutil = 0.046101 
total_CMD = 13427 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 12788 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046101 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012841 
queue_avg = 0.679377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.679377
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12811 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04551
n_activity=644 dram_eff=0.9488
bk0: 55a 13345i bk1: 52a 13305i bk2: 57a 13342i bk3: 55a 13302i bk4: 56a 13350i bk5: 53a 13365i bk6: 56a 13333i bk7: 53a 13313i bk8: 53a 13332i bk9: 57a 13302i bk10: 36a 13319i bk11: 28a 13298i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.893987
Bank_Level_Parallism_Col = 2.851030
Bank_Level_Parallism_Ready = 1.955810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.505547 

BW Util details:
bwutil = 0.045505 
total_CMD = 13427 
util_bw = 611 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 12795 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12811 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045505 
Either_Row_CoL_Bus_Util = 0.045878 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011364 
queue_avg = 0.775899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.775899
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12811 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04558
n_activity=643 dram_eff=0.9518
bk0: 54a 13323i bk1: 55a 13310i bk2: 57a 13342i bk3: 51a 13320i bk4: 56a 13328i bk5: 54a 13351i bk6: 54a 13331i bk7: 56a 13277i bk8: 59a 13274i bk9: 49a 13294i bk10: 33a 13374i bk11: 34a 13317i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.003170
Bank_Level_Parallism_Col = 2.965079
Bank_Level_Parallism_Ready = 2.045752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614286 

BW Util details:
bwutil = 0.045580 
total_CMD = 13427 
util_bw = 612 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 12796 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12811 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045580 
Either_Row_CoL_Bus_Util = 0.045878 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012987 
queue_avg = 0.708200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.7082
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12812 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04551
n_activity=649 dram_eff=0.9414
bk0: 59a 13363i bk1: 53a 13294i bk2: 57a 13323i bk3: 52a 13301i bk4: 54a 13352i bk5: 53a 13351i bk6: 56a 13346i bk7: 56a 13317i bk8: 56a 13285i bk9: 53a 13325i bk10: 37a 13327i bk11: 25a 13310i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.890110
Bank_Level_Parallism_Col = 2.860063
Bank_Level_Parallism_Ready = 2.008183
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.522012 

BW Util details:
bwutil = 0.045505 
total_CMD = 13427 
util_bw = 611 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 12790 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12812 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045505 
Either_Row_CoL_Bus_Util = 0.045803 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.013008 
queue_avg = 0.841513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.841513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12813 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04551
n_activity=647 dram_eff=0.9444
bk0: 56a 13329i bk1: 53a 13280i bk2: 59a 13305i bk3: 54a 13303i bk4: 55a 13373i bk5: 54a 13349i bk6: 58a 13325i bk7: 49a 13314i bk8: 58a 13299i bk9: 54a 13283i bk10: 36a 13261i bk11: 25a 13321i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138583
Bank_Level_Parallism_Col = 3.115142
Bank_Level_Parallism_Ready = 2.196399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.619874 

BW Util details:
bwutil = 0.045505 
total_CMD = 13427 
util_bw = 611 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 12792 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12813 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045505 
Either_Row_CoL_Bus_Util = 0.045729 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.014658 
queue_avg = 0.839503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.839503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12817 n_act=12 n_pre=0 n_ref_event=0 n_req=605 n_rd=605 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04506
n_activity=638 dram_eff=0.9483
bk0: 56a 13328i bk1: 55a 13312i bk2: 52a 13338i bk3: 56a 13302i bk4: 55a 13365i bk5: 53a 13338i bk6: 51a 13369i bk7: 56a 13276i bk8: 57a 13284i bk9: 54a 13306i bk10: 32a 13339i bk11: 28a 13302i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980165
Row_Buffer_Locality_read = 0.980165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.987221
Bank_Level_Parallism_Col = 2.968000
Bank_Level_Parallism_Ready = 2.061157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.564800 

BW Util details:
bwutil = 0.045058 
total_CMD = 13427 
util_bw = 605 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 12801 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12817 
Read = 605 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 605 
total_req = 605 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 605 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045058 
Either_Row_CoL_Bus_Util = 0.045431 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011475 
queue_avg = 0.713711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.713711
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12809 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04558
n_activity=651 dram_eff=0.9401
bk0: 56a 13293i bk1: 53a 13282i bk2: 52a 13308i bk3: 56a 13278i bk4: 60a 13295i bk5: 53a 13332i bk6: 55a 13334i bk7: 55a 13282i bk8: 55a 13264i bk9: 54a 13266i bk10: 35a 13261i bk11: 28a 13244i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.594679
Bank_Level_Parallism_Col = 3.570533
Bank_Level_Parallism_Ready = 2.583333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.993730 

BW Util details:
bwutil = 0.045580 
total_CMD = 13427 
util_bw = 612 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 12788 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12809 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045580 
Either_Row_CoL_Bus_Util = 0.046027 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.009709 
queue_avg = 0.738586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.738586
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12814 n_act=12 n_pre=0 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04536
n_activity=646 dram_eff=0.9427
bk0: 55a 13297i bk1: 53a 13265i bk2: 57a 13282i bk3: 53a 13254i bk4: 53a 13345i bk5: 56a 13338i bk6: 55a 13350i bk7: 56a 13290i bk8: 55a 13302i bk9: 53a 13296i bk10: 35a 13274i bk11: 28a 13245i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980296
Row_Buffer_Locality_read = 0.980296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.462145
Bank_Level_Parallism_Col = 3.442338
Bank_Level_Parallism_Ready = 2.500821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.914692 

BW Util details:
bwutil = 0.045356 
total_CMD = 13427 
util_bw = 609 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 12793 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12814 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 609 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045356 
Either_Row_CoL_Bus_Util = 0.045654 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.013051 
queue_avg = 0.747822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.747822
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12815 n_act=12 n_pre=0 n_ref_event=0 n_req=610 n_rd=610 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04543
n_activity=646 dram_eff=0.9443
bk0: 53a 13307i bk1: 54a 13314i bk2: 54a 13317i bk3: 56a 13263i bk4: 52a 13352i bk5: 59a 13357i bk6: 56a 13347i bk7: 55a 13308i bk8: 54a 13315i bk9: 54a 13283i bk10: 35a 13317i bk11: 28a 13236i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980328
Row_Buffer_Locality_read = 0.980328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.182965
Bank_Level_Parallism_Col = 3.167457
Bank_Level_Parallism_Ready = 2.242623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707741 

BW Util details:
bwutil = 0.045431 
total_CMD = 13427 
util_bw = 610 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 12793 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12815 
Read = 610 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 610 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 610 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045431 
Either_Row_CoL_Bus_Util = 0.045580 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.016340 
queue_avg = 0.794146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.794146
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12805 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=658 dram_eff=0.9392
bk0: 53a 13314i bk1: 61a 13296i bk2: 54a 13295i bk3: 54a 13257i bk4: 55a 13318i bk5: 55a 13315i bk6: 53a 13364i bk7: 57a 13325i bk8: 57a 13287i bk9: 56a 13287i bk10: 33a 13317i bk11: 30a 13253i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.272446
Bank_Level_Parallism_Col = 3.251163
Bank_Level_Parallism_Ready = 2.347896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.784496 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 12781 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12805 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046325 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012862 
queue_avg = 0.779251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.779251
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12808 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04565
n_activity=653 dram_eff=0.9387
bk0: 54a 13334i bk1: 55a 13268i bk2: 54a 13321i bk3: 59a 13284i bk4: 57a 13362i bk5: 54a 13332i bk6: 54a 13355i bk7: 56a 13295i bk8: 50a 13299i bk9: 60a 13271i bk10: 35a 13257i bk11: 25a 13280i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.243370
Bank_Level_Parallism_Col = 3.210938
Bank_Level_Parallism_Ready = 2.296901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707813 

BW Util details:
bwutil = 0.045654 
total_CMD = 13427 
util_bw = 613 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 12786 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12808 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045654 
Either_Row_CoL_Bus_Util = 0.046101 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.009693 
queue_avg = 0.816713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.816713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12800 n_act=12 n_pre=0 n_ref_event=0 n_req=622 n_rd=622 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04632
n_activity=661 dram_eff=0.941
bk0: 58a 13319i bk1: 56a 13321i bk2: 54a 13352i bk3: 57a 13285i bk4: 52a 13372i bk5: 57a 13339i bk6: 57a 13335i bk7: 55a 13328i bk8: 53a 13301i bk9: 54a 13310i bk10: 35a 13307i bk11: 34a 13256i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.959938
Bank_Level_Parallism_Col = 2.933642
Bank_Level_Parallism_Ready = 2.078778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.538580 

BW Util details:
bwutil = 0.046325 
total_CMD = 13427 
util_bw = 622 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 12778 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12800 
Read = 622 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 622 
total_req = 622 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 622 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046325 
Either_Row_CoL_Bus_Util = 0.046697 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011164 
queue_avg = 0.741714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.741714
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12806 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04588
n_activity=654 dram_eff=0.9419
bk0: 54a 13346i bk1: 53a 13313i bk2: 53a 13338i bk3: 57a 13270i bk4: 56a 13337i bk5: 55a 13309i bk6: 50a 13329i bk7: 60a 13290i bk8: 54a 13294i bk9: 57a 13259i bk10: 35a 13288i bk11: 32a 13255i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.289720
Bank_Level_Parallism_Col = 3.254290
Bank_Level_Parallism_Ready = 2.396104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.800312 

BW Util details:
bwutil = 0.045878 
total_CMD = 13427 
util_bw = 616 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 12785 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12806 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045878 
Either_Row_CoL_Bus_Util = 0.046250 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011272 
queue_avg = 0.754897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.754897
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12807 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04588
n_activity=649 dram_eff=0.9492
bk0: 53a 13324i bk1: 54a 13302i bk2: 60a 13322i bk3: 51a 13255i bk4: 53a 13324i bk5: 56a 13329i bk6: 55a 13302i bk7: 55a 13253i bk8: 55a 13271i bk9: 54a 13308i bk10: 34a 13312i bk11: 36a 13190i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.529042
Bank_Level_Parallism_Col = 3.501572
Bank_Level_Parallism_Ready = 2.503247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.893082 

BW Util details:
bwutil = 0.045878 
total_CMD = 13427 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 12790 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12807 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045878 
Either_Row_CoL_Bus_Util = 0.046176 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012903 
queue_avg = 0.733224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.733224
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12806 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=654 dram_eff=0.945
bk0: 56a 13327i bk1: 58a 13258i bk2: 56a 13291i bk3: 53a 13255i bk4: 56a 13341i bk5: 52a 13327i bk6: 54a 13338i bk7: 54a 13293i bk8: 56a 13261i bk9: 54a 13282i bk10: 34a 13341i bk11: 35a 13232i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.420561
Bank_Level_Parallism_Col = 3.400936
Bank_Level_Parallism_Ready = 2.448220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.833073 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 12785 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12806 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046250 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.014493 
queue_avg = 0.706636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.706636
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=653 dram_eff=0.9464
bk0: 55a 13328i bk1: 55a 13308i bk2: 54a 13348i bk3: 58a 13287i bk4: 51a 13352i bk5: 57a 13299i bk6: 57a 13315i bk7: 52a 13306i bk8: 51a 13340i bk9: 59a 13320i bk10: 36a 13333i bk11: 33a 13252i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.048362
Bank_Level_Parallism_Col = 3.015625
Bank_Level_Parallism_Ready = 2.142395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.606250 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 12786 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011236 
queue_avg = 0.657854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.657854
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12805 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=649 dram_eff=0.9538
bk0: 58a 13321i bk1: 50a 13315i bk2: 53a 13354i bk3: 56a 13273i bk4: 55a 13334i bk5: 56a 13350i bk6: 55a 13346i bk7: 55a 13321i bk8: 55a 13300i bk9: 57a 13326i bk10: 38a 13345i bk11: 31a 13272i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.960753
Bank_Level_Parallism_Col = 2.932390
Bank_Level_Parallism_Ready = 2.088853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.567610 

BW Util details:
bwutil = 0.046101 
total_CMD = 13427 
util_bw = 619 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 12790 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12805 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046101 
Either_Row_CoL_Bus_Util = 0.046325 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.014469 
queue_avg = 0.670217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.670217
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12808 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0458
n_activity=645 dram_eff=0.9535
bk0: 50a 13318i bk1: 58a 13337i bk2: 54a 13352i bk3: 55a 13307i bk4: 58a 13357i bk5: 54a 13353i bk6: 56a 13339i bk7: 53a 13261i bk8: 56a 13296i bk9: 52a 13298i bk10: 34a 13324i bk11: 35a 13234i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.101106
Bank_Level_Parallism_Col = 3.077532
Bank_Level_Parallism_Ready = 2.204878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.683544 

BW Util details:
bwutil = 0.045803 
total_CMD = 13427 
util_bw = 615 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 12794 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12808 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045803 
Either_Row_CoL_Bus_Util = 0.046101 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012924 
queue_avg = 0.645118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.645118
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12810 n_act=12 n_pre=0 n_ref_event=0 n_req=614 n_rd=614 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04573
n_activity=654 dram_eff=0.9388
bk0: 55a 13255i bk1: 55a 13307i bk2: 54a 13337i bk3: 53a 13263i bk4: 58a 13342i bk5: 52a 13317i bk6: 58a 13282i bk7: 52a 13263i bk8: 58a 13304i bk9: 52a 13296i bk10: 33a 13292i bk11: 34a 13215i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.980456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.528037
Bank_Level_Parallism_Col = 3.508580
Bank_Level_Parallism_Ready = 2.532573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.862715 

BW Util details:
bwutil = 0.045729 
total_CMD = 13427 
util_bw = 614 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 12785 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12810 
Read = 614 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 614 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 614 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045729 
Either_Row_CoL_Bus_Util = 0.045952 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.014587 
queue_avg = 0.805913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.805913
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12807 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0458
n_activity=647 dram_eff=0.9505
bk0: 56a 13295i bk1: 53a 13289i bk2: 55a 13342i bk3: 54a 13305i bk4: 58a 13353i bk5: 50a 13343i bk6: 53a 13312i bk7: 55a 13279i bk8: 56a 13310i bk9: 58a 13256i bk10: 34a 13336i bk11: 33a 13276i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.217323
Bank_Level_Parallism_Col = 3.186120
Bank_Level_Parallism_Ready = 2.269919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.774448 

BW Util details:
bwutil = 0.045803 
total_CMD = 13427 
util_bw = 615 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 12792 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12807 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045803 
Either_Row_CoL_Bus_Util = 0.046176 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011290 
queue_avg = 0.722946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.722946
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12800 n_act=12 n_pre=0 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04625
n_activity=662 dram_eff=0.9381
bk0: 55a 13267i bk1: 55a 13312i bk2: 53a 13350i bk3: 55a 13306i bk4: 56a 13341i bk5: 56a 13346i bk6: 59a 13305i bk7: 53a 13309i bk8: 54a 13298i bk9: 53a 13297i bk10: 36a 13328i bk11: 36a 13252i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980676
Row_Buffer_Locality_read = 0.980676
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.129231
Bank_Level_Parallism_Col = 3.101695
Bank_Level_Parallism_Ready = 2.202899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.570108 

BW Util details:
bwutil = 0.046250 
total_CMD = 13427 
util_bw = 621 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 12777 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12800 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 621 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046250 
Either_Row_CoL_Bus_Util = 0.046697 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.009569 
queue_avg = 0.728755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.728755
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12807 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04588
n_activity=667 dram_eff=0.9235
bk0: 57a 13312i bk1: 53a 13319i bk2: 49a 13348i bk3: 59a 13298i bk4: 57a 13349i bk5: 54a 13353i bk6: 56a 13339i bk7: 53a 13326i bk8: 52a 13346i bk9: 57a 13279i bk10: 34a 13342i bk11: 35a 13284i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.816794
Bank_Level_Parallism_Col = 2.787462
Bank_Level_Parallism_Ready = 1.993507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.446483 

BW Util details:
bwutil = 0.045878 
total_CMD = 13427 
util_bw = 616 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 12772 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12807 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045878 
Either_Row_CoL_Bus_Util = 0.046176 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012903 
queue_avg = 0.858866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.858866
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=651 dram_eff=0.9508
bk0: 56a 13305i bk1: 53a 13301i bk2: 57a 13304i bk3: 56a 13296i bk4: 54a 13360i bk5: 54a 13335i bk6: 56a 13340i bk7: 54a 13312i bk8: 54a 13327i bk9: 57a 13296i bk10: 36a 13303i bk11: 32a 13232i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.179969
Bank_Level_Parallism_Col = 3.144201
Bank_Level_Parallism_Ready = 2.271405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.750784 

BW Util details:
bwutil = 0.046101 
total_CMD = 13427 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 12788 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046101 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012841 
queue_avg = 0.639458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.639458
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=657 dram_eff=0.9422
bk0: 56a 13321i bk1: 55a 13330i bk2: 56a 13325i bk3: 53a 13280i bk4: 58a 13321i bk5: 51a 13333i bk6: 51a 13340i bk7: 59a 13299i bk8: 59a 13296i bk9: 52a 13311i bk10: 32a 13332i bk11: 37a 13223i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.150388
Bank_Level_Parallism_Col = 3.111801
Bank_Level_Parallism_Ready = 2.234249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614907 

BW Util details:
bwutil = 0.046101 
total_CMD = 13427 
util_bw = 619 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 12782 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046101 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012841 
queue_avg = 0.721978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.721978
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12804 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=650 dram_eff=0.9508
bk0: 49a 13309i bk1: 61a 13307i bk2: 57a 13283i bk3: 53a 13281i bk4: 52a 13357i bk5: 57a 13316i bk6: 56a 13340i bk7: 56a 13254i bk8: 56a 13322i bk9: 53a 13289i bk10: 31a 13309i bk11: 37a 13188i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427900
Bank_Level_Parallism_Col = 3.386185
Bank_Level_Parallism_Ready = 2.436893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.753532 

BW Util details:
bwutil = 0.046027 
total_CMD = 13427 
util_bw = 618 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 12789 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12804 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.046027 
Either_Row_CoL_Bus_Util = 0.046399 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011236 
queue_avg = 0.697401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.697401
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12810 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04565
n_activity=647 dram_eff=0.9474
bk0: 56a 13319i bk1: 54a 13311i bk2: 56a 13345i bk3: 54a 13284i bk4: 51a 13355i bk5: 58a 13363i bk6: 52a 13325i bk7: 56a 13283i bk8: 53a 13363i bk9: 56a 13266i bk10: 33a 13318i bk11: 34a 13243i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.089764
Bank_Level_Parallism_Col = 3.070978
Bank_Level_Parallism_Ready = 2.218597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.695584 

BW Util details:
bwutil = 0.045654 
total_CMD = 13427 
util_bw = 613 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 12792 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12810 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045654 
Either_Row_CoL_Bus_Util = 0.045952 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.012966 
queue_avg = 0.714456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.714456
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13427 n_nop=12807 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0458
n_activity=652 dram_eff=0.9433
bk0: 55a 13339i bk1: 53a 13307i bk2: 58a 13331i bk3: 53a 13292i bk4: 54a 13365i bk5: 57a 13344i bk6: 53a 13334i bk7: 56a 13310i bk8: 53a 13331i bk9: 54a 13276i bk10: 35a 13348i bk11: 34a 13289i bk12: 0a 13427i bk13: 0a 13427i bk14: 0a 13427i bk15: 0a 13427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.926563
Bank_Level_Parallism_Col = 2.902973
Bank_Level_Parallism_Ready = 2.107317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.589984 

BW Util details:
bwutil = 0.045803 
total_CMD = 13427 
util_bw = 615 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 12787 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13427 
n_nop = 12807 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.045803 
Either_Row_CoL_Bus_Util = 0.046176 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.011290 
queue_avg = 0.680643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.680643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1002, Miss = 334, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1014, Miss = 338, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 996, Miss = 332, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1029, Miss = 343, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 972, Miss = 324, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1074, Miss = 358, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1086, Miss = 362, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 960, Miss = 320, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1023, Miss = 341, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 990, Miss = 330, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 325, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1050, Miss = 350, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 996, Miss = 332, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 335, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 963, Miss = 321, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1041, Miss = 347, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 981, Miss = 327, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1044, Miss = 348, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1008, Miss = 336, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1059, Miss = 353, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 948, Miss = 316, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 933, Miss = 311, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1095, Miss = 365, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 969, Miss = 323, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1050, Miss = 350, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1029, Miss = 343, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 993, Miss = 331, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1026, Miss = 342, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1020, Miss = 340, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1011, Miss = 337, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1020, Miss = 340, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 987, Miss = 329, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1029, Miss = 343, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 975, Miss = 325, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1041, Miss = 347, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1041, Miss = 347, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 981, Miss = 327, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1011, Miss = 337, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1011, Miss = 337, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 966, Miss = 322, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1059, Miss = 353, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 975, Miss = 325, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1038, Miss = 346, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1002, Miss = 334, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1008, Miss = 336, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 996, Miss = 332, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 996, Miss = 332, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1035, Miss = 345, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 999, Miss = 333, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 975, Miss = 325, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1050, Miss = 350, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 990, Miss = 330, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1035, Miss = 345, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 999, Miss = 333, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1023, Miss = 341, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1002, Miss = 334, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1005, Miss = 335, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 999, Miss = 333, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1014, Miss = 338, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64689
L2_total_cache_misses = 21563
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=64689
icnt_total_pkts_simt_to_mem=64689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 64689
Req_Network_cycles = 22858
Req_Network_injected_packets_per_cycle =       2.8300 
Req_Network_conflicts_per_cycle =       2.1726
Req_Network_conflicts_per_cycle_util =      13.4805
Req_Bank_Level_Parallism =      17.5594
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2887
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1750

Reply_Network_injected_packets_num = 64689
Reply_Network_cycles = 22858
Reply_Network_injected_packets_per_cycle =        2.8300
Reply_Network_conflicts_per_cycle =        1.0214
Reply_Network_conflicts_per_cycle_util =       5.5222
Reply_Bank_Level_Parallism =      15.3001
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0850
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0354
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 314738 (inst/sec)
gpgpu_simulation_rate = 1428 (cycle/sec)
gpgpu_silicon_slowdown = 1013305x
launching memcpy command : MemcpyHtoD,0x00007f7f4b700000,735000
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4.traceg
-kernel name = _Z6euclidPcffPfiii
-kernel id = 4
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4.traceg
launching kernel name: _Z6euclidPcffPfiii uid: 4
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 7584
gpu_sim_insn = 1678727
gpu_sim_insn_fp = 2372180
gpu_bytes_leidos = 720000
gpu_bytes_leidos_Desde_MemFetch = 2760064
gpu_arithmetic_intensity = 3.29469444444444
gpu_gflops = 452.603436
gpu_ipc =     221.3511
gpu_tot_sim_cycle = 30442
gpu_tot_sim_insn = 6714538
gpu_tot_ipc =     220.5682
gpu_tot_issued_cta = 3752
gpu_occupancy = 16.4948% 
gpu_tot_occupancy = 16.6497% 
max_total_param_size = 0
gpu_stall_dramfull = 18706
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8432
partiton_level_parallism_total  =       2.8333
partiton_level_parallism_util =      17.5167
partiton_level_parallism_util_total  =      17.2125
L2_BW  =     131.6526 GB/Sec
L2_BW_total  =     131.1942 GB/Sec
gpu_total_sim_rate=319739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4247, Reservation_fails = 602
	L1D_cache_core[1]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4502, Reservation_fails = 451
	L1D_cache_core[2]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4156, Reservation_fails = 616
	L1D_cache_core[3]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4309, Reservation_fails = 594
	L1D_cache_core[4]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4039, Reservation_fails = 577
	L1D_cache_core[5]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4008, Reservation_fails = 588
	L1D_cache_core[6]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3839, Reservation_fails = 562
	L1D_cache_core[7]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4212, Reservation_fails = 541
	L1D_cache_core[8]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3848, Reservation_fails = 670
	L1D_cache_core[9]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3707, Reservation_fails = 638
	L1D_cache_core[10]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3576, Reservation_fails = 677
	L1D_cache_core[11]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3899, Reservation_fails = 591
	L1D_cache_core[12]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3832, Reservation_fails = 648
	L1D_cache_core[13]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 4461, Reservation_fails = 473
	L1D_cache_core[14]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4179, Reservation_fails = 506
	L1D_cache_core[15]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3530, Reservation_fails = 633
	L1D_cache_core[16]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4198, Reservation_fails = 546
	L1D_cache_core[17]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4484, Reservation_fails = 579
	L1D_cache_core[18]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3812, Reservation_fails = 656
	L1D_cache_core[19]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4248, Reservation_fails = 416
	L1D_cache_core[20]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4361, Reservation_fails = 498
	L1D_cache_core[21]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4475, Reservation_fails = 507
	L1D_cache_core[22]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3932, Reservation_fails = 598
	L1D_cache_core[23]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4200, Reservation_fails = 579
	L1D_cache_core[24]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3810, Reservation_fails = 635
	L1D_cache_core[25]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4249, Reservation_fails = 532
	L1D_cache_core[26]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3849, Reservation_fails = 642
	L1D_cache_core[27]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4299, Reservation_fails = 545
	L1D_cache_core[28]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4379, Reservation_fails = 500
	L1D_cache_core[29]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4290, Reservation_fails = 659
	L1D_cache_core[30]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3502, Reservation_fails = 708
	L1D_cache_core[31]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3796, Reservation_fails = 714
	L1D_cache_core[32]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3935, Reservation_fails = 640
	L1D_cache_core[33]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3972, Reservation_fails = 620
	L1D_cache_core[34]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3966, Reservation_fails = 623
	L1D_cache_core[35]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 4322, Reservation_fails = 593
	L1D_cache_core[36]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4077, Reservation_fails = 611
	L1D_cache_core[37]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4143, Reservation_fails = 584
	L1D_cache_core[38]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3916, Reservation_fails = 623
	L1D_cache_core[39]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3985, Reservation_fails = 654
	L1D_cache_core[40]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4272, Reservation_fails = 565
	L1D_cache_core[41]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3804, Reservation_fails = 607
	L1D_cache_core[42]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4253, Reservation_fails = 535
	L1D_cache_core[43]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4119, Reservation_fails = 498
	L1D_cache_core[44]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3820, Reservation_fails = 631
	L1D_cache_core[45]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4368, Reservation_fails = 509
	L1D_cache_core[46]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4023, Reservation_fails = 600
	L1D_cache_core[47]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4063, Reservation_fails = 585
	L1D_cache_core[48]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3950, Reservation_fails = 622
	L1D_cache_core[49]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4238, Reservation_fails = 496
	L1D_cache_core[50]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4067, Reservation_fails = 597
	L1D_cache_core[51]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4375, Reservation_fails = 479
	L1D_cache_core[52]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4254, Reservation_fails = 527
	L1D_cache_core[53]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3955, Reservation_fails = 642
	L1D_cache_core[54]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4409, Reservation_fails = 412
	L1D_cache_core[55]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4261, Reservation_fails = 616
	L1D_cache_core[56]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3592, Reservation_fails = 720
	L1D_cache_core[57]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 3934, Reservation_fails = 607
	L1D_cache_core[58]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4042, Reservation_fails = 628
	L1D_cache_core[59]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4147, Reservation_fails = 592
	L1D_cache_core[60]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4155, Reservation_fails = 612
	L1D_cache_core[61]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4224, Reservation_fails = 521
	L1D_cache_core[62]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3816, Reservation_fails = 660
	L1D_cache_core[63]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4004, Reservation_fails = 614
	L1D_cache_core[64]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4073, Reservation_fails = 489
	L1D_cache_core[65]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4136, Reservation_fails = 489
	L1D_cache_core[66]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4297, Reservation_fails = 466
	L1D_cache_core[67]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 4415, Reservation_fails = 427
	L1D_cache_core[68]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 3594, Reservation_fails = 697
	L1D_cache_core[69]: Access = 6110, Miss = 1034, Miss_rate = 0.169, Pending_hits = 3797, Reservation_fails = 612
	L1D_cache_core[70]: Access = 6110, Miss = 1128, Miss_rate = 0.185, Pending_hits = 4015, Reservation_fails = 595
	L1D_cache_core[71]: Access = 6045, Miss = 1023, Miss_rate = 0.169, Pending_hits = 4010, Reservation_fails = 603
	L1D_cache_core[72]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 3664, Reservation_fails = 628
	L1D_cache_core[73]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 4190, Reservation_fails = 512
	L1D_cache_core[74]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 3908, Reservation_fails = 510
	L1D_cache_core[75]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 3791, Reservation_fails = 585
	L1D_cache_core[76]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 4142, Reservation_fails = 524
	L1D_cache_core[77]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 3771, Reservation_fails = 612
	L1D_cache_core[78]: Access = 5980, Miss = 1104, Miss_rate = 0.185, Pending_hits = 3671, Reservation_fails = 588
	L1D_cache_core[79]: Access = 5980, Miss = 1012, Miss_rate = 0.169, Pending_hits = 4024, Reservation_fails = 535
	L1D_total_cache_accesses = 487500
	L1D_total_cache_misses = 86252
	L1D_total_cache_miss_rate = 0.1769
	L1D_total_cache_pending_hits = 324187
	L1D_total_cache_reservation_fails = 46376
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 324187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 52968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 324187
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46376
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
664, 784, 784, 784, 824, 744, 744, 744, 664, 504, 504, 378, 
gpgpu_n_tot_thrd_icount = 6714538
gpgpu_n_tot_w_icount = 646592
gpgpu_n_stall_shd_mem = 134447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 78752
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64223
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:734225	W0_Idle:353605	W0_Scoreboard:1365424	W1:60764	W2:51427	W3:27162	W4:9660	W5:2419	W6:783	W7:179	W8:712	W9:880	W10:1692	W11:3011	W12:5675	W13:11649	W14:21558	W15:29906	W16:336197	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:170120	WS1:162800	WS2:162080	WS3:151592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 630016 {8:78752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3150080 {40:78752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 1236 
max_icnt2mem_latency = 582 
maxmrqlatency = 211 
max_icnt2sh_latency = 54 
averagemflatency = 373 
avg_icnt2mem_latency = 103 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 4 
mrq_lat_table:769 	2469 	1929 	3352 	4763 	3871 	2246 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31009 	39336 	14732 	1175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14117 	12619 	29628 	28877 	1004 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59076 	16730 	8061 	2227 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5686      5732      5385      5356      5368      5351      5416      5429      5640      5700      5729      5751         0         0         0         0 
dram[1]:      5681      5724      5370      5351      5361      5354      5409      5436      5688      5601      5719      5695         0         0         0         0 
dram[2]:      5737      5702      5360      5354      5351      5375      5405      5463      5668      5632      5698      5700         0         0         0         0 
dram[3]:      5736      5623      5353      5358      5354      5351      5424      5455      5668      5664      5681      5754         0         0         0         0 
dram[4]:      5657      5690      5363      5351      5353      5375      5434      5463      5671      5673      5732      5758         0         0         0         0 
dram[5]:      5632      5697      5353      5365      5351      5354      5409      5438      5664      5646      5695      5712         0         0         0         0 
dram[6]:      5657      5731      5356      5353      5351      5358      5465      5485      5690      5691      5727      5729         0         0         0         0 
dram[7]:      5671      5739      5382      5353      5354      5351      5443      5445      5669      5707      5734      5736         0         0         0         0 
dram[8]:      5674      5726      5353      5356      5351      5358      5463      5480      5538      5788      5720      5710         0         0         0         0 
dram[9]:      5666      5729      5400      5353      5351      5354      5458      5465      5526      5741      5722      5698         0         0         0         0 
dram[10]:      5630      5676      5387      5353      5373      5351      5474      5450      5644      5562      5748      5673         0         0         0         0 
dram[11]:      5649      5715      5363      5351      5361      5354      5465      5467      5588      5589      5756      5693         0         0         0         0 
dram[12]:      5695      5681      5380      5353      5373      5351      5472      5474      5674      5622      5720      5743         0         0         0         0 
dram[13]:      5746      5664      5377      5351      5380      5356      5441      5470      5698      5634      5715      5690         0         0         0         0 
dram[14]:      5673      5611      5373      5351      5356      5353      5411      5499      5664      5652      5717      5746         0         0         0         0 
dram[15]:      5669      5688      5356      5353      5351      5354      5458      5479      5664      5678      5785      5705         0         0         0         0 
dram[16]:      5683      5666      5351      5353      5370      5354      5460      5462      5635      5583      5754      5809         0         0         0         0 
dram[17]:      5640      5671      5353      5351      5356      5354      5458      5460      5681      5627      5760      5809         0         0         0         0 
dram[18]:      5676      5693      5351      5361      5354      5353      5475      5462      5589      5647      5751      5743         0         0         0         0 
dram[19]:      5691      5719      5405      5361      5351      5353      5438      5424      5632      5581      5708      5710         0         0         0         0 
dram[20]:      5683      5661      5353      5361      5351      5356      5378      5422      5671      5673      5756      5758         0         0         0         0 
dram[21]:      5703      5690      5351      5378      5353      5354      5438      5440      5686      5577      5773      5748         0         0         0         0 
dram[22]:      5705      5652      5382      5353      5351      5370      5441      5390      5583      5584      5749      5751         0         0         0         0 
dram[23]:      5673      5620      5366      5351      5356      5400      5419      5402      5618      5688      5744      5773         0         0         0         0 
dram[24]:      5705      5657      5354      5351      5353      5371      5375      5378      5702      5654      5758      5785         0         0         0         0 
dram[25]:      5691      5688      5373      5351      5354      5363      5380      5407      5685      5681      5768      5770         0         0         0         0 
dram[26]:      5678      5695      5351      5353      5394      5354      5405      5434      5661      5693      5794      5795         0         0         0         0 
dram[27]:      5680      5717      5356      5351      5354      5353      5405      5434      5666      5674      5715      5783         0         0         0         0 
dram[28]:      5686      5671      5351      5353      5354      5356      5431      5433      5605      5606      5794      5780         0         0         0         0 
dram[29]:      5681      5664      5353      5351      5356      5354      5429      5431      5632      5663      5782      5783         0         0         0         0 
dram[30]:      5673      5674      5354      5370      5365      5351      5404      5434      5608      5644      5748      5857         0         0         0         0 
dram[31]:      5739      5695      5351      5368      5356      5358      5407      5409      5628      5635      5737      5785         0         0         0         0 
average row accesses per activate:
dram[0]: 52.000000 57.000000 53.000000 56.000000 53.000000 60.000000 53.000000 55.000000 52.000000 57.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[1]: 55.000000 57.000000 52.000000 58.000000 53.000000 54.000000 53.000000 58.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 57.000000 54.000000 58.000000 52.000000 55.000000 59.000000 50.000000 51.000000 58.000000 37.000000 34.000000      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 57.000000 56.000000 52.000000 53.000000 57.000000 56.000000 55.000000 56.000000 56.000000 32.000000 36.000000      -nan      -nan      -nan      -nan 
dram[4]: 55.000000 55.000000 53.000000 53.000000 55.000000 57.000000 52.000000 58.000000 56.000000 53.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[5]: 60.000000 52.000000 58.000000 53.000000 58.000000 51.000000 54.000000 54.000000 56.000000 55.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[6]: 55.000000 52.000000 57.000000 55.000000 56.000000 53.000000 56.000000 53.000000 53.000000 57.000000 36.000000 28.000000      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 55.000000 57.000000 51.000000 56.000000 54.000000 54.000000 56.000000 59.000000 49.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[8]: 59.000000 53.000000 57.000000 52.000000 54.000000 53.000000 56.000000 56.000000 56.000000 53.000000 37.000000 25.000000      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 53.000000 59.000000 54.000000 55.000000 54.000000 58.000000 49.000000 58.000000 54.000000 36.000000 25.000000      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 55.000000 52.000000 56.000000 55.000000 53.000000 51.000000 56.000000 57.000000 54.000000 32.000000 28.000000      -nan      -nan      -nan      -nan 
dram[11]: 56.000000 53.000000 52.000000 56.000000 60.000000 53.000000 55.000000 55.000000 55.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[12]: 55.000000 53.000000 57.000000 53.000000 53.000000 56.000000 55.000000 56.000000 55.000000 53.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000 54.000000 56.000000 52.000000 59.000000 56.000000 55.000000 54.000000 54.000000 35.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 61.000000 54.000000 54.000000 55.000000 55.000000 53.000000 57.000000 57.000000 56.000000 33.000000 30.000000      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 55.000000 54.000000 59.000000 57.000000 54.000000 54.000000 56.000000 50.000000 60.000000 35.000000 25.000000      -nan      -nan      -nan      -nan 
dram[16]: 58.000000 56.000000 54.000000 57.000000 52.000000 57.000000 57.000000 55.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
dram[17]: 54.000000 53.000000 53.000000 57.000000 56.000000 55.000000 50.000000 60.000000 54.000000 57.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[18]: 53.000000 54.000000 60.000000 51.000000 53.000000 56.000000 55.000000 55.000000 55.000000 54.000000 34.000000 36.000000      -nan      -nan      -nan      -nan 
dram[19]: 56.000000 58.000000 56.000000 53.000000 56.000000 52.000000 54.000000 54.000000 56.000000 54.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[20]: 55.000000 55.000000 54.000000 58.000000 51.000000 57.000000 57.000000 52.000000 51.000000 59.000000 36.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 58.000000 50.000000 53.000000 56.000000 55.000000 56.000000 55.000000 55.000000 55.000000 57.000000 38.000000 31.000000      -nan      -nan      -nan      -nan 
dram[22]: 50.000000 58.000000 54.000000 55.000000 58.000000 54.000000 56.000000 53.000000 56.000000 52.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 55.000000 54.000000 53.000000 58.000000 52.000000 58.000000 52.000000 58.000000 52.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[24]: 56.000000 53.000000 55.000000 54.000000 58.000000 50.000000 53.000000 55.000000 56.000000 58.000000 34.000000 33.000000      -nan      -nan      -nan      -nan 
dram[25]: 55.000000 55.000000 53.000000 55.000000 56.000000 56.000000 59.000000 53.000000 54.000000 53.000000 36.000000 36.000000      -nan      -nan      -nan      -nan 
dram[26]: 57.000000 53.000000 49.000000 59.000000 57.000000 54.000000 56.000000 53.000000 52.000000 57.000000 34.000000 35.000000      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 53.000000 57.000000 56.000000 54.000000 54.000000 56.000000 54.000000 54.000000 57.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 56.000000 55.000000 56.000000 53.000000 58.000000 51.000000 51.000000 59.000000 59.000000 52.000000 32.000000 37.000000      -nan      -nan      -nan      -nan 
dram[29]: 49.000000 61.000000 57.000000 53.000000 52.000000 57.000000 56.000000 56.000000 56.000000 53.000000 31.000000 37.000000      -nan      -nan      -nan      -nan 
dram[30]: 56.000000 54.000000 56.000000 54.000000 51.000000 58.000000 52.000000 56.000000 53.000000 56.000000 33.000000 34.000000      -nan      -nan      -nan      -nan 
dram[31]: 55.000000 53.000000 58.000000 53.000000 54.000000 57.000000 53.000000 56.000000 53.000000 54.000000 35.000000 34.000000      -nan      -nan      -nan      -nan 
average row locality = 19688/384 = 51.270832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        57        53        56        53        60        53        55        52        57        32        36         0         0         0         0 
dram[1]:        55        57        52        58        53        54        53        58        53        56        33        34         0         0         0         0 
dram[2]:        53        57        54        58        52        55        59        50        51        58        37        34         0         0         0         0 
dram[3]:        52        57        56        52        53        57        56        55        56        56        32        36         0         0         0         0 
dram[4]:        55        55        53        53        55        57        52        58        56        53        35        33         0         0         0         0 
dram[5]:        60        52        58        53        58        51        54        54        56        55        36        32         0         0         0         0 
dram[6]:        55        52        57        55        56        53        56        53        53        57        36        28         0         0         0         0 
dram[7]:        54        55        57        51        56        54        54        56        59        49        33        34         0         0         0         0 
dram[8]:        59        53        57        52        54        53        56        56        56        53        37        25         0         0         0         0 
dram[9]:        56        53        59        54        55        54        58        49        58        54        36        25         0         0         0         0 
dram[10]:        56        55        52        56        55        53        51        56        57        54        32        28         0         0         0         0 
dram[11]:        56        53        52        56        60        53        55        55        55        54        35        28         0         0         0         0 
dram[12]:        55        53        57        53        53        56        55        56        55        53        35        28         0         0         0         0 
dram[13]:        53        54        54        56        52        59        56        55        54        54        35        28         0         0         0         0 
dram[14]:        53        61        54        54        55        55        53        57        57        56        33        30         0         0         0         0 
dram[15]:        54        55        54        59        57        54        54        56        50        60        35        25         0         0         0         0 
dram[16]:        58        56        54        57        52        57        57        55        53        54        35        34         0         0         0         0 
dram[17]:        54        53        53        57        56        55        50        60        54        57        35        32         0         0         0         0 
dram[18]:        53        54        60        51        53        56        55        55        55        54        34        36         0         0         0         0 
dram[19]:        56        58        56        53        56        52        54        54        56        54        34        35         0         0         0         0 
dram[20]:        55        55        54        58        51        57        57        52        51        59        36        33         0         0         0         0 
dram[21]:        58        50        53        56        55        56        55        55        55        57        38        31         0         0         0         0 
dram[22]:        50        58        54        55        58        54        56        53        56        52        34        35         0         0         0         0 
dram[23]:        55        55        54        53        58        52        58        52        58        52        33        34         0         0         0         0 
dram[24]:        56        53        55        54        58        50        53        55        56        58        34        33         0         0         0         0 
dram[25]:        55        55        53        55        56        56        59        53        54        53        36        36         0         0         0         0 
dram[26]:        57        53        49        59        57        54        56        53        52        57        34        35         0         0         0         0 
dram[27]:        56        53        57        56        54        54        56        54        54        57        36        32         0         0         0         0 
dram[28]:        56        55        56        53        58        51        51        59        59        52        32        37         0         0         0         0 
dram[29]:        49        61        57        53        52        57        56        56        56        53        31        37         0         0         0         0 
dram[30]:        56        54        56        54        51        58        52        56        53        56        33        34         0         0         0         0 
dram[31]:        55        53        58        53        54        57        53        56        53        54        35        34         0         0         0         0 
total dram reads = 19688
min_bank_accesses = 0!
chip skew: 622/605 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1577      1668      1715      1631      1250      1366      1383      1473      1683      1677      2309      2279    none      none      none      none  
dram[1]:       1616      1681      1717      1625      1318      1306      1376      1486      1674      1713      2230      2184    none      none      none      none  
dram[2]:       1668      1688      1676      1713      1276      1339      1418      1461      1645      1685      2194      2204    none      none      none      none  
dram[3]:       1656      1637      1661      1654      1239      1350      1390      1489      1636      1677      2253      2264    none      none      none      none  
dram[4]:       1577      1721      1722      1629      1293      1361      1390      1490      1602      1684      2169      2209    none      none      none      none  
dram[5]:       1671      1684      1734      1606      1336      1334      1404      1504      1658      1670      2177      2225    none      none      none      none  
dram[6]:       1620      1609      1725      1655      1293      1318      1408      1465      1626      1671      2189      2340    none      none      none      none  
dram[7]:       1593      1614      1661      1633      1340      1306      1429      1420      1670      1650      2179      2216    none      none      none      none  
dram[8]:       1658      1650      1695      1657      1382      1251      1436      1480      1650      1681      2083      2700    none      none      none      none  
dram[9]:       1583      1724      1736      1621      1338      1315      1456      1443      1673      1687      2160      2634    none      none      none      none  
dram[10]:       1606      1642      1752      1593      1354      1320      1440      1455      1682      1678      2192      2497    none      none      none      none  
dram[11]:       1627      1663      1739      1652      1380      1283      1401      1452      1647      1664      2247      2492    none      none      none      none  
dram[12]:       1646      1659      1630      1671      1299      1380      1423      1443      1688      1663      2182      2589    none      none      none      none  
dram[13]:       1664      1621      1669      1651      1272      1373      1465      1459      1676      1712      2154      2584    none      none      none      none  
dram[14]:       1615      1630      1641      1669      1326      1331      1417      1489      1606      1689      2230      2510    none      none      none      none  
dram[15]:       1615      1659      1683      1571      1270      1352      1389      1507      1595      1720      2196      2667    none      none      none      none  
dram[16]:       1638      1718      1622      1670      1350      1348      1430      1472      1648      1652      2144      2274    none      none      none      none  
dram[17]:       1642      1650      1624      1684      1360      1360      1390      1467      1752      1633      2141      2294    none      none      none      none  
dram[18]:       1658      1652      1611      1719      1332      1334      1430      1493      1644      1652      2188      2271    none      none      none      none  
dram[19]:       1631      1660      1634      1685      1355      1326      1390      1435      1677      1646      2220      2217    none      none      none      none  
dram[20]:       1672      1656      1659      1601      1272      1385      1398      1409      1659      1706      2241      2344    none      none      none      none  
dram[21]:       1640      1624      1637      1617      1283      1346      1404      1386      1669      1658      2121      2396    none      none      none      none  
dram[22]:       1612      1669      1630      1623      1331      1331      1396      1418      1679      1663      2254      2224    none      none      none      none  
dram[23]:       1598      1652      1596      1622      1303      1378      1445      1424      1661      1672      2301      2280    none      none      none      none  
dram[24]:       1661      1583      1640      1660      1314      1349      1420      1467      1678      1706      2231      2275    none      none      none      none  
dram[25]:       1659      1603      1660      1704      1297      1328      1446      1441      1672      1702      2196      2245    none      none      none      none  
dram[26]:       1625      1654      1627      1723      1325      1332      1432      1413      1649      1683      2162      2257    none      none      none      none  
dram[27]:       1602      1707      1684      1642      1313      1348      1428      1418      1645      1688      2131      2297    none      none      none      none  
dram[28]:       1585      1596      1610      1672      1379      1286      1407      1481      1692      1629      2300      2298    none      none      none      none  
dram[29]:       1578      1669      1621      1620      1331      1316      1423      1482      1587      1651      2315      2226    none      none      none      none  
dram[30]:       1625      1652      1604      1632      1310      1334      1390      1471      1645      1683      2281      2323    none      none      none      none  
dram[31]:       1634      1641      1610      1676      1290      1345      1389      1455      1677      1653      2164      2280    none      none      none      none  
maximum mf latency per bank:
dram[0]:       1050      1153      1073      1135       987       980      1024      1016      1074      1081      1056      1082       190         0         0         0
dram[1]:       1017      1101      1109      1157      1034       998      1056      1084      1035      1108      1023      1025       189       188         0         0
dram[2]:       1099      1009      1142      1169      1113      1071      1152       969      1035      1111      1043      1063       189       189         0         0
dram[3]:       1020      1140      1128      1174       945       988      1030      1070       967      1178      1003      1036       189       189         0         0
dram[4]:       1062      1129      1110      1200      1031      1212      1041       989       978      1066      1024       951       189         0         0         0
dram[5]:       1056      1023      1181      1080      1048      1007      1044      1074      1112      1111       988      1121       189         0         0         0
dram[6]:       1054       984      1151      1101      1066      1124      1032       969      1038      1091       998      1124       188         0         0         0
dram[7]:       1049      1020      1097      1133      1052       964      1049       971      1175      1019       915      1147       189         0         0         0
dram[8]:       1053      1011      1081      1084      1039      1006      1055       985      1066      1070       996      1014       191         0         0         0
dram[9]:       1063      1022      1207      1064      1004       961      1119       898      1113      1052      1016       985       188         0         0         0
dram[10]:       1005      1012      1185      1107       998      1079      1011      1091      1030      1033      1008       993       189         0         0         0
dram[11]:        949      1005      1094      1183      1066       950      1035      1092      1101      1052      1060      1004       189         0         0         0
dram[12]:       1076      1179      1069      1221       959      1098      1029       963      1032      1078      1034       980       190         0         0         0
dram[13]:       1081      1095      1075      1155      1005      1051      1110      1053      1097      1094       930      1041       190         0         0         0
dram[14]:       1128      1157      1055      1224      1021      1035      1055      1105      1002      1060      1021      1024       189         0         0         0
dram[15]:       1087      1062      1095      1070      1004      1086      1013      1123      1026      1125      1012      1033       188         0         0         0
dram[16]:       1021      1142      1149      1161      1035      1048      1032      1086      1159      1039      1020      1088       188         0         0         0
dram[17]:        969      1115      1100      1179      1002      1101       950      1032      1143       959       975      1029       189         0         0         0
dram[18]:       1066      1097      1094      1163       993       957      1085      1012      1022      1056       966      1087       189         0         0         0
dram[19]:       1087       994      1130      1125      1119       968      1021      1036      1081      1093      1053      1010       189         0         0         0
dram[20]:       1124      1114      1166      1156      1060      1042      1121      1091      1078      1074      1024      1037       189         0         0         0
dram[21]:       1048      1101      1053      1178      1125      1087      1072      1060      1015      1054      1099      1096       189         0         0         0
dram[22]:        998      1102      1047      1116      1026      1125       968      1037      1085      1086      1049       994       188         0         0         0
dram[23]:        976       987      1061      1190      1039      1046      1089       944      1054      1050      1001      1100       189         0         0         0
dram[24]:       1063      1027      1112      1200      1023      1049      1047      1050      1051      1132      1067      1015       189         0         0         0
dram[25]:       1052       998      1088      1236      1082       991      1053      1087      1066      1131      1050      1043       189         0         0         0
dram[26]:       1030      1013      1029      1222      1065      1012      1029       983      1043      1047      1090      1068       189         0         0         0
dram[27]:       1066      1057      1110      1191      1005      1076      1019      1034       951      1044       976      1032       189         0         0         0
dram[28]:       1066      1053      1077      1189      1068      1088      1044      1088      1060      1018      1005      1108       191         0         0         0
dram[29]:       1030      1021      1047      1208       899      1064      1093      1002      1017      1016       995      1085       188         0         0         0
dram[30]:       1083      1138      1103      1154      1030      1018       996      1038      1148      1063      1031      1104       190         0         0         0
dram[31]:       1059      1064      1085      1182      1129      1020      1028      1108      1062      1042      1095      1073       189         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17261 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03445
n_activity=656 dram_eff=0.939
bk0: 52a 17772i bk1: 57a 17723i bk2: 53a 17771i bk3: 56a 17730i bk4: 53a 17834i bk5: 60a 17810i bk6: 53a 17803i bk7: 55a 17721i bk8: 52a 17781i bk9: 57a 17742i bk10: 32a 17766i bk11: 36a 17719i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.149068
Bank_Level_Parallism_Col = 3.138629
Bank_Level_Parallism_Ready = 2.232143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.588785 

BW Util details:
bwutil = 0.034448 
total_CMD = 17882 
util_bw = 616 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 17238 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17261 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034448 
Either_Row_CoL_Bus_Util = 0.034728 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011272 
queue_avg = 0.608377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.608377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17261 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03445
n_activity=649 dram_eff=0.9492
bk0: 55a 17776i bk1: 57a 17743i bk2: 52a 17800i bk3: 58a 17741i bk4: 53a 17799i bk5: 54a 17807i bk6: 53a 17800i bk7: 58a 17759i bk8: 53a 17756i bk9: 56a 17726i bk10: 33a 17786i bk11: 34a 17757i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.061224
Bank_Level_Parallism_Col = 3.045598
Bank_Level_Parallism_Ready = 2.168831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.712264 

BW Util details:
bwutil = 0.034448 
total_CMD = 17882 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 17245 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17261 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034448 
Either_Row_CoL_Bus_Util = 0.034728 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011272 
queue_avg = 0.548149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.548149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17261 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=654 dram_eff=0.945
bk0: 53a 17744i bk1: 57a 17704i bk2: 54a 17769i bk3: 58a 17756i bk4: 52a 17816i bk5: 55a 17776i bk6: 59a 17751i bk7: 50a 17802i bk8: 51a 17759i bk9: 58a 17709i bk10: 37a 17751i bk11: 34a 17697i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.376947
Bank_Level_Parallism_Col = 3.351014
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.720749 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 17240 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17261 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034728 
Issued_on_Two_Bus_Simul_Util = 0.000503 
issued_two_Eff = 0.014493 
queue_avg = 0.523040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.52304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=653 dram_eff=0.9464
bk0: 52a 17770i bk1: 57a 17770i bk2: 56a 17756i bk3: 52a 17731i bk4: 53a 17799i bk5: 57a 17767i bk6: 56a 17791i bk7: 55a 17764i bk8: 56a 17771i bk9: 56a 17720i bk10: 32a 17752i bk11: 36a 17694i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.302652
Bank_Level_Parallism_Col = 3.270313
Bank_Level_Parallism_Ready = 2.367314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.756250 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 17241 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011236 
queue_avg = 0.556929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.556929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17263 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03439
n_activity=646 dram_eff=0.952
bk0: 55a 17796i bk1: 55a 17791i bk2: 53a 17788i bk3: 53a 17740i bk4: 55a 17798i bk5: 57a 17779i bk6: 52a 17813i bk7: 58a 17740i bk8: 56a 17813i bk9: 53a 17765i bk10: 35a 17796i bk11: 33a 17754i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.880126
Bank_Level_Parallism_Col = 2.859400
Bank_Level_Parallism_Ready = 1.986992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.488152 

BW Util details:
bwutil = 0.034392 
total_CMD = 17882 
util_bw = 615 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 17248 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17263 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034392 
Either_Row_CoL_Bus_Util = 0.034616 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012924 
queue_avg = 0.502349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.502349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03462
n_activity=651 dram_eff=0.9508
bk0: 60a 17764i bk1: 52a 17756i bk2: 58a 17772i bk3: 53a 17756i bk4: 58a 17768i bk5: 51a 17801i bk6: 54a 17800i bk7: 54a 17761i bk8: 56a 17748i bk9: 55a 17799i bk10: 36a 17772i bk11: 32a 17716i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.114241
Bank_Level_Parallism_Col = 3.086207
Bank_Level_Parallism_Ready = 2.190630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.721003 

BW Util details:
bwutil = 0.034616 
total_CMD = 17882 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 17243 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034616 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012841 
queue_avg = 0.510122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.510122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17266 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03417
n_activity=644 dram_eff=0.9488
bk0: 55a 17800i bk1: 52a 17760i bk2: 57a 17797i bk3: 55a 17757i bk4: 56a 17805i bk5: 53a 17820i bk6: 56a 17788i bk7: 53a 17768i bk8: 53a 17787i bk9: 57a 17757i bk10: 36a 17774i bk11: 28a 17753i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.893987
Bank_Level_Parallism_Col = 2.851030
Bank_Level_Parallism_Ready = 1.955810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.505547 

BW Util details:
bwutil = 0.034168 
total_CMD = 17882 
util_bw = 611 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 17250 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17266 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034168 
Either_Row_CoL_Bus_Util = 0.034448 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011364 
queue_avg = 0.582597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.582597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17266 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03422
n_activity=643 dram_eff=0.9518
bk0: 54a 17778i bk1: 55a 17765i bk2: 57a 17797i bk3: 51a 17775i bk4: 56a 17783i bk5: 54a 17806i bk6: 54a 17786i bk7: 56a 17732i bk8: 59a 17729i bk9: 49a 17749i bk10: 33a 17829i bk11: 34a 17772i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.003170
Bank_Level_Parallism_Col = 2.965079
Bank_Level_Parallism_Ready = 2.045752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614286 

BW Util details:
bwutil = 0.034224 
total_CMD = 17882 
util_bw = 612 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 17251 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17266 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034224 
Either_Row_CoL_Bus_Util = 0.034448 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012987 
queue_avg = 0.531764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.531764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17267 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03417
n_activity=649 dram_eff=0.9414
bk0: 59a 17818i bk1: 53a 17749i bk2: 57a 17778i bk3: 52a 17756i bk4: 54a 17807i bk5: 53a 17806i bk6: 56a 17801i bk7: 56a 17772i bk8: 56a 17740i bk9: 53a 17780i bk10: 37a 17782i bk11: 25a 17765i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.890110
Bank_Level_Parallism_Col = 2.860063
Bank_Level_Parallism_Ready = 2.008183
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.522012 

BW Util details:
bwutil = 0.034168 
total_CMD = 17882 
util_bw = 611 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 17245 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17267 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034168 
Either_Row_CoL_Bus_Util = 0.034392 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.013008 
queue_avg = 0.631864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.631864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17268 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03417
n_activity=647 dram_eff=0.9444
bk0: 56a 17784i bk1: 53a 17735i bk2: 59a 17760i bk3: 54a 17758i bk4: 55a 17828i bk5: 54a 17804i bk6: 58a 17780i bk7: 49a 17769i bk8: 58a 17754i bk9: 54a 17738i bk10: 36a 17716i bk11: 25a 17776i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.138583
Bank_Level_Parallism_Col = 3.115142
Bank_Level_Parallism_Ready = 2.196399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.619874 

BW Util details:
bwutil = 0.034168 
total_CMD = 17882 
util_bw = 611 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 17247 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17268 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034168 
Either_Row_CoL_Bus_Util = 0.034336 
Issued_on_Two_Bus_Simul_Util = 0.000503 
issued_two_Eff = 0.014658 
queue_avg = 0.630355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.630355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17272 n_act=12 n_pre=0 n_ref_event=0 n_req=605 n_rd=605 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03383
n_activity=638 dram_eff=0.9483
bk0: 56a 17783i bk1: 55a 17767i bk2: 52a 17793i bk3: 56a 17757i bk4: 55a 17820i bk5: 53a 17793i bk6: 51a 17824i bk7: 56a 17731i bk8: 57a 17739i bk9: 54a 17761i bk10: 32a 17794i bk11: 28a 17757i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980165
Row_Buffer_Locality_read = 0.980165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.987221
Bank_Level_Parallism_Col = 2.968000
Bank_Level_Parallism_Ready = 2.061157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.564800 

BW Util details:
bwutil = 0.033833 
total_CMD = 17882 
util_bw = 605 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 17256 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17272 
Read = 605 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 605 
total_req = 605 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 605 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.033833 
Either_Row_CoL_Bus_Util = 0.034113 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011475 
queue_avg = 0.535902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.535902
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17264 n_act=12 n_pre=0 n_ref_event=0 n_req=612 n_rd=612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03422
n_activity=651 dram_eff=0.9401
bk0: 56a 17748i bk1: 53a 17737i bk2: 52a 17763i bk3: 56a 17733i bk4: 60a 17750i bk5: 53a 17787i bk6: 55a 17789i bk7: 55a 17737i bk8: 55a 17719i bk9: 54a 17721i bk10: 35a 17716i bk11: 28a 17699i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.594679
Bank_Level_Parallism_Col = 3.570533
Bank_Level_Parallism_Ready = 2.583333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.993730 

BW Util details:
bwutil = 0.034224 
total_CMD = 17882 
util_bw = 612 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 17243 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17264 
Read = 612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 612 
total_req = 612 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 612 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034224 
Either_Row_CoL_Bus_Util = 0.034560 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.009709 
queue_avg = 0.554580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.55458
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17269 n_act=12 n_pre=0 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03406
n_activity=646 dram_eff=0.9427
bk0: 55a 17752i bk1: 53a 17720i bk2: 57a 17737i bk3: 53a 17709i bk4: 53a 17800i bk5: 56a 17793i bk6: 55a 17805i bk7: 56a 17745i bk8: 55a 17757i bk9: 53a 17751i bk10: 35a 17729i bk11: 28a 17700i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980296
Row_Buffer_Locality_read = 0.980296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.462145
Bank_Level_Parallism_Col = 3.442338
Bank_Level_Parallism_Ready = 2.500821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.914692 

BW Util details:
bwutil = 0.034057 
total_CMD = 17882 
util_bw = 609 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 17248 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17269 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 609 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034057 
Either_Row_CoL_Bus_Util = 0.034280 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.013051 
queue_avg = 0.561514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.561514
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17270 n_act=12 n_pre=0 n_ref_event=0 n_req=610 n_rd=610 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03411
n_activity=646 dram_eff=0.9443
bk0: 53a 17762i bk1: 54a 17769i bk2: 54a 17772i bk3: 56a 17718i bk4: 52a 17807i bk5: 59a 17812i bk6: 56a 17802i bk7: 55a 17763i bk8: 54a 17770i bk9: 54a 17738i bk10: 35a 17772i bk11: 28a 17691i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980328
Row_Buffer_Locality_read = 0.980328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.182965
Bank_Level_Parallism_Col = 3.167457
Bank_Level_Parallism_Ready = 2.242623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707741 

BW Util details:
bwutil = 0.034113 
total_CMD = 17882 
util_bw = 610 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 17248 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17270 
Read = 610 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 610 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 610 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034113 
Either_Row_CoL_Bus_Util = 0.034224 
Issued_on_Two_Bus_Simul_Util = 0.000559 
issued_two_Eff = 0.016340 
queue_avg = 0.596298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.596298
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17260 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=658 dram_eff=0.9392
bk0: 53a 17769i bk1: 61a 17751i bk2: 54a 17750i bk3: 54a 17712i bk4: 55a 17773i bk5: 55a 17770i bk6: 53a 17819i bk7: 57a 17780i bk8: 57a 17742i bk9: 56a 17742i bk10: 33a 17772i bk11: 30a 17708i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.272446
Bank_Level_Parallism_Col = 3.251163
Bank_Level_Parallism_Ready = 2.347896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.784496 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 17236 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17260 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034784 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012862 
queue_avg = 0.585114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.585114
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17263 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03428
n_activity=653 dram_eff=0.9387
bk0: 54a 17789i bk1: 55a 17723i bk2: 54a 17776i bk3: 59a 17739i bk4: 57a 17817i bk5: 54a 17787i bk6: 54a 17810i bk7: 56a 17750i bk8: 50a 17754i bk9: 60a 17726i bk10: 35a 17712i bk11: 25a 17735i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.243370
Bank_Level_Parallism_Col = 3.210938
Bank_Level_Parallism_Ready = 2.296901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.707813 

BW Util details:
bwutil = 0.034280 
total_CMD = 17882 
util_bw = 613 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 17241 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17263 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034280 
Either_Row_CoL_Bus_Util = 0.034616 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.009693 
queue_avg = 0.613242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.613242
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17255 n_act=12 n_pre=0 n_ref_event=0 n_req=622 n_rd=622 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03478
n_activity=661 dram_eff=0.941
bk0: 58a 17774i bk1: 56a 17776i bk2: 54a 17807i bk3: 57a 17740i bk4: 52a 17827i bk5: 57a 17794i bk6: 57a 17790i bk7: 55a 17783i bk8: 53a 17756i bk9: 54a 17765i bk10: 35a 17762i bk11: 34a 17711i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.959938
Bank_Level_Parallism_Col = 2.933642
Bank_Level_Parallism_Ready = 2.078778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.538580 

BW Util details:
bwutil = 0.034784 
total_CMD = 17882 
util_bw = 622 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 17233 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17255 
Read = 622 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 622 
total_req = 622 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 622 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034784 
Either_Row_CoL_Bus_Util = 0.035063 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011164 
queue_avg = 0.556929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.556929
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17261 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03445
n_activity=654 dram_eff=0.9419
bk0: 54a 17801i bk1: 53a 17768i bk2: 53a 17793i bk3: 57a 17725i bk4: 56a 17792i bk5: 55a 17764i bk6: 50a 17784i bk7: 60a 17745i bk8: 54a 17749i bk9: 57a 17714i bk10: 35a 17743i bk11: 32a 17710i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.289720
Bank_Level_Parallism_Col = 3.254290
Bank_Level_Parallism_Ready = 2.396104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.800312 

BW Util details:
bwutil = 0.034448 
total_CMD = 17882 
util_bw = 616 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 17240 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17261 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034448 
Either_Row_CoL_Bus_Util = 0.034728 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011272 
queue_avg = 0.566827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.566827
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17262 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03445
n_activity=649 dram_eff=0.9492
bk0: 53a 17779i bk1: 54a 17757i bk2: 60a 17777i bk3: 51a 17710i bk4: 53a 17779i bk5: 56a 17784i bk6: 55a 17757i bk7: 55a 17708i bk8: 55a 17726i bk9: 54a 17763i bk10: 34a 17767i bk11: 36a 17645i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.529042
Bank_Level_Parallism_Col = 3.501572
Bank_Level_Parallism_Ready = 2.503247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.893082 

BW Util details:
bwutil = 0.034448 
total_CMD = 17882 
util_bw = 616 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 17245 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17262 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034448 
Either_Row_CoL_Bus_Util = 0.034672 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012903 
queue_avg = 0.550554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.550554
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17261 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=654 dram_eff=0.945
bk0: 56a 17782i bk1: 58a 17713i bk2: 56a 17746i bk3: 53a 17710i bk4: 56a 17796i bk5: 52a 17782i bk6: 54a 17793i bk7: 54a 17748i bk8: 56a 17716i bk9: 54a 17737i bk10: 34a 17796i bk11: 35a 17687i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.420561
Bank_Level_Parallism_Col = 3.400936
Bank_Level_Parallism_Ready = 2.448220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.833073 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 17240 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17261 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034728 
Issued_on_Two_Bus_Simul_Util = 0.000503 
issued_two_Eff = 0.014493 
queue_avg = 0.530589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.530589
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=653 dram_eff=0.9464
bk0: 55a 17783i bk1: 55a 17763i bk2: 54a 17803i bk3: 58a 17742i bk4: 51a 17807i bk5: 57a 17754i bk6: 57a 17770i bk7: 52a 17761i bk8: 51a 17795i bk9: 59a 17775i bk10: 36a 17788i bk11: 33a 17707i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.048362
Bank_Level_Parallism_Col = 3.015625
Bank_Level_Parallism_Ready = 2.142395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.606250 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 17241 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011236 
queue_avg = 0.493960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.49396
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17260 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03462
n_activity=649 dram_eff=0.9538
bk0: 58a 17776i bk1: 50a 17770i bk2: 53a 17809i bk3: 56a 17728i bk4: 55a 17789i bk5: 56a 17805i bk6: 55a 17801i bk7: 55a 17776i bk8: 55a 17755i bk9: 57a 17781i bk10: 38a 17800i bk11: 31a 17727i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.960753
Bank_Level_Parallism_Col = 2.932390
Bank_Level_Parallism_Ready = 2.088853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.567610 

BW Util details:
bwutil = 0.034616 
total_CMD = 17882 
util_bw = 619 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 17245 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17260 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034616 
Either_Row_CoL_Bus_Util = 0.034784 
Issued_on_Two_Bus_Simul_Util = 0.000503 
issued_two_Eff = 0.014469 
queue_avg = 0.503244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.503244
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17263 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03439
n_activity=645 dram_eff=0.9535
bk0: 50a 17773i bk1: 58a 17792i bk2: 54a 17807i bk3: 55a 17762i bk4: 58a 17812i bk5: 54a 17808i bk6: 56a 17794i bk7: 53a 17716i bk8: 56a 17751i bk9: 52a 17753i bk10: 34a 17779i bk11: 35a 17689i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.101106
Bank_Level_Parallism_Col = 3.077532
Bank_Level_Parallism_Ready = 2.204878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.683544 

BW Util details:
bwutil = 0.034392 
total_CMD = 17882 
util_bw = 615 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 17249 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17263 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034392 
Either_Row_CoL_Bus_Util = 0.034616 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012924 
queue_avg = 0.484398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.484398
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17265 n_act=12 n_pre=0 n_ref_event=0 n_req=614 n_rd=614 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03434
n_activity=654 dram_eff=0.9388
bk0: 55a 17710i bk1: 55a 17762i bk2: 54a 17792i bk3: 53a 17718i bk4: 58a 17797i bk5: 52a 17772i bk6: 58a 17737i bk7: 52a 17718i bk8: 58a 17759i bk9: 52a 17751i bk10: 33a 17747i bk11: 34a 17670i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.980456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.528037
Bank_Level_Parallism_Col = 3.508580
Bank_Level_Parallism_Ready = 2.532573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.862715 

BW Util details:
bwutil = 0.034336 
total_CMD = 17882 
util_bw = 614 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 17240 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17265 
Read = 614 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 614 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 614 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034336 
Either_Row_CoL_Bus_Util = 0.034504 
Issued_on_Two_Bus_Simul_Util = 0.000503 
issued_two_Eff = 0.014587 
queue_avg = 0.605134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.605134
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17262 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03439
n_activity=647 dram_eff=0.9505
bk0: 56a 17750i bk1: 53a 17744i bk2: 55a 17797i bk3: 54a 17760i bk4: 58a 17808i bk5: 50a 17798i bk6: 53a 17767i bk7: 55a 17734i bk8: 56a 17765i bk9: 58a 17711i bk10: 34a 17791i bk11: 33a 17731i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.217323
Bank_Level_Parallism_Col = 3.186120
Bank_Level_Parallism_Ready = 2.269919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.774448 

BW Util details:
bwutil = 0.034392 
total_CMD = 17882 
util_bw = 615 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 17247 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17262 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034392 
Either_Row_CoL_Bus_Util = 0.034672 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011290 
queue_avg = 0.542836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.542836
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17255 n_act=12 n_pre=0 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03473
n_activity=662 dram_eff=0.9381
bk0: 55a 17722i bk1: 55a 17767i bk2: 53a 17805i bk3: 55a 17761i bk4: 56a 17796i bk5: 56a 17801i bk6: 59a 17760i bk7: 53a 17764i bk8: 54a 17753i bk9: 53a 17752i bk10: 36a 17783i bk11: 36a 17707i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980676
Row_Buffer_Locality_read = 0.980676
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.129231
Bank_Level_Parallism_Col = 3.101695
Bank_Level_Parallism_Ready = 2.202899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.570108 

BW Util details:
bwutil = 0.034728 
total_CMD = 17882 
util_bw = 621 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 17232 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17255 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 621 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034728 
Either_Row_CoL_Bus_Util = 0.035063 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.009569 
queue_avg = 0.547198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.547198
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17262 n_act=12 n_pre=0 n_ref_event=0 n_req=616 n_rd=616 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03445
n_activity=667 dram_eff=0.9235
bk0: 57a 17767i bk1: 53a 17774i bk2: 49a 17803i bk3: 59a 17753i bk4: 57a 17804i bk5: 54a 17808i bk6: 56a 17794i bk7: 53a 17781i bk8: 52a 17801i bk9: 57a 17734i bk10: 34a 17797i bk11: 35a 17739i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980519
Row_Buffer_Locality_read = 0.980519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.816794
Bank_Level_Parallism_Col = 2.787462
Bank_Level_Parallism_Ready = 1.993507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.446483 

BW Util details:
bwutil = 0.034448 
total_CMD = 17882 
util_bw = 616 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 17227 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17262 
Read = 616 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 616 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 616 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034448 
Either_Row_CoL_Bus_Util = 0.034672 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012903 
queue_avg = 0.644894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.644894
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03462
n_activity=651 dram_eff=0.9508
bk0: 56a 17760i bk1: 53a 17756i bk2: 57a 17759i bk3: 56a 17751i bk4: 54a 17815i bk5: 54a 17790i bk6: 56a 17795i bk7: 54a 17767i bk8: 54a 17782i bk9: 57a 17751i bk10: 36a 17758i bk11: 32a 17687i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.179969
Bank_Level_Parallism_Col = 3.144201
Bank_Level_Parallism_Ready = 2.271405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.750784 

BW Util details:
bwutil = 0.034616 
total_CMD = 17882 
util_bw = 619 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 17243 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034616 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012841 
queue_avg = 0.480148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.480148
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=619 n_rd=619 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03462
n_activity=657 dram_eff=0.9422
bk0: 56a 17776i bk1: 55a 17785i bk2: 56a 17780i bk3: 53a 17735i bk4: 58a 17776i bk5: 51a 17788i bk6: 51a 17795i bk7: 59a 17754i bk8: 59a 17751i bk9: 52a 17766i bk10: 32a 17787i bk11: 37a 17678i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980614
Row_Buffer_Locality_read = 0.980614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.150388
Bank_Level_Parallism_Col = 3.111801
Bank_Level_Parallism_Ready = 2.234249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.614907 

BW Util details:
bwutil = 0.034616 
total_CMD = 17882 
util_bw = 619 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 17237 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 619 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 619 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 619 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034616 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012841 
queue_avg = 0.542109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.542109
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17259 n_act=12 n_pre=0 n_ref_event=0 n_req=618 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=650 dram_eff=0.9508
bk0: 49a 17764i bk1: 61a 17762i bk2: 57a 17738i bk3: 53a 17736i bk4: 52a 17812i bk5: 57a 17771i bk6: 56a 17795i bk7: 56a 17709i bk8: 56a 17777i bk9: 53a 17744i bk10: 31a 17764i bk11: 37a 17643i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.980583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.427900
Bank_Level_Parallism_Col = 3.386185
Bank_Level_Parallism_Ready = 2.436893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.753532 

BW Util details:
bwutil = 0.034560 
total_CMD = 17882 
util_bw = 618 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 17244 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17259 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 618 
total_req = 618 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 618 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034560 
Either_Row_CoL_Bus_Util = 0.034840 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011236 
queue_avg = 0.523655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.523655
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17265 n_act=12 n_pre=0 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03428
n_activity=647 dram_eff=0.9474
bk0: 56a 17774i bk1: 54a 17766i bk2: 56a 17800i bk3: 54a 17739i bk4: 51a 17810i bk5: 58a 17818i bk6: 52a 17780i bk7: 56a 17738i bk8: 53a 17818i bk9: 56a 17721i bk10: 33a 17773i bk11: 34a 17698i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980424
Row_Buffer_Locality_read = 0.980424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.089764
Bank_Level_Parallism_Col = 3.070978
Bank_Level_Parallism_Ready = 2.218597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.695584 

BW Util details:
bwutil = 0.034280 
total_CMD = 17882 
util_bw = 613 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 17247 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17265 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 613 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034280 
Either_Row_CoL_Bus_Util = 0.034504 
Issued_on_Two_Bus_Simul_Util = 0.000447 
issued_two_Eff = 0.012966 
queue_avg = 0.536461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.536461
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17882 n_nop=17262 n_act=12 n_pre=0 n_ref_event=0 n_req=615 n_rd=615 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03439
n_activity=652 dram_eff=0.9433
bk0: 55a 17794i bk1: 53a 17762i bk2: 58a 17786i bk3: 53a 17747i bk4: 54a 17820i bk5: 57a 17799i bk6: 53a 17789i bk7: 56a 17765i bk8: 53a 17786i bk9: 54a 17731i bk10: 35a 17803i bk11: 34a 17744i bk12: 0a 17882i bk13: 0a 17882i bk14: 0a 17882i bk15: 0a 17882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980488
Row_Buffer_Locality_read = 0.980488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.926563
Bank_Level_Parallism_Col = 2.902973
Bank_Level_Parallism_Ready = 2.107317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.589984 

BW Util details:
bwutil = 0.034392 
total_CMD = 17882 
util_bw = 615 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 17242 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17882 
n_nop = 17262 
Read = 615 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 615 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 615 
Row_Bus_Util =  0.000671 
CoL_Bus_Util = 0.034392 
Either_Row_CoL_Bus_Util = 0.034672 
Issued_on_Two_Bus_Simul_Util = 0.000391 
issued_two_Eff = 0.011290 
queue_avg = 0.511073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.511073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1336, Miss = 334, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1352, Miss = 338, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1328, Miss = 332, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1372, Miss = 343, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1296, Miss = 324, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1432, Miss = 358, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1448, Miss = 362, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1280, Miss = 320, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1364, Miss = 341, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1320, Miss = 330, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1300, Miss = 325, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1400, Miss = 350, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1328, Miss = 332, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1340, Miss = 335, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1284, Miss = 321, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1388, Miss = 347, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1308, Miss = 327, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1392, Miss = 348, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1344, Miss = 336, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1412, Miss = 353, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1264, Miss = 316, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1244, Miss = 311, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1460, Miss = 365, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1292, Miss = 323, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1400, Miss = 350, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1372, Miss = 343, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1324, Miss = 331, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1368, Miss = 342, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1360, Miss = 340, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1348, Miss = 337, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1360, Miss = 340, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1316, Miss = 329, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1372, Miss = 343, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1300, Miss = 325, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1388, Miss = 347, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1388, Miss = 347, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1308, Miss = 327, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1348, Miss = 337, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1348, Miss = 337, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1288, Miss = 322, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1412, Miss = 353, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1300, Miss = 325, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1384, Miss = 346, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1336, Miss = 334, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1344, Miss = 336, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1328, Miss = 332, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1328, Miss = 332, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1380, Miss = 345, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1332, Miss = 333, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1300, Miss = 325, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1400, Miss = 350, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1320, Miss = 330, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1380, Miss = 345, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1332, Miss = 333, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1364, Miss = 341, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1336, Miss = 334, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1340, Miss = 335, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1332, Miss = 333, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1352, Miss = 338, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 86252
L2_total_cache_misses = 21563
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=86252
icnt_total_pkts_simt_to_mem=86252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 86252
Req_Network_cycles = 30442
Req_Network_injected_packets_per_cycle =       2.8333 
Req_Network_conflicts_per_cycle =       2.1982
Req_Network_conflicts_per_cycle_util =      13.6151
Req_Bank_Level_Parallism =      17.5487
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.3249
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1425

Reply_Network_injected_packets_num = 86252
Reply_Network_cycles = 30442
Reply_Network_injected_packets_per_cycle =        2.8333
Reply_Network_conflicts_per_cycle =        1.0664
Reply_Network_conflicts_per_cycle_util =       5.9467
Reply_Bank_Level_Parallism =      15.8000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0920
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0354
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 319739 (inst/sec)
gpgpu_simulation_rate = 1449 (cycle/sec)
gpgpu_silicon_slowdown = 998619x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
