
Progetto real time.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800c118  0800c118  0001c118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c258  0800c258  00020150  2**0
                  CONTENTS
  4 .ARM          00000008  0800c258  0800c258  0001c258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c260  0800c260  00020150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c260  0800c260  0001c260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c264  0800c264  0001c264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20000000  0800c268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020cc  20000150  0800c3b8  00020150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000221c  0800c3b8  0002221c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ae4c  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ad7  00000000  00000000  0004afcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000023a8  00000000  00000000  0004faa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002170  00000000  00000000  00051e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000681a  00000000  00000000  00053fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001bd5f  00000000  00000000  0005a7da  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001081df  00000000  00000000  00076539  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017e718  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f84  00000000  00000000  0017e794  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c0fc 	.word	0x0800c0fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800c0fc 	.word	0x0800c0fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	; 0x28
 8000f3c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3e:	f001 fdd3 	bl	8002ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f42:	f000 f89b 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f46:	f000 faa7 	bl	8001498 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000f4a:	f000 f93b 	bl	80011c4 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000f4e:	f000 f971 	bl	8001234 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000f52:	f000 f9af 	bl	80012b4 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000f56:	f000 f9d3 	bl	8001300 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000f5a:	f000 fa0f 	bl	800137c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f5e:	f000 fa3d 	bl	80013dc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f62:	f000 fa6b 	bl	800143c <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE BEGIN 2 */
  /*Transmit the initialization messages and initialize the temperature sensor*/
  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000);
 8000f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6a:	222f      	movs	r2, #47	; 0x2f
 8000f6c:	4933      	ldr	r1, [pc, #204]	; (800103c <main+0x104>)
 8000f6e:	4834      	ldr	r0, [pc, #208]	; (8001040 <main+0x108>)
 8000f70:	f005 f8f4 	bl	800615c <HAL_UART_Transmit>
  BSP_TSENSOR_Init();
 8000f74:	f001 fbfc 	bl	8002770 <BSP_TSENSOR_Init>
  HAL_UART_Transmit(&huart1,msg2,sizeof(msg2),1000);
 8000f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7c:	2230      	movs	r2, #48	; 0x30
 8000f7e:	4931      	ldr	r1, [pc, #196]	; (8001044 <main+0x10c>)
 8000f80:	482f      	ldr	r0, [pc, #188]	; (8001040 <main+0x108>)
 8000f82:	f005 f8eb 	bl	800615c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg3),1000);
 8000f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f8a:	222c      	movs	r2, #44	; 0x2c
 8000f8c:	492e      	ldr	r1, [pc, #184]	; (8001048 <main+0x110>)
 8000f8e:	482c      	ldr	r0, [pc, #176]	; (8001040 <main+0x108>)
 8000f90:	f005 f8e4 	bl	800615c <HAL_UART_Transmit>
  BSP_HSENSOR_Init();
 8000f94:	f001 fbbe 	bl	8002714 <BSP_HSENSOR_Init>
  HAL_UART_Transmit(&huart1,msg4,sizeof(msg4),1000);
 8000f98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9c:	222d      	movs	r2, #45	; 0x2d
 8000f9e:	492b      	ldr	r1, [pc, #172]	; (800104c <main+0x114>)
 8000fa0:	4827      	ldr	r0, [pc, #156]	; (8001040 <main+0x108>)
 8000fa2:	f005 f8db 	bl	800615c <HAL_UART_Transmit>

  /* USER CODE END 2 */

  osKernelInitialize();
 8000fa6:	f006 f861 	bl	800706c <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  mutex= osMutexNew(NULL);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f006 f99e 	bl	80072ec <osMutexNew>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <main+0x118>)
 8000fb4:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  temp_sem=osSemaphoreNew(1,1,NULL);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2101      	movs	r1, #1
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f006 fa30 	bl	8007420 <osSemaphoreNew>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <main+0x11c>)
 8000fc4:	601a      	str	r2, [r3, #0]
  humid_sem=osSemaphoreNew(1,0,NULL);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2100      	movs	r1, #0
 8000fca:	2001      	movs	r0, #1
 8000fcc:	f006 fa28 	bl	8007420 <osSemaphoreNew>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	4b21      	ldr	r3, [pc, #132]	; (8001058 <main+0x120>)
 8000fd4:	601a      	str	r2, [r3, #0]
  apparent_temp_sem=osSemaphoreNew(1,0,NULL);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f006 fa20 	bl	8007420 <osSemaphoreNew>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	; (800105c <main+0x124>)
 8000fe4:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */

  /* definition and creation of defaultTask and its attributes. The stack size was 128 originally*/
  const osThreadAttr_t defaultTask_attributes = {
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2224      	movs	r2, #36	; 0x24
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f009 fbda 	bl	800a7a6 <memset>
 8000ff2:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <main+0x128>)
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ffa:	61bb      	str	r3, [r7, #24]
 8000ffc:	2318      	movs	r3, #24
 8000ffe:	61fb      	str	r3, [r7, #28]

 /* defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes); */

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  apparent_temp_task_handle=osThreadNew(apparent_temp_task, NULL, &defaultTask_attributes);
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	461a      	mov	r2, r3
 8001004:	2100      	movs	r1, #0
 8001006:	4817      	ldr	r0, [pc, #92]	; (8001064 <main+0x12c>)
 8001008:	f006 f898 	bl	800713c <osThreadNew>
 800100c:	4602      	mov	r2, r0
 800100e:	4b16      	ldr	r3, [pc, #88]	; (8001068 <main+0x130>)
 8001010:	601a      	str	r2, [r3, #0]
  temp_task_handle=osThreadNew(temp_task, NULL, &defaultTask_attributes);
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	461a      	mov	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	4814      	ldr	r0, [pc, #80]	; (800106c <main+0x134>)
 800101a:	f006 f88f 	bl	800713c <osThreadNew>
 800101e:	4602      	mov	r2, r0
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <main+0x138>)
 8001022:	601a      	str	r2, [r3, #0]
  humid_task_handle=osThreadNew(humid_task, NULL, &defaultTask_attributes);
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	461a      	mov	r2, r3
 8001028:	2100      	movs	r1, #0
 800102a:	4812      	ldr	r0, [pc, #72]	; (8001074 <main+0x13c>)
 800102c:	f006 f886 	bl	800713c <osThreadNew>
 8001030:	4602      	mov	r2, r0
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <main+0x140>)
 8001034:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001036:	f006 f84d 	bl	80070d4 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800103a:	e7fe      	b.n	800103a <main+0x102>
 800103c:	20000000 	.word	0x20000000
 8001040:	20001ff8 	.word	0x20001ff8
 8001044:	20000030 	.word	0x20000030
 8001048:	20000060 	.word	0x20000060
 800104c:	2000008c 	.word	0x2000008c
 8001050:	20001ff4 	.word	0x20001ff4
 8001054:	20001f8c 	.word	0x20001f8c
 8001058:	20001f38 	.word	0x20001f38
 800105c:	20002078 	.word	0x20002078
 8001060:	0800c118 	.word	0x0800c118
 8001064:	08001c65 	.word	0x08001c65
 8001068:	20001f88 	.word	0x20001f88
 800106c:	08001a61 	.word	0x08001a61
 8001070:	20002080 	.word	0x20002080
 8001074:	08001b65 	.word	0x08001b65
 8001078:	2000207c 	.word	0x2000207c

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b0b8      	sub	sp, #224	; 0xe0
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001086:	2244      	movs	r2, #68	; 0x44
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f009 fb8b 	bl	800a7a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a0:	463b      	mov	r3, r7
 80010a2:	2288      	movs	r2, #136	; 0x88
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f009 fb7d 	bl	800a7a6 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80010ac:	f003 f92c 	bl	8004308 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010b0:	4b42      	ldr	r3, [pc, #264]	; (80011bc <SystemClock_Config+0x140>)
 80010b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010b6:	4a41      	ldr	r2, [pc, #260]	; (80011bc <SystemClock_Config+0x140>)
 80010b8:	f023 0318 	bic.w	r3, r3, #24
 80010bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010c0:	2314      	movs	r3, #20
 80010c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010c6:	2301      	movs	r3, #1
 80010c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010cc:	2301      	movs	r3, #1
 80010ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010d8:	2360      	movs	r3, #96	; 0x60
 80010da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010e4:	2301      	movs	r3, #1
 80010e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80010f0:	2328      	movs	r3, #40	; 0x28
 80010f2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010f6:	2307      	movs	r3, #7
 80010f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010fc:	2302      	movs	r3, #2
 80010fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001102:	2302      	movs	r3, #2
 8001104:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001108:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800110c:	4618      	mov	r0, r3
 800110e:	f003 fa47 	bl	80045a0 <HAL_RCC_OscConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001118:	f000 fe3c 	bl	8001d94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111c:	230f      	movs	r3, #15
 800111e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001122:	2303      	movs	r3, #3
 8001124:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800113a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800113e:	2104      	movs	r1, #4
 8001140:	4618      	mov	r0, r3
 8001142:	f003 fddd 	bl	8004d00 <HAL_RCC_ClockConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800114c:	f000 fe22 	bl	8001d94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8001150:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <SystemClock_Config+0x144>)
 8001152:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001154:	2300      	movs	r3, #0
 8001156:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001158:	2300      	movs	r3, #0
 800115a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800115c:	2300      	movs	r3, #0
 800115e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001160:	2300      	movs	r3, #0
 8001162:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001166:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800116a:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800116c:	2301      	movs	r3, #1
 800116e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001170:	2301      	movs	r3, #1
 8001172:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001174:	2318      	movs	r3, #24
 8001176:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001178:	2307      	movs	r3, #7
 800117a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800117c:	2302      	movs	r3, #2
 800117e:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001180:	2302      	movs	r3, #2
 8001182:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001184:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001188:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800118a:	463b      	mov	r3, r7
 800118c:	4618      	mov	r0, r3
 800118e:	f003 ffed 	bl	800516c <HAL_RCCEx_PeriphCLKConfig>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <SystemClock_Config+0x120>
  {
    Error_Handler();
 8001198:	f000 fdfc 	bl	8001d94 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800119c:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011a0:	f003 f8d0 	bl	8004344 <HAL_PWREx_ControlVoltageScaling>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x132>
  {
    Error_Handler();
 80011aa:	f000 fdf3 	bl	8001d94 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80011ae:	f004 fac3 	bl	8005738 <HAL_RCCEx_EnableMSIPLLMode>
}
 80011b2:	bf00      	nop
 80011b4:	37e0      	adds	r7, #224	; 0xe0
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000
 80011c0:	00012085 	.word	0x00012085

080011c4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011ca:	4a19      	ldr	r2, [pc, #100]	; (8001230 <MX_DFSDM1_Init+0x6c>)
 80011cc:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80011d4:	4b15      	ldr	r3, [pc, #84]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011dc:	2202      	movs	r2, #2
 80011de:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80011f4:	4b0d      	ldr	r3, [pc, #52]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_DFSDM1_Init+0x68>)
 80011fc:	2204      	movs	r2, #4
 80011fe:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <MX_DFSDM1_Init+0x68>)
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_DFSDM1_Init+0x68>)
 8001208:	2201      	movs	r2, #1
 800120a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <MX_DFSDM1_Init+0x68>)
 800120e:	2200      	movs	r2, #0
 8001210:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_DFSDM1_Init+0x68>)
 8001214:	2200      	movs	r2, #0
 8001216:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <MX_DFSDM1_Init+0x68>)
 800121a:	f001 fd9f 	bl	8002d5c <HAL_DFSDM_ChannelInit>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8001224:	f000 fdb6 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20001a74 	.word	0x20001a74
 8001230:	40016020 	.word	0x40016020

08001234 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_I2C2_Init+0x74>)
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <MX_I2C2_Init+0x78>)
 800123c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001240:	4a1b      	ldr	r2, [pc, #108]	; (80012b0 <MX_I2C2_Init+0x7c>)
 8001242:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <MX_I2C2_Init+0x74>)
 800124c:	2201      	movs	r2, #1
 800124e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001250:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_I2C2_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_I2C2_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800126e:	480e      	ldr	r0, [pc, #56]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001270:	f002 f961 	bl	8003536 <HAL_I2C_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800127a:	f000 fd8b 	bl	8001d94 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800127e:	2100      	movs	r1, #0
 8001280:	4809      	ldr	r0, [pc, #36]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001282:	f002 fe61 	bl	8003f48 <HAL_I2CEx_ConfigAnalogFilter>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800128c:	f000 fd82 	bl	8001d94 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001290:	2100      	movs	r1, #0
 8001292:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_I2C2_Init+0x74>)
 8001294:	f002 fea3 	bl	8003fde <HAL_I2CEx_ConfigDigitalFilter>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800129e:	f000 fd79 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20001f3c 	.word	0x20001f3c
 80012ac:	40005800 	.word	0x40005800
 80012b0:	10909cec 	.word	0x10909cec

080012b4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012ba:	4a10      	ldr	r2, [pc, #64]	; (80012fc <MX_QUADSPI_Init+0x48>)
 80012bc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012c0:	22ff      	movs	r2, #255	; 0xff
 80012c2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012d8:	2200      	movs	r2, #0
 80012da:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012de:	2200      	movs	r2, #0
 80012e0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_QUADSPI_Init+0x44>)
 80012e4:	f003 f894 	bl	8004410 <HAL_QSPI_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80012ee:	f000 fd51 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20002084 	.word	0x20002084
 80012fc:	a0001000 	.word	0xa0001000

08001300 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001304:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <MX_SPI3_Init+0x74>)
 8001306:	4a1c      	ldr	r2, [pc, #112]	; (8001378 <MX_SPI3_Init+0x78>)
 8001308:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <MX_SPI3_Init+0x74>)
 800130c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001310:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <MX_SPI3_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001318:	4b16      	ldr	r3, [pc, #88]	; (8001374 <MX_SPI3_Init+0x74>)
 800131a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800131e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_SPI3_Init+0x74>)
 8001322:	2200      	movs	r2, #0
 8001324:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <MX_SPI3_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_SPI3_Init+0x74>)
 800132e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001332:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_SPI3_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_SPI3_Init+0x74>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_SPI3_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MX_SPI3_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_SPI3_Init+0x74>)
 800134e:	2207      	movs	r2, #7
 8001350:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <MX_SPI3_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_SPI3_Init+0x74>)
 800135a:	2208      	movs	r2, #8
 800135c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_SPI3_Init+0x74>)
 8001360:	f004 fbc4 	bl	8005aec <HAL_SPI_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800136a:	f000 fd13 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20001f90 	.word	0x20001f90
 8001378:	40003c00 	.word	0x40003c00

0800137c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001382:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <MX_USART1_UART_Init+0x5c>)
 8001384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b2:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013be:	4805      	ldr	r0, [pc, #20]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013c0:	f004 fe7e 	bl	80060c0 <HAL_UART_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80013ca:	f000 fce3 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20001ff8 	.word	0x20001ff8
 80013d8:	40013800 	.word	0x40013800

080013dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013e2:	4a15      	ldr	r2, [pc, #84]	; (8001438 <MX_USART3_UART_Init+0x5c>)
 80013e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001402:	220c      	movs	r2, #12
 8001404:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <MX_USART3_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001412:	4b08      	ldr	r3, [pc, #32]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001418:	4b06      	ldr	r3, [pc, #24]	; (8001434 <MX_USART3_UART_Init+0x58>)
 800141a:	2200      	movs	r2, #0
 800141c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001420:	f004 fe4e 	bl	80060c0 <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800142a:	f000 fcb3 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20001ab0 	.word	0x20001ab0
 8001438:	40004800 	.word	0x40004800

0800143c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001440:	4b14      	ldr	r3, [pc, #80]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001442:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001446:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800144a:	2206      	movs	r2, #6
 800144c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001450:	2202      	movs	r2, #2
 8001452:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001454:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001456:	2202      	movs	r2, #2
 8001458:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001468:	2200      	movs	r2, #0
 800146a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800146e:	2200      	movs	r2, #0
 8001470:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001472:	4b08      	ldr	r3, [pc, #32]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001474:	2200      	movs	r2, #0
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800147a:	2200      	movs	r2, #0
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	; (8001494 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001480:	f002 fdf9 	bl	8004076 <HAL_PCD_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800148a:	f000 fc83 	bl	8001d94 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20001b30 	.word	0x20001b30

08001498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ae:	4bba      	ldr	r3, [pc, #744]	; (8001798 <MX_GPIO_Init+0x300>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b2:	4ab9      	ldr	r2, [pc, #740]	; (8001798 <MX_GPIO_Init+0x300>)
 80014b4:	f043 0310 	orr.w	r3, r3, #16
 80014b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ba:	4bb7      	ldr	r3, [pc, #732]	; (8001798 <MX_GPIO_Init+0x300>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014be:	f003 0310 	and.w	r3, r3, #16
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c6:	4bb4      	ldr	r3, [pc, #720]	; (8001798 <MX_GPIO_Init+0x300>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ca:	4ab3      	ldr	r2, [pc, #716]	; (8001798 <MX_GPIO_Init+0x300>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014d2:	4bb1      	ldr	r3, [pc, #708]	; (8001798 <MX_GPIO_Init+0x300>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	f003 0304 	and.w	r3, r3, #4
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4bae      	ldr	r3, [pc, #696]	; (8001798 <MX_GPIO_Init+0x300>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	4aad      	ldr	r2, [pc, #692]	; (8001798 <MX_GPIO_Init+0x300>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ea:	4bab      	ldr	r3, [pc, #684]	; (8001798 <MX_GPIO_Init+0x300>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4ba8      	ldr	r3, [pc, #672]	; (8001798 <MX_GPIO_Init+0x300>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	4aa7      	ldr	r2, [pc, #668]	; (8001798 <MX_GPIO_Init+0x300>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001502:	4ba5      	ldr	r3, [pc, #660]	; (8001798 <MX_GPIO_Init+0x300>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150e:	4ba2      	ldr	r3, [pc, #648]	; (8001798 <MX_GPIO_Init+0x300>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	4aa1      	ldr	r2, [pc, #644]	; (8001798 <MX_GPIO_Init+0x300>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	64d3      	str	r3, [r2, #76]	; 0x4c
 800151a:	4b9f      	ldr	r3, [pc, #636]	; (8001798 <MX_GPIO_Init+0x300>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	f44f 718a 	mov.w	r1, #276	; 0x114
 800152c:	489b      	ldr	r0, [pc, #620]	; (800179c <MX_GPIO_Init+0x304>)
 800152e:	f001 ffc7 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	f248 1104 	movw	r1, #33028	; 0x8104
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f001 ffc0 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8001540:	2200      	movs	r2, #0
 8001542:	f24f 0114 	movw	r1, #61460	; 0xf014
 8001546:	4896      	ldr	r0, [pc, #600]	; (80017a0 <MX_GPIO_Init+0x308>)
 8001548:	f001 ffba 	bl	80034c0 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f241 0181 	movw	r1, #4225	; 0x1081
 8001552:	4894      	ldr	r0, [pc, #592]	; (80017a4 <MX_GPIO_Init+0x30c>)
 8001554:	f001 ffb4 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001558:	2201      	movs	r2, #1
 800155a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800155e:	4891      	ldr	r0, [pc, #580]	; (80017a4 <MX_GPIO_Init+0x30c>)
 8001560:	f001 ffae 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001564:	2200      	movs	r2, #0
 8001566:	f44f 7110 	mov.w	r1, #576	; 0x240
 800156a:	488f      	ldr	r0, [pc, #572]	; (80017a8 <MX_GPIO_Init+0x310>)
 800156c:	f001 ffa8 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2120      	movs	r1, #32
 8001574:	488a      	ldr	r0, [pc, #552]	; (80017a0 <MX_GPIO_Init+0x308>)
 8001576:	f001 ffa3 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2101      	movs	r1, #1
 800157e:	4887      	ldr	r0, [pc, #540]	; (800179c <MX_GPIO_Init+0x304>)
 8001580:	f001 ff9e 	bl	80034c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001584:	f240 1315 	movw	r3, #277	; 0x115
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158a:	2301      	movs	r3, #1
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001592:	2300      	movs	r3, #0
 8001594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	487f      	ldr	r0, [pc, #508]	; (800179c <MX_GPIO_Init+0x304>)
 800159e:	f001 fcf3 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 80015a2:	236a      	movs	r3, #106	; 0x6a
 80015a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a6:	4b81      	ldr	r3, [pc, #516]	; (80017ac <MX_GPIO_Init+0x314>)
 80015a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	4879      	ldr	r0, [pc, #484]	; (800179c <MX_GPIO_Init+0x304>)
 80015b6:	f001 fce7 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 80015ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015c0:	4b7b      	ldr	r3, [pc, #492]	; (80017b0 <MX_GPIO_Init+0x318>)
 80015c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	4619      	mov	r1, r3
 80015ce:	4876      	ldr	r0, [pc, #472]	; (80017a8 <MX_GPIO_Init+0x310>)
 80015d0:	f001 fcda 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 80015d4:	233f      	movs	r3, #63	; 0x3f
 80015d6:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015d8:	230b      	movs	r3, #11
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4870      	ldr	r0, [pc, #448]	; (80017a8 <MX_GPIO_Init+0x310>)
 80015e8:	f001 fcce 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80015ec:	2303      	movs	r3, #3
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015fc:	2308      	movs	r3, #8
 80015fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f001 fcbd 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800160e:	f248 1304 	movw	r3, #33028	; 0x8104
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2301      	movs	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162a:	f001 fcad 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800162e:	2308      	movs	r3, #8
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800163e:	2301      	movs	r3, #1
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	4619      	mov	r1, r3
 8001648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164c:	f001 fc9c 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001650:	2310      	movs	r3, #16
 8001652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001654:	230b      	movs	r3, #11
 8001656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001666:	f001 fc8f 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800166a:	23e0      	movs	r3, #224	; 0xe0
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800167a:	2305      	movs	r3, #5
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001688:	f001 fc7e 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 800168c:	2301      	movs	r3, #1
 800168e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001690:	4b46      	ldr	r3, [pc, #280]	; (80017ac <MX_GPIO_Init+0x314>)
 8001692:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4619      	mov	r1, r3
 800169e:	4840      	ldr	r0, [pc, #256]	; (80017a0 <MX_GPIO_Init+0x308>)
 80016a0:	f001 fc72 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80016a4:	2302      	movs	r3, #2
 80016a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016a8:	230b      	movs	r3, #11
 80016aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	483a      	ldr	r0, [pc, #232]	; (80017a0 <MX_GPIO_Init+0x308>)
 80016b8:	f001 fc66 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 80016bc:	f24f 0334 	movw	r3, #61492	; 0xf034
 80016c0:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c2:	2301      	movs	r3, #1
 80016c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	4832      	ldr	r0, [pc, #200]	; (80017a0 <MX_GPIO_Init+0x308>)
 80016d6:	f001 fc57 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 80016da:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80016de:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e0:	4b32      	ldr	r3, [pc, #200]	; (80017ac <MX_GPIO_Init+0x314>)
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	482d      	ldr	r0, [pc, #180]	; (80017a4 <MX_GPIO_Init+0x30c>)
 80016f0:	f001 fc4a 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80016f4:	f243 0381 	movw	r3, #12417	; 0x3081
 80016f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	4825      	ldr	r0, [pc, #148]	; (80017a4 <MX_GPIO_Init+0x30c>)
 800170e:	f001 fc3b 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001712:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	2301      	movs	r3, #1
 800171a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4619      	mov	r1, r3
 800172a:	481f      	ldr	r0, [pc, #124]	; (80017a8 <MX_GPIO_Init+0x310>)
 800172c:	f001 fc2c 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001730:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001736:	4b1d      	ldr	r3, [pc, #116]	; (80017ac <MX_GPIO_Init+0x314>)
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	4818      	ldr	r0, [pc, #96]	; (80017a8 <MX_GPIO_Init+0x310>)
 8001746:	f001 fc1f 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800174a:	2302      	movs	r3, #2
 800174c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800175a:	2305      	movs	r3, #5
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	480f      	ldr	r0, [pc, #60]	; (80017a4 <MX_GPIO_Init+0x30c>)
 8001766:	f001 fc0f 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800176a:	2378      	movs	r3, #120	; 0x78
 800176c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800177a:	2307      	movs	r3, #7
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	4619      	mov	r1, r3
 8001784:	4807      	ldr	r0, [pc, #28]	; (80017a4 <MX_GPIO_Init+0x30c>)
 8001786:	f001 fbff 	bl	8002f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 800178a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800178e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001790:	2312      	movs	r3, #18
 8001792:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001794:	2301      	movs	r3, #1
 8001796:	e00d      	b.n	80017b4 <MX_GPIO_Init+0x31c>
 8001798:	40021000 	.word	0x40021000
 800179c:	48001000 	.word	0x48001000
 80017a0:	48000400 	.word	0x48000400
 80017a4:	48000c00 	.word	0x48000c00
 80017a8:	48000800 	.word	0x48000800
 80017ac:	10110000 	.word	0x10110000
 80017b0:	10210000 	.word	0x10210000
 80017b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b6:	2303      	movs	r3, #3
 80017b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017ba:	2304      	movs	r3, #4
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4619      	mov	r1, r3
 80017c4:	480b      	ldr	r0, [pc, #44]	; (80017f4 <MX_GPIO_Init+0x35c>)
 80017c6:	f001 fbdf 	bl	8002f88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2105      	movs	r1, #5
 80017ce:	2017      	movs	r0, #23
 80017d0:	f001 fa9a 	bl	8002d08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017d4:	2017      	movs	r0, #23
 80017d6:	f001 fab3 	bl	8002d40 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	2105      	movs	r1, #5
 80017de:	2028      	movs	r0, #40	; 0x28
 80017e0:	f001 fa92 	bl	8002d08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017e4:	2028      	movs	r0, #40	; 0x28
 80017e6:	f001 faab 	bl	8002d40 <HAL_NVIC_EnableIRQ>

}
 80017ea:	bf00      	nop
 80017ec:	3728      	adds	r7, #40	; 0x28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	48000400 	.word	0x48000400

080017f8 <calculate_HI>:

/* USER CODE BEGIN 4 */

/*Calculate the Heat Index, only if temperature>=25 and humidity>=40*/
float calculate_HI(){
 80017f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017fc:	b086      	sub	sp, #24
 80017fe:	af00      	add	r7, sp, #0
	float hi=0;
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
	float t=temp_value;
 8001806:	4b94      	ldr	r3, [pc, #592]	; (8001a58 <calculate_HI+0x260>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	613b      	str	r3, [r7, #16]
	float h=humid_value;
 800180c:	4b93      	ldr	r3, [pc, #588]	; (8001a5c <calculate_HI+0x264>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	60fb      	str	r3, [r7, #12]
	float t_square=pow(t,2);
 8001812:	6938      	ldr	r0, [r7, #16]
 8001814:	f7fe fe90 	bl	8000538 <__aeabi_f2d>
 8001818:	4603      	mov	r3, r0
 800181a:	460c      	mov	r4, r1
 800181c:	ed9f 1b7a 	vldr	d1, [pc, #488]	; 8001a08 <calculate_HI+0x210>
 8001820:	ec44 3b10 	vmov	d0, r3, r4
 8001824:	f009 fc12 	bl	800b04c <pow>
 8001828:	ec54 3b10 	vmov	r3, r4, d0
 800182c:	4618      	mov	r0, r3
 800182e:	4621      	mov	r1, r4
 8001830:	f7ff f9b2 	bl	8000b98 <__aeabi_d2f>
 8001834:	4603      	mov	r3, r0
 8001836:	60bb      	str	r3, [r7, #8]
	float h_square=pow(h,2);
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f7fe fe7d 	bl	8000538 <__aeabi_f2d>
 800183e:	4603      	mov	r3, r0
 8001840:	460c      	mov	r4, r1
 8001842:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8001a08 <calculate_HI+0x210>
 8001846:	ec44 3b10 	vmov	d0, r3, r4
 800184a:	f009 fbff 	bl	800b04c <pow>
 800184e:	ec54 3b10 	vmov	r3, r4, d0
 8001852:	4618      	mov	r0, r3
 8001854:	4621      	mov	r1, r4
 8001856:	f7ff f99f 	bl	8000b98 <__aeabi_d2f>
 800185a:	4603      	mov	r3, r0
 800185c:	607b      	str	r3, [r7, #4]

	hi=C1+(C2*t)+(C3*h)+(C4*t*h)+(C5*t_square)+(C6*h_square)+(C7*h*t_square)+(C8*t*h_square)+(C9*h_square*t_square);
 800185e:	6938      	ldr	r0, [r7, #16]
 8001860:	f7fe fe6a 	bl	8000538 <__aeabi_f2d>
 8001864:	a36a      	add	r3, pc, #424	; (adr r3, 8001a10 <calculate_HI+0x218>)
 8001866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186a:	f7fe febd 	bl	80005e8 <__aeabi_dmul>
 800186e:	4603      	mov	r3, r0
 8001870:	460c      	mov	r4, r1
 8001872:	4618      	mov	r0, r3
 8001874:	4621      	mov	r1, r4
 8001876:	a368      	add	r3, pc, #416	; (adr r3, 8001a18 <calculate_HI+0x220>)
 8001878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187c:	f7fe fcfc 	bl	8000278 <__aeabi_dsub>
 8001880:	4603      	mov	r3, r0
 8001882:	460c      	mov	r4, r1
 8001884:	4625      	mov	r5, r4
 8001886:	461c      	mov	r4, r3
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f7fe fe55 	bl	8000538 <__aeabi_f2d>
 800188e:	a364      	add	r3, pc, #400	; (adr r3, 8001a20 <calculate_HI+0x228>)
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	f7fe fea8 	bl	80005e8 <__aeabi_dmul>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4620      	mov	r0, r4
 800189e:	4629      	mov	r1, r5
 80018a0:	f7fe fcec 	bl	800027c <__adddf3>
 80018a4:	4603      	mov	r3, r0
 80018a6:	460c      	mov	r4, r1
 80018a8:	4625      	mov	r5, r4
 80018aa:	461c      	mov	r4, r3
 80018ac:	6938      	ldr	r0, [r7, #16]
 80018ae:	f7fe fe43 	bl	8000538 <__aeabi_f2d>
 80018b2:	a35d      	add	r3, pc, #372	; (adr r3, 8001a28 <calculate_HI+0x230>)
 80018b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b8:	f7fe fe96 	bl	80005e8 <__aeabi_dmul>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4690      	mov	r8, r2
 80018c2:	4699      	mov	r9, r3
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f7fe fe37 	bl	8000538 <__aeabi_f2d>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4640      	mov	r0, r8
 80018d0:	4649      	mov	r1, r9
 80018d2:	f7fe fe89 	bl	80005e8 <__aeabi_dmul>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4620      	mov	r0, r4
 80018dc:	4629      	mov	r1, r5
 80018de:	f7fe fccd 	bl	800027c <__adddf3>
 80018e2:	4603      	mov	r3, r0
 80018e4:	460c      	mov	r4, r1
 80018e6:	4625      	mov	r5, r4
 80018e8:	461c      	mov	r4, r3
 80018ea:	68b8      	ldr	r0, [r7, #8]
 80018ec:	f7fe fe24 	bl	8000538 <__aeabi_f2d>
 80018f0:	a34f      	add	r3, pc, #316	; (adr r3, 8001a30 <calculate_HI+0x238>)
 80018f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f6:	f7fe fe77 	bl	80005e8 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4620      	mov	r0, r4
 8001900:	4629      	mov	r1, r5
 8001902:	f7fe fcbb 	bl	800027c <__adddf3>
 8001906:	4603      	mov	r3, r0
 8001908:	460c      	mov	r4, r1
 800190a:	4625      	mov	r5, r4
 800190c:	461c      	mov	r4, r3
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7fe fe12 	bl	8000538 <__aeabi_f2d>
 8001914:	a348      	add	r3, pc, #288	; (adr r3, 8001a38 <calculate_HI+0x240>)
 8001916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191a:	f7fe fe65 	bl	80005e8 <__aeabi_dmul>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4620      	mov	r0, r4
 8001924:	4629      	mov	r1, r5
 8001926:	f7fe fca9 	bl	800027c <__adddf3>
 800192a:	4603      	mov	r3, r0
 800192c:	460c      	mov	r4, r1
 800192e:	4625      	mov	r5, r4
 8001930:	461c      	mov	r4, r3
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f7fe fe00 	bl	8000538 <__aeabi_f2d>
 8001938:	a341      	add	r3, pc, #260	; (adr r3, 8001a40 <calculate_HI+0x248>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fe53 	bl	80005e8 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4690      	mov	r8, r2
 8001948:	4699      	mov	r9, r3
 800194a:	68b8      	ldr	r0, [r7, #8]
 800194c:	f7fe fdf4 	bl	8000538 <__aeabi_f2d>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4640      	mov	r0, r8
 8001956:	4649      	mov	r1, r9
 8001958:	f7fe fe46 	bl	80005e8 <__aeabi_dmul>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	4620      	mov	r0, r4
 8001962:	4629      	mov	r1, r5
 8001964:	f7fe fc8a 	bl	800027c <__adddf3>
 8001968:	4603      	mov	r3, r0
 800196a:	460c      	mov	r4, r1
 800196c:	4625      	mov	r5, r4
 800196e:	461c      	mov	r4, r3
 8001970:	6938      	ldr	r0, [r7, #16]
 8001972:	f7fe fde1 	bl	8000538 <__aeabi_f2d>
 8001976:	a334      	add	r3, pc, #208	; (adr r3, 8001a48 <calculate_HI+0x250>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fe34 	bl	80005e8 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4690      	mov	r8, r2
 8001986:	4699      	mov	r9, r3
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7fe fdd5 	bl	8000538 <__aeabi_f2d>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4640      	mov	r0, r8
 8001994:	4649      	mov	r1, r9
 8001996:	f7fe fe27 	bl	80005e8 <__aeabi_dmul>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4620      	mov	r0, r4
 80019a0:	4629      	mov	r1, r5
 80019a2:	f7fe fc6b 	bl	800027c <__adddf3>
 80019a6:	4603      	mov	r3, r0
 80019a8:	460c      	mov	r4, r1
 80019aa:	4625      	mov	r5, r4
 80019ac:	461c      	mov	r4, r3
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7fe fdc2 	bl	8000538 <__aeabi_f2d>
 80019b4:	a326      	add	r3, pc, #152	; (adr r3, 8001a50 <calculate_HI+0x258>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	f7fe fe15 	bl	80005e8 <__aeabi_dmul>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4690      	mov	r8, r2
 80019c4:	4699      	mov	r9, r3
 80019c6:	68b8      	ldr	r0, [r7, #8]
 80019c8:	f7fe fdb6 	bl	8000538 <__aeabi_f2d>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4640      	mov	r0, r8
 80019d2:	4649      	mov	r1, r9
 80019d4:	f7fe fe08 	bl	80005e8 <__aeabi_dmul>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fc4c 	bl	800027c <__adddf3>
 80019e4:	4603      	mov	r3, r0
 80019e6:	460c      	mov	r4, r1
 80019e8:	4618      	mov	r0, r3
 80019ea:	4621      	mov	r1, r4
 80019ec:	f7ff f8d4 	bl	8000b98 <__aeabi_d2f>
 80019f0:	4603      	mov	r3, r0
 80019f2:	617b      	str	r3, [r7, #20]

	return hi;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	ee07 3a90 	vmov	s15, r3
}
 80019fa:	eeb0 0a67 	vmov.f32	s0, s15
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a06:	bf00      	nop
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	40000000 	.word	0x40000000
 8001a10:	e1719f80 	.word	0xe1719f80
 8001a14:	3ff9c840 	.word	0x3ff9c840
 8001a18:	e33eff19 	.word	0xe33eff19
 8001a1c:	402191c2 	.word	0x402191c2
 8001a20:	75a31a4c 	.word	0x75a31a4c
 8001a24:	4002b554 	.word	0x4002b554
 8001a28:	83cf2cf9 	.word	0x83cf2cf9
 8001a2c:	bfc2b3bb 	.word	0xbfc2b3bb
 8001a30:	cbd55608 	.word	0xcbd55608
 8001a34:	bf8934ef 	.word	0xbf8934ef
 8001a38:	ab5f94bb 	.word	0xab5f94bb
 8001a3c:	bf90d1a9 	.word	0xbf90d1a9
 8001a40:	6564dea7 	.word	0x6564dea7
 8001a44:	3f621e45 	.word	0x3f621e45
 8001a48:	7cbe419a 	.word	0x7cbe419a
 8001a4c:	3f47c599 	.word	0x3f47c599
 8001a50:	5349edcf 	.word	0x5349edcf
 8001a54:	bece0c49 	.word	0xbece0c49
 8001a58:	2000016c 	.word	0x2000016c
 8001a5c:	20000170 	.word	0x20000170

08001a60 <temp_task>:

/*Read the temperature value from the sensor and split it in 2 integer (1 for integer part and 1 for fractional part).
Then the message is prepared and printed on serial. Float are not supported, so 2 integer are required*/
void temp_task(void *argument){
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b095      	sub	sp, #84	; 0x54
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	6078      	str	r0, [r7, #4]
	int int1=0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	647b      	str	r3, [r7, #68]	; 0x44
	float frac=0;
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	643b      	str	r3, [r7, #64]	; 0x40
	int int2=0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	63fb      	str	r3, [r7, #60]	; 0x3c
	char msg[50] = "";
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	f107 030c 	add.w	r3, r7, #12
 8001a7e:	222e      	movs	r2, #46	; 0x2e
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f008 fe8f 	bl	800a7a6 <memset>

  for(;;)
  {
	 osSemaphoreAcquire(temp_sem,portMAX_DELAY);
 8001a88:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <temp_task+0xe8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a90:	4618      	mov	r0, r3
 8001a92:	f005 fd63 	bl	800755c <osSemaphoreAcquire>
	 osSemaphoreAcquire(mutex, portMAX_DELAY);
 8001a96:	4b2d      	ldr	r3, [pc, #180]	; (8001b4c <temp_task+0xec>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f005 fd5c 	bl	800755c <osSemaphoreAcquire>
	 temp_value = BSP_TSENSOR_ReadTemp();
 8001aa4:	f000 fe80 	bl	80027a8 <BSP_TSENSOR_ReadTemp>
 8001aa8:	eef0 7a40 	vmov.f32	s15, s0
 8001aac:	4b28      	ldr	r3, [pc, #160]	; (8001b50 <temp_task+0xf0>)
 8001aae:	edc3 7a00 	vstr	s15, [r3]
	 osSemaphoreRelease(mutex);
 8001ab2:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <temp_task+0xec>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f005 fdb6 	bl	8007628 <osSemaphoreRelease>

	 /* Get the remaining stack space (for debug)
	 uint32_t size=osThreadGetStackSpace(temp_task_handle); */

	 int1 = temp_value;
 8001abc:	4b24      	ldr	r3, [pc, #144]	; (8001b50 <temp_task+0xf0>)
 8001abe:	edd3 7a00 	vldr	s15, [r3]
 8001ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac6:	ee17 3a90 	vmov	r3, s15
 8001aca:	647b      	str	r3, [r7, #68]	; 0x44
	 frac = temp_value - int1;
 8001acc:	4b20      	ldr	r3, [pc, #128]	; (8001b50 <temp_task+0xf0>)
 8001ace:	ed93 7a00 	vldr	s14, [r3]
 8001ad2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ad4:	ee07 3a90 	vmov	s15, r3
 8001ad8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	 int2 = trunc(frac * 100);
 8001ae4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ae8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001b54 <temp_task+0xf4>
 8001aec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001af0:	ee17 0a90 	vmov	r0, s15
 8001af4:	f7fe fd20 	bl	8000538 <__aeabi_f2d>
 8001af8:	4603      	mov	r3, r0
 8001afa:	460c      	mov	r4, r1
 8001afc:	ec44 3b10 	vmov	d0, r3, r4
 8001b00:	f009 fa6a 	bl	800afd8 <trunc>
 8001b04:	ec54 3b10 	vmov	r3, r4, d0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	4621      	mov	r1, r4
 8001b0c:	f7ff f81c 	bl	8000b48 <__aeabi_d2iz>
 8001b10:	4603      	mov	r3, r0
 8001b12:	63fb      	str	r3, [r7, #60]	; 0x3c
	 snprintf(msg,50,"TEMPERATURE = %d.%02d %cC\r\n", int1,int2,'°');
 8001b14:	f107 0008 	add.w	r0, r7, #8
 8001b18:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
 8001b1c:	9301      	str	r3, [sp, #4]
 8001b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b24:	4a0c      	ldr	r2, [pc, #48]	; (8001b58 <temp_task+0xf8>)
 8001b26:	2132      	movs	r1, #50	; 0x32
 8001b28:	f008 fe46 	bl	800a7b8 <sniprintf>
	 HAL_UART_Transmit(&huart1,( uint8_t * )msg,sizeof(msg),1000);
 8001b2c:	f107 0108 	add.w	r1, r7, #8
 8001b30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b34:	2232      	movs	r2, #50	; 0x32
 8001b36:	4809      	ldr	r0, [pc, #36]	; (8001b5c <temp_task+0xfc>)
 8001b38:	f004 fb10 	bl	800615c <HAL_UART_Transmit>
	 osSemaphoreRelease(humid_sem);
 8001b3c:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <temp_task+0x100>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f005 fd71 	bl	8007628 <osSemaphoreRelease>
	 osSemaphoreAcquire(temp_sem,portMAX_DELAY);
 8001b46:	e79f      	b.n	8001a88 <temp_task+0x28>
 8001b48:	20001f8c 	.word	0x20001f8c
 8001b4c:	20001ff4 	.word	0x20001ff4
 8001b50:	2000016c 	.word	0x2000016c
 8001b54:	42c80000 	.word	0x42c80000
 8001b58:	0800c124 	.word	0x0800c124
 8001b5c:	20001ff8 	.word	0x20001ff8
 8001b60:	20001f38 	.word	0x20001f38

08001b64 <humid_task>:
  }
}

/*Read the humidity value from the sensor and split it in 2 integer (1 for integer part and 1 for fractional part).
Then the message is prepared and printed on serial. Float are not supported, so 2 integer are required*/
void humid_task(void *argument){
 8001b64:	b590      	push	{r4, r7, lr}
 8001b66:	b095      	sub	sp, #84	; 0x54
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	6078      	str	r0, [r7, #4]
	int int1=0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	647b      	str	r3, [r7, #68]	; 0x44
	float frac=0;
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	643b      	str	r3, [r7, #64]	; 0x40
	int int2=0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	63fb      	str	r3, [r7, #60]	; 0x3c
	char msg[50] = "";
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	222e      	movs	r2, #46	; 0x2e
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f008 fe0d 	bl	800a7a6 <memset>

  for(;;)
  {
	 osSemaphoreAcquire(humid_sem, portMAX_DELAY);
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	; (8001c48 <humid_task+0xe4>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f04f 31ff 	mov.w	r1, #4294967295
 8001b94:	4618      	mov	r0, r3
 8001b96:	f005 fce1 	bl	800755c <osSemaphoreAcquire>
	 osSemaphoreAcquire(mutex, portMAX_DELAY);
 8001b9a:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <humid_task+0xe8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f005 fcda 	bl	800755c <osSemaphoreAcquire>
	 humid_value = BSP_HSENSOR_ReadHumidity();
 8001ba8:	f000 fdd4 	bl	8002754 <BSP_HSENSOR_ReadHumidity>
 8001bac:	eef0 7a40 	vmov.f32	s15, s0
 8001bb0:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <humid_task+0xec>)
 8001bb2:	edc3 7a00 	vstr	s15, [r3]
	 osSemaphoreRelease(mutex);
 8001bb6:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <humid_task+0xe8>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f005 fd34 	bl	8007628 <osSemaphoreRelease>

	 int1 = humid_value;
 8001bc0:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <humid_task+0xec>)
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bca:	ee17 3a90 	vmov	r3, s15
 8001bce:	647b      	str	r3, [r7, #68]	; 0x44
	 frac = humid_value - int1;
 8001bd0:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <humid_task+0xec>)
 8001bd2:	ed93 7a00 	vldr	s14, [r3]
 8001bd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bd8:	ee07 3a90 	vmov	s15, r3
 8001bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	 int2 = trunc(frac * 100);
 8001be8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001bec:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001c54 <humid_task+0xf0>
 8001bf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf4:	ee17 0a90 	vmov	r0, s15
 8001bf8:	f7fe fc9e 	bl	8000538 <__aeabi_f2d>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	460c      	mov	r4, r1
 8001c00:	ec44 3b10 	vmov	d0, r3, r4
 8001c04:	f009 f9e8 	bl	800afd8 <trunc>
 8001c08:	ec54 3b10 	vmov	r3, r4, d0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f7fe ff9a 	bl	8000b48 <__aeabi_d2iz>
 8001c14:	4603      	mov	r3, r0
 8001c16:	63fb      	str	r3, [r7, #60]	; 0x3c
	 snprintf(msg,50,"HUMIDITY = %d.%02d %%\r\n", int1, int2);
 8001c18:	f107 0008 	add.w	r0, r7, #8
 8001c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c22:	4a0d      	ldr	r2, [pc, #52]	; (8001c58 <humid_task+0xf4>)
 8001c24:	2132      	movs	r1, #50	; 0x32
 8001c26:	f008 fdc7 	bl	800a7b8 <sniprintf>
	 HAL_UART_Transmit(&huart1,( uint8_t * )msg,sizeof(msg),1000);
 8001c2a:	f107 0108 	add.w	r1, r7, #8
 8001c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c32:	2232      	movs	r2, #50	; 0x32
 8001c34:	4809      	ldr	r0, [pc, #36]	; (8001c5c <humid_task+0xf8>)
 8001c36:	f004 fa91 	bl	800615c <HAL_UART_Transmit>
	 osSemaphoreRelease(apparent_temp_sem);
 8001c3a:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <humid_task+0xfc>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f005 fcf2 	bl	8007628 <osSemaphoreRelease>
	 osSemaphoreAcquire(humid_sem, portMAX_DELAY);
 8001c44:	e7a2      	b.n	8001b8c <humid_task+0x28>
 8001c46:	bf00      	nop
 8001c48:	20001f38 	.word	0x20001f38
 8001c4c:	20001ff4 	.word	0x20001ff4
 8001c50:	20000170 	.word	0x20000170
 8001c54:	42c80000 	.word	0x42c80000
 8001c58:	0800c140 	.word	0x0800c140
 8001c5c:	20001ff8 	.word	0x20001ff8
 8001c60:	20002078 	.word	0x20002078

08001c64 <apparent_temp_task>:
  }
}

/*Compute the apparent temperature based on real temperature and humidity*/
void apparent_temp_task(void*argument){
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b095      	sub	sp, #84	; 0x54
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	6078      	str	r0, [r7, #4]
	int int1=0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	647b      	str	r3, [r7, #68]	; 0x44
	float frac=0;
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	643b      	str	r3, [r7, #64]	; 0x40
	int int2=0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	63fb      	str	r3, [r7, #60]	; 0x3c
	char msg[50] = "";
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	f107 030c 	add.w	r3, r7, #12
 8001c82:	222e      	movs	r2, #46	; 0x2e
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f008 fd8d 	bl	800a7a6 <memset>

	for(;;)
	  {
		 osSemaphoreAcquire(apparent_temp_sem, portMAX_DELAY);
 8001c8c:	4b31      	ldr	r3, [pc, #196]	; (8001d54 <apparent_temp_task+0xf0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	4618      	mov	r0, r3
 8001c96:	f005 fc61 	bl	800755c <osSemaphoreAcquire>
		 osSemaphoreAcquire(mutex, portMAX_DELAY);
 8001c9a:	4b2f      	ldr	r3, [pc, #188]	; (8001d58 <apparent_temp_task+0xf4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f005 fc5a 	bl	800755c <osSemaphoreAcquire>
		 heatIndex = calculate_HI();
 8001ca8:	f7ff fda6 	bl	80017f8 <calculate_HI>
 8001cac:	eef0 7a40 	vmov.f32	s15, s0
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <apparent_temp_task+0xf8>)
 8001cb2:	edc3 7a00 	vstr	s15, [r3]
		 osSemaphoreRelease(mutex);
 8001cb6:	4b28      	ldr	r3, [pc, #160]	; (8001d58 <apparent_temp_task+0xf4>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f005 fcb4 	bl	8007628 <osSemaphoreRelease>

		 int1 = heatIndex;
 8001cc0:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <apparent_temp_task+0xf8>)
 8001cc2:	edd3 7a00 	vldr	s15, [r3]
 8001cc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cca:	ee17 3a90 	vmov	r3, s15
 8001cce:	647b      	str	r3, [r7, #68]	; 0x44
		 frac = heatIndex - int1;
 8001cd0:	4b22      	ldr	r3, [pc, #136]	; (8001d5c <apparent_temp_task+0xf8>)
 8001cd2:	ed93 7a00 	vldr	s14, [r3]
 8001cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cd8:	ee07 3a90 	vmov	s15, r3
 8001cdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ce0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ce4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		 int2 = trunc(frac * 100);
 8001ce8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001cec:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001d60 <apparent_temp_task+0xfc>
 8001cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf4:	ee17 0a90 	vmov	r0, s15
 8001cf8:	f7fe fc1e 	bl	8000538 <__aeabi_f2d>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	460c      	mov	r4, r1
 8001d00:	ec44 3b10 	vmov	d0, r3, r4
 8001d04:	f009 f968 	bl	800afd8 <trunc>
 8001d08:	ec54 3b10 	vmov	r3, r4, d0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	4621      	mov	r1, r4
 8001d10:	f7fe ff1a 	bl	8000b48 <__aeabi_d2iz>
 8001d14:	4603      	mov	r3, r0
 8001d16:	63fb      	str	r3, [r7, #60]	; 0x3c
		 snprintf(msg,50,"APPARENT TEMPERATURE = %d.%02d %cC\r\n", int1, int2,'°');
 8001d18:	f107 0008 	add.w	r0, r7, #8
 8001d1c:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
 8001d20:	9301      	str	r3, [sp, #4]
 8001d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d28:	4a0e      	ldr	r2, [pc, #56]	; (8001d64 <apparent_temp_task+0x100>)
 8001d2a:	2132      	movs	r1, #50	; 0x32
 8001d2c:	f008 fd44 	bl	800a7b8 <sniprintf>
		 HAL_UART_Transmit(&huart1,( uint8_t * )msg,sizeof(msg),1000);
 8001d30:	f107 0108 	add.w	r1, r7, #8
 8001d34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d38:	2232      	movs	r2, #50	; 0x32
 8001d3a:	480b      	ldr	r0, [pc, #44]	; (8001d68 <apparent_temp_task+0x104>)
 8001d3c:	f004 fa0e 	bl	800615c <HAL_UART_Transmit>
		 osDelay(1000);
 8001d40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d44:	f005 faa4 	bl	8007290 <osDelay>
		 osSemaphoreRelease(temp_sem);
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <apparent_temp_task+0x108>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f005 fc6b 	bl	8007628 <osSemaphoreRelease>
		 osSemaphoreAcquire(apparent_temp_sem, portMAX_DELAY);
 8001d52:	e79b      	b.n	8001c8c <apparent_temp_task+0x28>
 8001d54:	20002078 	.word	0x20002078
 8001d58:	20001ff4 	.word	0x20001ff4
 8001d5c:	20000174 	.word	0x20000174
 8001d60:	42c80000 	.word	0x42c80000
 8001d64:	0800c158 	.word	0x0800c158
 8001d68:	20001ff8 	.word	0x20001ff8
 8001d6c:	20001f8c 	.word	0x20001f8c

08001d70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d101      	bne.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d82:	f000 fec9 	bl	8002b18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40012c00 	.word	0x40012c00

08001d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_MspInit+0x4c>)
 8001dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dae:	4a10      	ldr	r2, [pc, #64]	; (8001df0 <HAL_MspInit+0x4c>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6613      	str	r3, [r2, #96]	; 0x60
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <HAL_MspInit+0x4c>)
 8001db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <HAL_MspInit+0x4c>)
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <HAL_MspInit+0x4c>)
 8001dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dcc:	6593      	str	r3, [r2, #88]	; 0x58
 8001dce:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <HAL_MspInit+0x4c>)
 8001dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd6:	603b      	str	r3, [r7, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	210f      	movs	r1, #15
 8001dde:	f06f 0001 	mvn.w	r0, #1
 8001de2:	f000 ff91 	bl	8002d08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000

08001df4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08a      	sub	sp, #40	; 0x28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001e0c:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <HAL_DFSDM_ChannelMspInit+0x7c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d128      	bne.n	8001e66 <HAL_DFSDM_ChannelMspInit+0x72>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e18:	4a16      	ldr	r2, [pc, #88]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e1e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e30:	4a10      	ldr	r2, [pc, #64]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e32:	f043 0310 	orr.w	r3, r3, #16
 8001e36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e38:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <HAL_DFSDM_ChannelMspInit+0x80>)
 8001e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3c:	f003 0310 	and.w	r3, r3, #16
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration    
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT 
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001e44:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e52:	2300      	movs	r3, #0
 8001e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001e56:	2306      	movs	r3, #6
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4805      	ldr	r0, [pc, #20]	; (8001e78 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001e62:	f001 f891 	bl	8002f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8001e66:	bf00      	nop
 8001e68:	3728      	adds	r7, #40	; 0x28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000178 	.word	0x20000178
 8001e74:	40021000 	.word	0x40021000
 8001e78:	48001000 	.word	0x48001000

08001e7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	; 0x28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a17      	ldr	r2, [pc, #92]	; (8001ef8 <HAL_I2C_MspInit+0x7c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d128      	bne.n	8001ef0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9e:	4b17      	ldr	r3, [pc, #92]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	4a16      	ldr	r2, [pc, #88]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eaa:	4b14      	ldr	r3, [pc, #80]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001eb6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ebc:	2312      	movs	r3, #18
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ec8:	2304      	movs	r3, #4
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	480b      	ldr	r0, [pc, #44]	; (8001f00 <HAL_I2C_MspInit+0x84>)
 8001ed4:	f001 f858 	bl	8002f88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001edc:	4a07      	ldr	r2, [pc, #28]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001ede:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ee2:	6593      	str	r3, [r2, #88]	; 0x58
 8001ee4:	4b05      	ldr	r3, [pc, #20]	; (8001efc <HAL_I2C_MspInit+0x80>)
 8001ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ef0:	bf00      	nop
 8001ef2:	3728      	adds	r7, #40	; 0x28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40005800 	.word	0x40005800
 8001efc:	40021000 	.word	0x40021000
 8001f00:	48000400 	.word	0x48000400

08001f04 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_I2C_MspDeInit+0x30>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d10a      	bne.n	8001f2c <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001f16:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <HAL_I2C_MspDeInit+0x34>)
 8001f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1a:	4a07      	ldr	r2, [pc, #28]	; (8001f38 <HAL_I2C_MspDeInit+0x34>)
 8001f1c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001f20:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8001f22:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <HAL_I2C_MspDeInit+0x38>)
 8001f28:	f001 f9d6 	bl	80032d8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40005800 	.word	0x40005800
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	48000400 	.word	0x48000400

08001f40 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	; 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a17      	ldr	r2, [pc, #92]	; (8001fbc <HAL_QSPI_MspInit+0x7c>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d128      	bne.n	8001fb4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f62:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f66:	4a16      	ldr	r2, [pc, #88]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f6c:	6513      	str	r3, [r2, #80]	; 0x50
 8001f6e:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f80:	f043 0310 	orr.w	r3, r3, #16
 8001f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <HAL_QSPI_MspInit+0x80>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8001f92:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001f96:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001fa4:	230a      	movs	r3, #10
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fa8:	f107 0314 	add.w	r3, r7, #20
 8001fac:	4619      	mov	r1, r3
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <HAL_QSPI_MspInit+0x84>)
 8001fb0:	f000 ffea 	bl	8002f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001fb4:	bf00      	nop
 8001fb6:	3728      	adds	r7, #40	; 0x28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	a0001000 	.word	0xa0001000
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	48001000 	.word	0x48001000

08001fc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_SPI_MspInit+0x7c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d128      	bne.n	800203c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001fea:	4b17      	ldr	r3, [pc, #92]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8001fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fee:	4a16      	ldr	r2, [pc, #88]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8001ff0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ff4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002002:	4b11      	ldr	r3, [pc, #68]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	4a10      	ldr	r2, [pc, #64]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <HAL_SPI_MspInit+0x80>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800201a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800201e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800202c:	2306      	movs	r3, #6
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002030:	f107 0314 	add.w	r3, r7, #20
 8002034:	4619      	mov	r1, r3
 8002036:	4805      	ldr	r0, [pc, #20]	; (800204c <HAL_SPI_MspInit+0x84>)
 8002038:	f000 ffa6 	bl	8002f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	; 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40003c00 	.word	0x40003c00
 8002048:	40021000 	.word	0x40021000
 800204c:	48000800 	.word	0x48000800

08002050 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	; 0x30
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a2e      	ldr	r2, [pc, #184]	; (8002128 <HAL_UART_MspInit+0xd8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d128      	bne.n	80020c4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002072:	4b2e      	ldr	r3, [pc, #184]	; (800212c <HAL_UART_MspInit+0xdc>)
 8002074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002076:	4a2d      	ldr	r2, [pc, #180]	; (800212c <HAL_UART_MspInit+0xdc>)
 8002078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800207c:	6613      	str	r3, [r2, #96]	; 0x60
 800207e:	4b2b      	ldr	r3, [pc, #172]	; (800212c <HAL_UART_MspInit+0xdc>)
 8002080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	4b28      	ldr	r3, [pc, #160]	; (800212c <HAL_UART_MspInit+0xdc>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208e:	4a27      	ldr	r2, [pc, #156]	; (800212c <HAL_UART_MspInit+0xdc>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002096:	4b25      	ldr	r3, [pc, #148]	; (800212c <HAL_UART_MspInit+0xdc>)
 8002098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80020a2:	23c0      	movs	r3, #192	; 0xc0
 80020a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ae:	2303      	movs	r3, #3
 80020b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020b2:	2307      	movs	r3, #7
 80020b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b6:	f107 031c 	add.w	r3, r7, #28
 80020ba:	4619      	mov	r1, r3
 80020bc:	481c      	ldr	r0, [pc, #112]	; (8002130 <HAL_UART_MspInit+0xe0>)
 80020be:	f000 ff63 	bl	8002f88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80020c2:	e02d      	b.n	8002120 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a1a      	ldr	r2, [pc, #104]	; (8002134 <HAL_UART_MspInit+0xe4>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d128      	bne.n	8002120 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ce:	4b17      	ldr	r3, [pc, #92]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d2:	4a16      	ldr	r2, [pc, #88]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d8:	6593      	str	r3, [r2, #88]	; 0x58
 80020da:	4b14      	ldr	r3, [pc, #80]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e6:	4b11      	ldr	r3, [pc, #68]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ea:	4a10      	ldr	r2, [pc, #64]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020ec:	f043 0308 	orr.w	r3, r3, #8
 80020f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020f2:	4b0e      	ldr	r3, [pc, #56]	; (800212c <HAL_UART_MspInit+0xdc>)
 80020f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80020fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	2302      	movs	r3, #2
 8002106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210c:	2303      	movs	r3, #3
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002110:	2307      	movs	r3, #7
 8002112:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	4619      	mov	r1, r3
 800211a:	4807      	ldr	r0, [pc, #28]	; (8002138 <HAL_UART_MspInit+0xe8>)
 800211c:	f000 ff34 	bl	8002f88 <HAL_GPIO_Init>
}
 8002120:	bf00      	nop
 8002122:	3730      	adds	r7, #48	; 0x30
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	40013800 	.word	0x40013800
 800212c:	40021000 	.word	0x40021000
 8002130:	48000400 	.word	0x48000400
 8002134:	40004800 	.word	0x40004800
 8002138:	48000c00 	.word	0x48000c00

0800213c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800215c:	d154      	bne.n	8002208 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	4b2c      	ldr	r3, [pc, #176]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	4a2b      	ldr	r2, [pc, #172]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	64d3      	str	r3, [r2, #76]	; 0x4c
 800216a:	4b29      	ldr	r3, [pc, #164]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002184:	f107 0314 	add.w	r3, r7, #20
 8002188:	4619      	mov	r1, r3
 800218a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218e:	f000 fefb 	bl	8002f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002192:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002196:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002198:	2302      	movs	r3, #2
 800219a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a0:	2303      	movs	r3, #3
 80021a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021a4:	230a      	movs	r3, #10
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4619      	mov	r1, r3
 80021ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b2:	f000 fee9 	bl	8002f88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	4a15      	ldr	r2, [pc, #84]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ce:	4b10      	ldr	r3, [pc, #64]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d114      	bne.n	8002204 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021de:	4a0c      	ldr	r2, [pc, #48]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e4:	6593      	str	r3, [r2, #88]	; 0x58
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80021f2:	f002 f8fd 	bl	80043f0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f6:	4b06      	ldr	r3, [pc, #24]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <HAL_PCD_MspInit+0xd4>)
 80021fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002200:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002202:	e001      	b.n	8002208 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8002204:	f002 f8f4 	bl	80043f0 <HAL_PWREx_EnableVddUSB>
}
 8002208:	bf00      	nop
 800220a:	3728      	adds	r7, #40	; 0x28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40021000 	.word	0x40021000

08002214 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08c      	sub	sp, #48	; 0x30
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8002224:	2200      	movs	r2, #0
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	2019      	movs	r0, #25
 800222a:	f000 fd6d 	bl	8002d08 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800222e:	2019      	movs	r0, #25
 8002230:	f000 fd86 	bl	8002d40 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002234:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <HAL_InitTick+0x9c>)
 8002236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002238:	4a1d      	ldr	r2, [pc, #116]	; (80022b0 <HAL_InitTick+0x9c>)
 800223a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800223e:	6613      	str	r3, [r2, #96]	; 0x60
 8002240:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <HAL_InitTick+0x9c>)
 8002242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800224c:	f107 0210 	add.w	r2, r7, #16
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	4611      	mov	r1, r2
 8002256:	4618      	mov	r0, r3
 8002258:	f002 fef6 	bl	8005048 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800225c:	f002 fede 	bl	800501c <HAL_RCC_GetPCLK2Freq>
 8002260:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002264:	4a13      	ldr	r2, [pc, #76]	; (80022b4 <HAL_InitTick+0xa0>)
 8002266:	fba2 2303 	umull	r2, r3, r2, r3
 800226a:	0c9b      	lsrs	r3, r3, #18
 800226c:	3b01      	subs	r3, #1
 800226e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002270:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <HAL_InitTick+0xa4>)
 8002272:	4a12      	ldr	r2, [pc, #72]	; (80022bc <HAL_InitTick+0xa8>)
 8002274:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <HAL_InitTick+0xa4>)
 8002278:	f240 32e7 	movw	r2, #999	; 0x3e7
 800227c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800227e:	4a0e      	ldr	r2, [pc, #56]	; (80022b8 <HAL_InitTick+0xa4>)
 8002280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002282:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <HAL_InitTick+0xa4>)
 8002286:	2200      	movs	r2, #0
 8002288:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800228a:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <HAL_InitTick+0xa4>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002290:	4809      	ldr	r0, [pc, #36]	; (80022b8 <HAL_InitTick+0xa4>)
 8002292:	f003 fcb5 	bl	8005c00 <HAL_TIM_Base_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d104      	bne.n	80022a6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800229c:	4806      	ldr	r0, [pc, #24]	; (80022b8 <HAL_InitTick+0xa4>)
 800229e:	f003 fce5 	bl	8005c6c <HAL_TIM_Base_Start_IT>
 80022a2:	4603      	mov	r3, r0
 80022a4:	e000      	b.n	80022a8 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3730      	adds	r7, #48	; 0x30
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	431bde83 	.word	0x431bde83
 80022b8:	200020c8 	.word	0x200020c8
 80022bc:	40012c00 	.word	0x40012c00

080022c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <HardFault_Handler+0x4>

080022d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <MemManage_Handler+0x4>

080022da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022de:	e7fe      	b.n	80022de <BusFault_Handler+0x4>

080022e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <UsageFault_Handler+0x4>

080022e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80022f8:	2020      	movs	r0, #32
 80022fa:	f001 f8f9 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80022fe:	2040      	movs	r0, #64	; 0x40
 8002300:	f001 f8f6 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002304:	2080      	movs	r0, #128	; 0x80
 8002306:	f001 f8f3 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800230a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800230e:	f001 f8ef 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800231c:	4802      	ldr	r0, [pc, #8]	; (8002328 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800231e:	f003 fccf 	bl	8005cc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	200020c8 	.word	0x200020c8

0800232c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002330:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002334:	f001 f8dc 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002338:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800233c:	f001 f8d8 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002340:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002344:	f001 f8d4 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002348:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800234c:	f001 f8d0 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002350:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002354:	f001 f8cc 	bl	80034f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}

0800235c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002364:	4b11      	ldr	r3, [pc, #68]	; (80023ac <_sbrk+0x50>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d102      	bne.n	8002372 <_sbrk+0x16>
		heap_end = &end;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <_sbrk+0x50>)
 800236e:	4a10      	ldr	r2, [pc, #64]	; (80023b0 <_sbrk+0x54>)
 8002370:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002372:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <_sbrk+0x50>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <_sbrk+0x50>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	466a      	mov	r2, sp
 8002382:	4293      	cmp	r3, r2
 8002384:	d907      	bls.n	8002396 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002386:	f008 f9d9 	bl	800a73c <__errno>
 800238a:	4602      	mov	r2, r0
 800238c:	230c      	movs	r3, #12
 800238e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002390:	f04f 33ff 	mov.w	r3, #4294967295
 8002394:	e006      	b.n	80023a4 <_sbrk+0x48>
	}

	heap_end += incr;
 8002396:	4b05      	ldr	r3, [pc, #20]	; (80023ac <_sbrk+0x50>)
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a03      	ldr	r2, [pc, #12]	; (80023ac <_sbrk+0x50>)
 80023a0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	2000017c 	.word	0x2000017c
 80023b0:	20002220 	.word	0x20002220

080023b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023b8:	4b17      	ldr	r3, [pc, #92]	; (8002418 <SystemInit+0x64>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	4a16      	ldr	r2, [pc, #88]	; (8002418 <SystemInit+0x64>)
 80023c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80023c8:	4b14      	ldr	r3, [pc, #80]	; (800241c <SystemInit+0x68>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a13      	ldr	r2, [pc, #76]	; (800241c <SystemInit+0x68>)
 80023ce:	f043 0301 	orr.w	r3, r3, #1
 80023d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80023d4:	4b11      	ldr	r3, [pc, #68]	; (800241c <SystemInit+0x68>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80023da:	4b10      	ldr	r3, [pc, #64]	; (800241c <SystemInit+0x68>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a0f      	ldr	r2, [pc, #60]	; (800241c <SystemInit+0x68>)
 80023e0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80023e4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80023e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80023ea:	4b0c      	ldr	r3, [pc, #48]	; (800241c <SystemInit+0x68>)
 80023ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023f0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023f2:	4b0a      	ldr	r3, [pc, #40]	; (800241c <SystemInit+0x68>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a09      	ldr	r2, [pc, #36]	; (800241c <SystemInit+0x68>)
 80023f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023fc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80023fe:	4b07      	ldr	r3, [pc, #28]	; (800241c <SystemInit+0x68>)
 8002400:	2200      	movs	r2, #0
 8002402:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002404:	4b04      	ldr	r3, [pc, #16]	; (8002418 <SystemInit+0x64>)
 8002406:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800240a:	609a      	str	r2, [r3, #8]
#endif
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	e000ed00 	.word	0xe000ed00
 800241c:	40021000 	.word	0x40021000

08002420 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002458 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002424:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002426:	e003      	b.n	8002430 <LoopCopyDataInit>

08002428 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800242a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800242c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800242e:	3104      	adds	r1, #4

08002430 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002430:	480b      	ldr	r0, [pc, #44]	; (8002460 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002432:	4b0c      	ldr	r3, [pc, #48]	; (8002464 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002434:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002436:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002438:	d3f6      	bcc.n	8002428 <CopyDataInit>
	ldr	r2, =_sbss
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <LoopForever+0x12>)
	b	LoopFillZerobss
 800243c:	e002      	b.n	8002444 <LoopFillZerobss>

0800243e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800243e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002440:	f842 3b04 	str.w	r3, [r2], #4

08002444 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002444:	4b09      	ldr	r3, [pc, #36]	; (800246c <LoopForever+0x16>)
	cmp	r2, r3
 8002446:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002448:	d3f9      	bcc.n	800243e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800244a:	f7ff ffb3 	bl	80023b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800244e:	f008 f97b 	bl	800a748 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002452:	f7fe fd71 	bl	8000f38 <main>

08002456 <LoopForever>:

LoopForever:
    b LoopForever
 8002456:	e7fe      	b.n	8002456 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002458:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800245c:	0800c268 	.word	0x0800c268
	ldr	r0, =_sdata
 8002460:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002464:	20000150 	.word	0x20000150
	ldr	r2, =_sbss
 8002468:	20000150 	.word	0x20000150
	ldr	r3, = _ebss
 800246c:	2000221c 	.word	0x2000221c

08002470 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002470:	e7fe      	b.n	8002470 <ADC1_2_IRQHandler>
	...

08002474 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b08a      	sub	sp, #40	; 0x28
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800247c:	4b27      	ldr	r3, [pc, #156]	; (800251c <I2Cx_MspInit+0xa8>)
 800247e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002480:	4a26      	ldr	r2, [pc, #152]	; (800251c <I2Cx_MspInit+0xa8>)
 8002482:	f043 0302 	orr.w	r3, r3, #2
 8002486:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002488:	4b24      	ldr	r3, [pc, #144]	; (800251c <I2Cx_MspInit+0xa8>)
 800248a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	613b      	str	r3, [r7, #16]
 8002492:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002494:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002498:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800249a:	2312      	movs	r3, #18
 800249c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800249e:	2301      	movs	r3, #1
 80024a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a2:	2303      	movs	r3, #3
 80024a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80024a6:	2304      	movs	r3, #4
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	4619      	mov	r1, r3
 80024b0:	481b      	ldr	r0, [pc, #108]	; (8002520 <I2Cx_MspInit+0xac>)
 80024b2:	f000 fd69 	bl	8002f88 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4619      	mov	r1, r3
 80024bc:	4818      	ldr	r0, [pc, #96]	; (8002520 <I2Cx_MspInit+0xac>)
 80024be:	f000 fd63 	bl	8002f88 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80024c2:	4b16      	ldr	r3, [pc, #88]	; (800251c <I2Cx_MspInit+0xa8>)
 80024c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c6:	4a15      	ldr	r2, [pc, #84]	; (800251c <I2Cx_MspInit+0xa8>)
 80024c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024cc:	6593      	str	r3, [r2, #88]	; 0x58
 80024ce:	4b13      	ldr	r3, [pc, #76]	; (800251c <I2Cx_MspInit+0xa8>)
 80024d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80024da:	4b10      	ldr	r3, [pc, #64]	; (800251c <I2Cx_MspInit+0xa8>)
 80024dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024de:	4a0f      	ldr	r2, [pc, #60]	; (800251c <I2Cx_MspInit+0xa8>)
 80024e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80024e6:	4b0d      	ldr	r3, [pc, #52]	; (800251c <I2Cx_MspInit+0xa8>)
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	4a0c      	ldr	r2, [pc, #48]	; (800251c <I2Cx_MspInit+0xa8>)
 80024ec:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80024f0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	210f      	movs	r1, #15
 80024f6:	2021      	movs	r0, #33	; 0x21
 80024f8:	f000 fc06 	bl	8002d08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80024fc:	2021      	movs	r0, #33	; 0x21
 80024fe:	f000 fc1f 	bl	8002d40 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	210f      	movs	r1, #15
 8002506:	2022      	movs	r0, #34	; 0x22
 8002508:	f000 fbfe 	bl	8002d08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800250c:	2022      	movs	r0, #34	; 0x22
 800250e:	f000 fc17 	bl	8002d40 <HAL_NVIC_EnableIRQ>
}
 8002512:	bf00      	nop
 8002514:	3728      	adds	r7, #40	; 0x28
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	48000400 	.word	0x48000400

08002524 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a12      	ldr	r2, [pc, #72]	; (8002578 <I2Cx_Init+0x54>)
 8002530:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a11      	ldr	r2, [pc, #68]	; (800257c <I2Cx_Init+0x58>)
 8002536:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7ff ff89 	bl	8002474 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 ffe7 	bl	8003536 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002568:	2100      	movs	r1, #0
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f001 fcec 	bl	8003f48 <HAL_I2CEx_ConfigAnalogFilter>
}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40005800 	.word	0x40005800
 800257c:	00702681 	.word	0x00702681

08002580 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08a      	sub	sp, #40	; 0x28
 8002584:	af04      	add	r7, sp, #16
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	4608      	mov	r0, r1
 800258a:	4611      	mov	r1, r2
 800258c:	461a      	mov	r2, r3
 800258e:	4603      	mov	r3, r0
 8002590:	72fb      	strb	r3, [r7, #11]
 8002592:	460b      	mov	r3, r1
 8002594:	813b      	strh	r3, [r7, #8]
 8002596:	4613      	mov	r3, r2
 8002598:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800259a:	2300      	movs	r3, #0
 800259c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800259e:	7afb      	ldrb	r3, [r7, #11]
 80025a0:	b299      	uxth	r1, r3
 80025a2:	88f8      	ldrh	r0, [r7, #6]
 80025a4:	893a      	ldrh	r2, [r7, #8]
 80025a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025aa:	9302      	str	r3, [sp, #8]
 80025ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	4603      	mov	r3, r0
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f001 f990 	bl	80038dc <HAL_I2C_Mem_Read>
 80025bc:	4603      	mov	r3, r0
 80025be:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80025c0:	7dfb      	ldrb	r3, [r7, #23]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d004      	beq.n	80025d0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 80025c6:	7afb      	ldrb	r3, [r7, #11]
 80025c8:	4619      	mov	r1, r3
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f832 	bl	8002634 <I2Cx_Error>
  }
  return status;
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b08a      	sub	sp, #40	; 0x28
 80025de:	af04      	add	r7, sp, #16
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	4608      	mov	r0, r1
 80025e4:	4611      	mov	r1, r2
 80025e6:	461a      	mov	r2, r3
 80025e8:	4603      	mov	r3, r0
 80025ea:	72fb      	strb	r3, [r7, #11]
 80025ec:	460b      	mov	r3, r1
 80025ee:	813b      	strh	r3, [r7, #8]
 80025f0:	4613      	mov	r3, r2
 80025f2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80025f4:	2300      	movs	r3, #0
 80025f6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80025f8:	7afb      	ldrb	r3, [r7, #11]
 80025fa:	b299      	uxth	r1, r3
 80025fc:	88f8      	ldrh	r0, [r7, #6]
 80025fe:	893a      	ldrh	r2, [r7, #8]
 8002600:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002604:	9302      	str	r3, [sp, #8]
 8002606:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	6a3b      	ldr	r3, [r7, #32]
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	4603      	mov	r3, r0
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f001 f84f 	bl	80036b4 <HAL_I2C_Mem_Write>
 8002616:	4603      	mov	r3, r0
 8002618:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800261a:	7dfb      	ldrb	r3, [r7, #23]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d004      	beq.n	800262a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002620:	7afb      	ldrb	r3, [r7, #11]
 8002622:	4619      	mov	r1, r3
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f805 	bl	8002634 <I2Cx_Error>
  }
  return status;
 800262a:	7dfb      	ldrb	r3, [r7, #23]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f001 f807 	bl	8003654 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ff6c 	bl	8002524 <I2Cx_Init>
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002658:	4802      	ldr	r0, [pc, #8]	; (8002664 <SENSOR_IO_Init+0x10>)
 800265a:	f7ff ff63 	bl	8002524 <I2Cx_Init>
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20002188 	.word	0x20002188

08002668 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af02      	add	r7, sp, #8
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
 8002672:	460b      	mov	r3, r1
 8002674:	71bb      	strb	r3, [r7, #6]
 8002676:	4613      	mov	r3, r2
 8002678:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800267a:	79bb      	ldrb	r3, [r7, #6]
 800267c:	b29a      	uxth	r2, r3
 800267e:	79f9      	ldrb	r1, [r7, #7]
 8002680:	2301      	movs	r3, #1
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	1d7b      	adds	r3, r7, #5
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	2301      	movs	r3, #1
 800268a:	4803      	ldr	r0, [pc, #12]	; (8002698 <SENSOR_IO_Write+0x30>)
 800268c:	f7ff ffa5 	bl	80025da <I2Cx_WriteMultiple>
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20002188 	.word	0x20002188

0800269c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	4603      	mov	r3, r0
 80026a4:	460a      	mov	r2, r1
 80026a6:	71fb      	strb	r3, [r7, #7]
 80026a8:	4613      	mov	r3, r2
 80026aa:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80026b0:	79bb      	ldrb	r3, [r7, #6]
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	79f9      	ldrb	r1, [r7, #7]
 80026b6:	2301      	movs	r3, #1
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	f107 030f 	add.w	r3, r7, #15
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	2301      	movs	r3, #1
 80026c2:	4804      	ldr	r0, [pc, #16]	; (80026d4 <SENSOR_IO_Read+0x38>)
 80026c4:	f7ff ff5c 	bl	8002580 <I2Cx_ReadMultiple>

  return read_value;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20002188 	.word	0x20002188

080026d8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af02      	add	r7, sp, #8
 80026de:	603a      	str	r2, [r7, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	460b      	mov	r3, r1
 80026e8:	71bb      	strb	r3, [r7, #6]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80026ee:	79bb      	ldrb	r3, [r7, #6]
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	79f9      	ldrb	r1, [r7, #7]
 80026f4:	88bb      	ldrh	r3, [r7, #4]
 80026f6:	9301      	str	r3, [sp, #4]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	4804      	ldr	r0, [pc, #16]	; (8002710 <SENSOR_IO_ReadMultiple+0x38>)
 8002700:	f7ff ff3e 	bl	8002580 <I2Cx_ReadMultiple>
 8002704:	4603      	mov	r3, r0
 8002706:	b29b      	uxth	r3, r3
}
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20002188 	.word	0x20002188

08002714 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800271a:	4b0c      	ldr	r3, [pc, #48]	; (800274c <BSP_HSENSOR_Init+0x38>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	20be      	movs	r0, #190	; 0xbe
 8002720:	4798      	blx	r3
 8002722:	4603      	mov	r3, r0
 8002724:	2bbc      	cmp	r3, #188	; 0xbc
 8002726:	d002      	beq.n	800272e <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	e009      	b.n	8002742 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800272e:	4b08      	ldr	r3, [pc, #32]	; (8002750 <BSP_HSENSOR_Init+0x3c>)
 8002730:	4a06      	ldr	r2, [pc, #24]	; (800274c <BSP_HSENSOR_Init+0x38>)
 8002732:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8002734:	4b06      	ldr	r3, [pc, #24]	; (8002750 <BSP_HSENSOR_Init+0x3c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	20be      	movs	r0, #190	; 0xbe
 800273c:	4798      	blx	r3
    ret = HSENSOR_OK;
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8002742:	687b      	ldr	r3, [r7, #4]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	200000c0 	.word	0x200000c0
 8002750:	20000180 	.word	0x20000180

08002754 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8002758:	4b04      	ldr	r3, [pc, #16]	; (800276c <BSP_HSENSOR_ReadHumidity+0x18>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	20be      	movs	r0, #190	; 0xbe
 8002760:	4798      	blx	r3
 8002762:	eef0 7a40 	vmov.f32	s15, s0
}
 8002766:	eeb0 0a67 	vmov.f32	s0, s15
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000180 	.word	0x20000180

08002770 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800277a:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <BSP_TSENSOR_Init+0x30>)
 800277c:	4a09      	ldr	r2, [pc, #36]	; (80027a4 <BSP_TSENSOR_Init+0x34>)
 800277e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002780:	f7ff ff68 	bl	8002654 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002784:	4b06      	ldr	r3, [pc, #24]	; (80027a0 <BSP_TSENSOR_Init+0x30>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2100      	movs	r1, #0
 800278c:	20be      	movs	r0, #190	; 0xbe
 800278e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002794:	79fb      	ldrb	r3, [r7, #7]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000184 	.word	0x20000184
 80027a4:	200000cc 	.word	0x200000cc

080027a8 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <BSP_TSENSOR_ReadTemp+0x18>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	20be      	movs	r0, #190	; 0xbe
 80027b4:	4798      	blx	r3
 80027b6:	eef0 7a40 	vmov.f32	s15, s0
}
 80027ba:	eeb0 0a67 	vmov.f32	s0, s15
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000184 	.word	0x20000184

080027c4 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80027ce:	88fb      	ldrh	r3, [r7, #6]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2120      	movs	r1, #32
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff61 	bl	800269c <SENSOR_IO_Read>
 80027da:	4603      	mov	r3, r0
 80027dc:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	f043 0304 	orr.w	r3, r3, #4
 80027ec:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	f023 0303 	bic.w	r3, r3, #3
 80027f4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002804:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002806:	88fb      	ldrh	r3, [r7, #6]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	7bfa      	ldrb	r2, [r7, #15]
 800280c:	2120      	movs	r1, #32
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff2a 	bl	8002668 <SENSOR_IO_Write>
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002826:	2300      	movs	r3, #0
 8002828:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800282a:	f7ff ff13 	bl	8002654 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	b2db      	uxtb	r3, r3
 8002832:	210f      	movs	r1, #15
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff31 	bl	800269c <SENSOR_IO_Read>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8002852:	88fb      	ldrh	r3, [r7, #6]
 8002854:	b2d8      	uxtb	r0, r3
 8002856:	f107 020c 	add.w	r2, r7, #12
 800285a:	2302      	movs	r3, #2
 800285c:	21b0      	movs	r1, #176	; 0xb0
 800285e:	f7ff ff3b 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8002862:	7b3b      	ldrb	r3, [r7, #12]
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	b2db      	uxtb	r3, r3
 8002868:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800286a:	7b7b      	ldrb	r3, [r7, #13]
 800286c:	085b      	lsrs	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	b2d8      	uxtb	r0, r3
 8002876:	f107 020c 	add.w	r2, r7, #12
 800287a:	2302      	movs	r3, #2
 800287c:	21b6      	movs	r1, #182	; 0xb6
 800287e:	f7ff ff2b 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002882:	7b7b      	ldrb	r3, [r7, #13]
 8002884:	021b      	lsls	r3, r3, #8
 8002886:	b21a      	sxth	r2, r3
 8002888:	7b3b      	ldrb	r3, [r7, #12]
 800288a:	b21b      	sxth	r3, r3
 800288c:	4313      	orrs	r3, r2
 800288e:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8002890:	88fb      	ldrh	r3, [r7, #6]
 8002892:	b2d8      	uxtb	r0, r3
 8002894:	f107 020c 	add.w	r2, r7, #12
 8002898:	2302      	movs	r3, #2
 800289a:	21ba      	movs	r1, #186	; 0xba
 800289c:	f7ff ff1c 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80028a0:	7b7b      	ldrb	r3, [r7, #13]
 80028a2:	021b      	lsls	r3, r3, #8
 80028a4:	b21a      	sxth	r2, r3
 80028a6:	7b3b      	ldrb	r3, [r7, #12]
 80028a8:	b21b      	sxth	r3, r3
 80028aa:	4313      	orrs	r3, r2
 80028ac:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80028ae:	88fb      	ldrh	r3, [r7, #6]
 80028b0:	b2d8      	uxtb	r0, r3
 80028b2:	f107 020c 	add.w	r2, r7, #12
 80028b6:	2302      	movs	r3, #2
 80028b8:	21a8      	movs	r1, #168	; 0xa8
 80028ba:	f7ff ff0d 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80028be:	7b7b      	ldrb	r3, [r7, #13]
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	b21a      	sxth	r2, r3
 80028c4:	7b3b      	ldrb	r3, [r7, #12]
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80028cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80028d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	ee07 3a90 	vmov	s15, r3
 80028da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028de:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80028e2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	ee07 3a90 	vmov	s15, r3
 80028ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028f0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80028f4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80028f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800290a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800291a:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800291e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002922:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800292a:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800292e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002932:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002978 <HTS221_H_ReadHumidity+0x130>
 8002936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800293a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293e:	dd01      	ble.n	8002944 <HTS221_H_ReadHumidity+0xfc>
 8002940:	4b0e      	ldr	r3, [pc, #56]	; (800297c <HTS221_H_ReadHumidity+0x134>)
 8002942:	e00a      	b.n	800295a <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8002944:	edd7 7a04 	vldr	s15, [r7, #16]
 8002948:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800294c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002950:	d502      	bpl.n	8002958 <HTS221_H_ReadHumidity+0x110>
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	e000      	b.n	800295a <HTS221_H_ReadHumidity+0x112>
 8002958:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800295a:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800295c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002960:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002964:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002968:	eef0 7a66 	vmov.f32	s15, s13
}
 800296c:	eeb0 0a67 	vmov.f32	s0, s15
 8002970:	3720      	adds	r7, #32
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	447a0000 	.word	0x447a0000
 800297c:	447a0000 	.word	0x447a0000

08002980 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	6039      	str	r1, [r7, #0]
 800298a:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800298c:	88fb      	ldrh	r3, [r7, #6]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	2120      	movs	r1, #32
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff fe82 	bl	800269c <SENSOR_IO_Read>
 8002998:	4603      	mov	r3, r0
 800299a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800299c:	7bfb      	ldrb	r3, [r7, #15]
 800299e:	f023 0304 	bic.w	r3, r3, #4
 80029a2:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	f043 0304 	orr.w	r3, r3, #4
 80029aa:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	f023 0303 	bic.w	r3, r3, #3
 80029b2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029c2:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80029c4:	88fb      	ldrh	r3, [r7, #6]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	7bfa      	ldrb	r2, [r7, #15]
 80029ca:	2120      	movs	r1, #32
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fe4b 	bl	8002668 <SENSOR_IO_Write>
}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b088      	sub	sp, #32
 80029de:	af00      	add	r7, sp, #0
 80029e0:	4603      	mov	r3, r0
 80029e2:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80029e4:	88fb      	ldrh	r3, [r7, #6]
 80029e6:	b2d8      	uxtb	r0, r3
 80029e8:	f107 0208 	add.w	r2, r7, #8
 80029ec:	2302      	movs	r3, #2
 80029ee:	21b2      	movs	r1, #178	; 0xb2
 80029f0:	f7ff fe72 	bl	80026d8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2135      	movs	r1, #53	; 0x35
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fe4e 	bl	800269c <SENSOR_IO_Read>
 8002a00:	4603      	mov	r3, r0
 8002a02:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002a04:	7ffb      	ldrb	r3, [r7, #31]
 8002a06:	021b      	lsls	r3, r3, #8
 8002a08:	b21b      	sxth	r3, r3
 8002a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a0e:	b21a      	sxth	r2, r3
 8002a10:	7a3b      	ldrb	r3, [r7, #8]
 8002a12:	b21b      	sxth	r3, r3
 8002a14:	4313      	orrs	r3, r2
 8002a16:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002a18:	7ffb      	ldrb	r3, [r7, #31]
 8002a1a:	019b      	lsls	r3, r3, #6
 8002a1c:	b21b      	sxth	r3, r3
 8002a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a22:	b21a      	sxth	r2, r3
 8002a24:	7a7b      	ldrb	r3, [r7, #9]
 8002a26:	b21b      	sxth	r3, r3
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002a2c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002a30:	10db      	asrs	r3, r3, #3
 8002a32:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002a34:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002a38:	10db      	asrs	r3, r3, #3
 8002a3a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002a3c:	88fb      	ldrh	r3, [r7, #6]
 8002a3e:	b2d8      	uxtb	r0, r3
 8002a40:	f107 0208 	add.w	r2, r7, #8
 8002a44:	2304      	movs	r3, #4
 8002a46:	21bc      	movs	r1, #188	; 0xbc
 8002a48:	f7ff fe46 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002a4c:	7a7b      	ldrb	r3, [r7, #9]
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	b21a      	sxth	r2, r3
 8002a52:	7a3b      	ldrb	r3, [r7, #8]
 8002a54:	b21b      	sxth	r3, r3
 8002a56:	4313      	orrs	r3, r2
 8002a58:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002a5a:	7afb      	ldrb	r3, [r7, #11]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	b21a      	sxth	r2, r3
 8002a60:	7abb      	ldrb	r3, [r7, #10]
 8002a62:	b21b      	sxth	r3, r3
 8002a64:	4313      	orrs	r3, r2
 8002a66:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002a68:	88fb      	ldrh	r3, [r7, #6]
 8002a6a:	b2d8      	uxtb	r0, r3
 8002a6c:	f107 0208 	add.w	r2, r7, #8
 8002a70:	2302      	movs	r3, #2
 8002a72:	21aa      	movs	r1, #170	; 0xaa
 8002a74:	f7ff fe30 	bl	80026d8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002a78:	7a7b      	ldrb	r3, [r7, #9]
 8002a7a:	021b      	lsls	r3, r3, #8
 8002a7c:	b21a      	sxth	r2, r3
 8002a7e:	7a3b      	ldrb	r3, [r7, #8]
 8002a80:	b21b      	sxth	r3, r3
 8002a82:	4313      	orrs	r3, r2
 8002a84:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002a86:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002a8a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	ee07 3a90 	vmov	s15, r3
 8002a94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a98:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002a9c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aaa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002aae:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002ab2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	ee07 3a90 	vmov	s15, r3
 8002abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ac4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002ac8:	ee07 3a90 	vmov	s15, r3
 8002acc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad4:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	ee07 3a90 	vmov	s15, r3
}
 8002ade:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae2:	3720      	adds	r7, #32
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002af2:	2003      	movs	r0, #3
 8002af4:	f000 f8fd 	bl	8002cf2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002af8:	2000      	movs	r0, #0
 8002afa:	f7ff fb8b 	bl	8002214 <HAL_InitTick>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	71fb      	strb	r3, [r7, #7]
 8002b08:	e001      	b.n	8002b0e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b0a:	f7ff f94b 	bl	8001da4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b1c:	4b05      	ldr	r3, [pc, #20]	; (8002b34 <HAL_IncTick+0x1c>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <HAL_IncTick+0x20>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4413      	add	r3, r2
 8002b26:	4a03      	ldr	r2, [pc, #12]	; (8002b34 <HAL_IncTick+0x1c>)
 8002b28:	6013      	str	r3, [r2, #0]
}
 8002b2a:	bf00      	nop
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	200021d4 	.word	0x200021d4
 8002b38:	200000e0 	.word	0x200000e0

08002b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b40:	4b03      	ldr	r3, [pc, #12]	; (8002b50 <HAL_GetTick+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	200021d4 	.word	0x200021d4

08002b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b5c:	f7ff ffee 	bl	8002b3c <HAL_GetTick>
 8002b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6c:	d004      	beq.n	8002b78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b6e:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <HAL_Delay+0x40>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4413      	add	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b78:	bf00      	nop
 8002b7a:	f7ff ffdf 	bl	8002b3c <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d8f7      	bhi.n	8002b7a <HAL_Delay+0x26>
  {
  }
}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	200000e0 	.word	0x200000e0

08002b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <__NVIC_SetPriorityGrouping+0x44>)
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bca:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <__NVIC_SetPriorityGrouping+0x44>)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	60d3      	str	r3, [r2, #12]
}
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002be4:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	0a1b      	lsrs	r3, r3, #8
 8002bea:	f003 0307 	and.w	r3, r3, #7
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	db0b      	blt.n	8002c26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	f003 021f 	and.w	r2, r3, #31
 8002c14:	4907      	ldr	r1, [pc, #28]	; (8002c34 <__NVIC_EnableIRQ+0x38>)
 8002c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000e100 	.word	0xe000e100

08002c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	6039      	str	r1, [r7, #0]
 8002c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	db0a      	blt.n	8002c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	490c      	ldr	r1, [pc, #48]	; (8002c84 <__NVIC_SetPriority+0x4c>)
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	0112      	lsls	r2, r2, #4
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c60:	e00a      	b.n	8002c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	4908      	ldr	r1, [pc, #32]	; (8002c88 <__NVIC_SetPriority+0x50>)
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	3b04      	subs	r3, #4
 8002c70:	0112      	lsls	r2, r2, #4
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	440b      	add	r3, r1
 8002c76:	761a      	strb	r2, [r3, #24]
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr
 8002c84:	e000e100 	.word	0xe000e100
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b089      	sub	sp, #36	; 0x24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f1c3 0307 	rsb	r3, r3, #7
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	bf28      	it	cs
 8002caa:	2304      	movcs	r3, #4
 8002cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	2b06      	cmp	r3, #6
 8002cb4:	d902      	bls.n	8002cbc <NVIC_EncodePriority+0x30>
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3b03      	subs	r3, #3
 8002cba:	e000      	b.n	8002cbe <NVIC_EncodePriority+0x32>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43da      	mvns	r2, r3
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	401a      	ands	r2, r3
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	fa01 f303 	lsl.w	r3, r1, r3
 8002cde:	43d9      	mvns	r1, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce4:	4313      	orrs	r3, r2
         );
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3724      	adds	r7, #36	; 0x24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f7ff ff4c 	bl	8002b98 <__NVIC_SetPriorityGrouping>
}
 8002d00:	bf00      	nop
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d1a:	f7ff ff61 	bl	8002be0 <__NVIC_GetPriorityGrouping>
 8002d1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	6978      	ldr	r0, [r7, #20]
 8002d26:	f7ff ffb1 	bl	8002c8c <NVIC_EncodePriority>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d30:	4611      	mov	r1, r2
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff ff80 	bl	8002c38 <__NVIC_SetPriority>
}
 8002d38:	bf00      	nop
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff ff54 	bl	8002bfc <__NVIC_EnableIRQ>
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e0ac      	b.n	8002ec8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 f8b2 	bl	8002edc <DFSDM_GetChannelFromInstance>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b55      	ldr	r3, [pc, #340]	; (8002ed0 <HAL_DFSDM_ChannelInit+0x174>)
 8002d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e09f      	b.n	8002ec8 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff f833 	bl	8001df4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002d8e:	4b51      	ldr	r3, [pc, #324]	; (8002ed4 <HAL_DFSDM_ChannelInit+0x178>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3301      	adds	r3, #1
 8002d94:	4a4f      	ldr	r2, [pc, #316]	; (8002ed4 <HAL_DFSDM_ChannelInit+0x178>)
 8002d96:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002d98:	4b4e      	ldr	r3, [pc, #312]	; (8002ed4 <HAL_DFSDM_ChannelInit+0x178>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d125      	bne.n	8002dec <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002da0:	4b4d      	ldr	r3, [pc, #308]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a4c      	ldr	r2, [pc, #304]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002da6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002daa:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002dac:	4b4a      	ldr	r3, [pc, #296]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4948      	ldr	r1, [pc, #288]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002dba:	4b47      	ldr	r3, [pc, #284]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a46      	ldr	r2, [pc, #280]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002dc0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002dc4:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	791b      	ldrb	r3, [r3, #4]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d108      	bne.n	8002de0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002dce:	4b42      	ldr	r3, [pc, #264]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	041b      	lsls	r3, r3, #16
 8002dda:	493f      	ldr	r1, [pc, #252]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002de0:	4b3d      	ldr	r3, [pc, #244]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a3c      	ldr	r2, [pc, #240]	; (8002ed8 <HAL_DFSDM_ChannelInit+0x17c>)
 8002de6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dea:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002dfa:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6819      	ldr	r1, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002e0a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002e10:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 020f 	bic.w	r2, r2, #15
 8002e28:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6819      	ldr	r1, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002e50:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6899      	ldr	r1, [r3, #8]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e60:	3b01      	subs	r3, #1
 8002e62:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f002 0207 	and.w	r2, r2, #7
 8002e7c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6859      	ldr	r1, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e88:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 f810 	bl	8002edc <DFSDM_GetChannelFromInstance>
 8002ebc:	4601      	mov	r1, r0
 8002ebe:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <HAL_DFSDM_ChannelInit+0x174>)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000018c 	.word	0x2000018c
 8002ed4:	20000188 	.word	0x20000188
 8002ed8:	40016000 	.word	0x40016000

08002edc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a20      	ldr	r2, [pc, #128]	; (8002f68 <DFSDM_GetChannelFromInstance+0x8c>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d102      	bne.n	8002ef2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	e032      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel1)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a1d      	ldr	r2, [pc, #116]	; (8002f6c <DFSDM_GetChannelFromInstance+0x90>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d102      	bne.n	8002f00 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002efa:	2301      	movs	r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	e02b      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a1b      	ldr	r2, [pc, #108]	; (8002f70 <DFSDM_GetChannelFromInstance+0x94>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d102      	bne.n	8002f0e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	e024      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel3)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a18      	ldr	r2, [pc, #96]	; (8002f74 <DFSDM_GetChannelFromInstance+0x98>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d102      	bne.n	8002f1c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 8002f16:	2303      	movs	r3, #3
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	e01d      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a16      	ldr	r2, [pc, #88]	; (8002f78 <DFSDM_GetChannelFromInstance+0x9c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d102      	bne.n	8002f2a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 8002f24:	2304      	movs	r3, #4
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	e016      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel5)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a13      	ldr	r2, [pc, #76]	; (8002f7c <DFSDM_GetChannelFromInstance+0xa0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d102      	bne.n	8002f38 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 8002f32:	2305      	movs	r3, #5
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	e00f      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel6)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a11      	ldr	r2, [pc, #68]	; (8002f80 <DFSDM_GetChannelFromInstance+0xa4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d102      	bne.n	8002f46 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 8002f40:	2306      	movs	r3, #6
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	e008      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
  else if (Instance == DFSDM1_Channel7)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a0e      	ldr	r2, [pc, #56]	; (8002f84 <DFSDM_GetChannelFromInstance+0xa8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d102      	bne.n	8002f54 <DFSDM_GetChannelFromInstance+0x78>
  {
    channel = 7;
 8002f4e:	2307      	movs	r3, #7
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	e001      	b.n	8002f58 <DFSDM_GetChannelFromInstance+0x7c>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 8002f54:	2300      	movs	r3, #0
 8002f56:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002f58:	68fb      	ldr	r3, [r7, #12]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40016000 	.word	0x40016000
 8002f6c:	40016020 	.word	0x40016020
 8002f70:	40016040 	.word	0x40016040
 8002f74:	40016060 	.word	0x40016060
 8002f78:	40016080 	.word	0x40016080
 8002f7c:	400160a0 	.word	0x400160a0
 8002f80:	400160c0 	.word	0x400160c0
 8002f84:	400160e0 	.word	0x400160e0

08002f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f92:	2300      	movs	r3, #0
 8002f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f96:	e17f      	b.n	8003298 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8171 	beq.w	8003292 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x38>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2b12      	cmp	r3, #18
 8002fbe:	d123      	bne.n	8003008 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	08da      	lsrs	r2, r3, #3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3208      	adds	r2, #8
 8002fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	08da      	lsrs	r2, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3208      	adds	r2, #8
 8003002:	6939      	ldr	r1, [r7, #16]
 8003004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	2203      	movs	r2, #3
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4013      	ands	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0203 	and.w	r2, r3, #3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4313      	orrs	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d00b      	beq.n	800305c <HAL_GPIO_Init+0xd4>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d007      	beq.n	800305c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003050:	2b11      	cmp	r3, #17
 8003052:	d003      	beq.n	800305c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b12      	cmp	r3, #18
 800305a:	d130      	bne.n	80030be <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	2203      	movs	r2, #3
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	4013      	ands	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	68da      	ldr	r2, [r3, #12]
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003092:	2201      	movs	r2, #1
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	43db      	mvns	r3, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4013      	ands	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	f003 0201 	and.w	r2, r3, #1
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	d118      	bne.n	80030fc <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80030d0:	2201      	movs	r2, #1
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4013      	ands	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	08db      	lsrs	r3, r3, #3
 80030e6:	f003 0201 	and.w	r2, r3, #1
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4013      	ands	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003134:	2b00      	cmp	r3, #0
 8003136:	f000 80ac 	beq.w	8003292 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800313a:	4b5e      	ldr	r3, [pc, #376]	; (80032b4 <HAL_GPIO_Init+0x32c>)
 800313c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800313e:	4a5d      	ldr	r2, [pc, #372]	; (80032b4 <HAL_GPIO_Init+0x32c>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	6613      	str	r3, [r2, #96]	; 0x60
 8003146:	4b5b      	ldr	r3, [pc, #364]	; (80032b4 <HAL_GPIO_Init+0x32c>)
 8003148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003152:	4a59      	ldr	r2, [pc, #356]	; (80032b8 <HAL_GPIO_Init+0x330>)
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	089b      	lsrs	r3, r3, #2
 8003158:	3302      	adds	r3, #2
 800315a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800315e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	220f      	movs	r2, #15
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	4013      	ands	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800317c:	d025      	beq.n	80031ca <HAL_GPIO_Init+0x242>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a4e      	ldr	r2, [pc, #312]	; (80032bc <HAL_GPIO_Init+0x334>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01f      	beq.n	80031c6 <HAL_GPIO_Init+0x23e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4d      	ldr	r2, [pc, #308]	; (80032c0 <HAL_GPIO_Init+0x338>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d019      	beq.n	80031c2 <HAL_GPIO_Init+0x23a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4c      	ldr	r2, [pc, #304]	; (80032c4 <HAL_GPIO_Init+0x33c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <HAL_GPIO_Init+0x236>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4b      	ldr	r2, [pc, #300]	; (80032c8 <HAL_GPIO_Init+0x340>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00d      	beq.n	80031ba <HAL_GPIO_Init+0x232>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a4a      	ldr	r2, [pc, #296]	; (80032cc <HAL_GPIO_Init+0x344>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d007      	beq.n	80031b6 <HAL_GPIO_Init+0x22e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a49      	ldr	r2, [pc, #292]	; (80032d0 <HAL_GPIO_Init+0x348>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <HAL_GPIO_Init+0x22a>
 80031ae:	2306      	movs	r3, #6
 80031b0:	e00c      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031b2:	2307      	movs	r3, #7
 80031b4:	e00a      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031b6:	2305      	movs	r3, #5
 80031b8:	e008      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031ba:	2304      	movs	r3, #4
 80031bc:	e006      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031be:	2303      	movs	r3, #3
 80031c0:	e004      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e002      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <HAL_GPIO_Init+0x244>
 80031ca:	2300      	movs	r3, #0
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	f002 0203 	and.w	r2, r2, #3
 80031d2:	0092      	lsls	r2, r2, #2
 80031d4:	4093      	lsls	r3, r2
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80031dc:	4936      	ldr	r1, [pc, #216]	; (80032b8 <HAL_GPIO_Init+0x330>)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	089b      	lsrs	r3, r3, #2
 80031e2:	3302      	adds	r3, #2
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80031ea:	4b3a      	ldr	r3, [pc, #232]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	4013      	ands	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003206:	693a      	ldr	r2, [r7, #16]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4313      	orrs	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800320e:	4a31      	ldr	r2, [pc, #196]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003214:	4b2f      	ldr	r3, [pc, #188]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	43db      	mvns	r3, r3
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4013      	ands	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003238:	4a26      	ldr	r2, [pc, #152]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800323e:	4b25      	ldr	r3, [pc, #148]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	43db      	mvns	r3, r3
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	4013      	ands	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003262:	4a1c      	ldr	r2, [pc, #112]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003268:	4b1a      	ldr	r3, [pc, #104]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	43db      	mvns	r3, r3
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	4013      	ands	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	4313      	orrs	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800328c:	4a11      	ldr	r2, [pc, #68]	; (80032d4 <HAL_GPIO_Init+0x34c>)
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	3301      	adds	r3, #1
 8003296:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	fa22 f303 	lsr.w	r3, r2, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f47f ae78 	bne.w	8002f98 <HAL_GPIO_Init+0x10>
  }
}
 80032a8:	bf00      	nop
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40010000 	.word	0x40010000
 80032bc:	48000400 	.word	0x48000400
 80032c0:	48000800 	.word	0x48000800
 80032c4:	48000c00 	.word	0x48000c00
 80032c8:	48001000 	.word	0x48001000
 80032cc:	48001400 	.word	0x48001400
 80032d0:	48001800 	.word	0x48001800
 80032d4:	40010400 	.word	0x40010400

080032d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80032e6:	e0cd      	b.n	8003484 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80032e8:	2201      	movs	r2, #1
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 80c0 	beq.w	800347e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80032fe:	4a68      	ldr	r2, [pc, #416]	; (80034a0 <HAL_GPIO_DeInit+0x1c8>)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	089b      	lsrs	r3, r3, #2
 8003304:	3302      	adds	r3, #2
 8003306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800330a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	220f      	movs	r2, #15
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4013      	ands	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003326:	d025      	beq.n	8003374 <HAL_GPIO_DeInit+0x9c>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a5e      	ldr	r2, [pc, #376]	; (80034a4 <HAL_GPIO_DeInit+0x1cc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d01f      	beq.n	8003370 <HAL_GPIO_DeInit+0x98>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a5d      	ldr	r2, [pc, #372]	; (80034a8 <HAL_GPIO_DeInit+0x1d0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d019      	beq.n	800336c <HAL_GPIO_DeInit+0x94>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a5c      	ldr	r2, [pc, #368]	; (80034ac <HAL_GPIO_DeInit+0x1d4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d013      	beq.n	8003368 <HAL_GPIO_DeInit+0x90>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a5b      	ldr	r2, [pc, #364]	; (80034b0 <HAL_GPIO_DeInit+0x1d8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d00d      	beq.n	8003364 <HAL_GPIO_DeInit+0x8c>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a5a      	ldr	r2, [pc, #360]	; (80034b4 <HAL_GPIO_DeInit+0x1dc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d007      	beq.n	8003360 <HAL_GPIO_DeInit+0x88>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a59      	ldr	r2, [pc, #356]	; (80034b8 <HAL_GPIO_DeInit+0x1e0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d101      	bne.n	800335c <HAL_GPIO_DeInit+0x84>
 8003358:	2306      	movs	r3, #6
 800335a:	e00c      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 800335c:	2307      	movs	r3, #7
 800335e:	e00a      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 8003360:	2305      	movs	r3, #5
 8003362:	e008      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 8003364:	2304      	movs	r3, #4
 8003366:	e006      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 8003368:	2303      	movs	r3, #3
 800336a:	e004      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 800336c:	2302      	movs	r3, #2
 800336e:	e002      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 8003370:	2301      	movs	r3, #1
 8003372:	e000      	b.n	8003376 <HAL_GPIO_DeInit+0x9e>
 8003374:	2300      	movs	r3, #0
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	f002 0203 	and.w	r2, r2, #3
 800337c:	0092      	lsls	r2, r2, #2
 800337e:	4093      	lsls	r3, r2
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	429a      	cmp	r2, r3
 8003384:	d132      	bne.n	80033ec <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003386:	4b4d      	ldr	r3, [pc, #308]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	43db      	mvns	r3, r3
 800338e:	494b      	ldr	r1, [pc, #300]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 8003390:	4013      	ands	r3, r2
 8003392:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003394:	4b49      	ldr	r3, [pc, #292]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	43db      	mvns	r3, r3
 800339c:	4947      	ldr	r1, [pc, #284]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 800339e:	4013      	ands	r3, r2
 80033a0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80033a2:	4b46      	ldr	r3, [pc, #280]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	43db      	mvns	r3, r3
 80033aa:	4944      	ldr	r1, [pc, #272]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80033b0:	4b42      	ldr	r3, [pc, #264]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	43db      	mvns	r3, r3
 80033b8:	4940      	ldr	r1, [pc, #256]	; (80034bc <HAL_GPIO_DeInit+0x1e4>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f003 0303 	and.w	r3, r3, #3
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	220f      	movs	r2, #15
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80033ce:	4a34      	ldr	r2, [pc, #208]	; (80034a0 <HAL_GPIO_DeInit+0x1c8>)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	43da      	mvns	r2, r3
 80033de:	4830      	ldr	r0, [pc, #192]	; (80034a0 <HAL_GPIO_DeInit+0x1c8>)
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	089b      	lsrs	r3, r3, #2
 80033e4:	400a      	ands	r2, r1
 80033e6:	3302      	adds	r3, #2
 80033e8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	2103      	movs	r1, #3
 80033f6:	fa01 f303 	lsl.w	r3, r1, r3
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	08da      	lsrs	r2, r3, #3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3208      	adds	r2, #8
 8003408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	220f      	movs	r2, #15
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43db      	mvns	r3, r3
 800341c:	697a      	ldr	r2, [r7, #20]
 800341e:	08d2      	lsrs	r2, r2, #3
 8003420:	4019      	ands	r1, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3208      	adds	r2, #8
 8003426:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	2103      	movs	r1, #3
 8003434:	fa01 f303 	lsl.w	r3, r1, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	401a      	ands	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	2101      	movs	r1, #1
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	43db      	mvns	r3, r3
 800344e:	401a      	ands	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	2103      	movs	r1, #3
 800345e:	fa01 f303 	lsl.w	r3, r1, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	401a      	ands	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800346e:	2101      	movs	r1, #1
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	fa01 f303 	lsl.w	r3, r1, r3
 8003476:	43db      	mvns	r3, r3
 8003478:	401a      	ands	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	3301      	adds	r3, #1
 8003482:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	fa22 f303 	lsr.w	r3, r2, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	f47f af2b 	bne.w	80032e8 <HAL_GPIO_DeInit+0x10>
  }
}
 8003492:	bf00      	nop
 8003494:	371c      	adds	r7, #28
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40010000 	.word	0x40010000
 80034a4:	48000400 	.word	0x48000400
 80034a8:	48000800 	.word	0x48000800
 80034ac:	48000c00 	.word	0x48000c00
 80034b0:	48001000 	.word	0x48001000
 80034b4:	48001400 	.word	0x48001400
 80034b8:	48001800 	.word	0x48001800
 80034bc:	40010400 	.word	0x40010400

080034c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	807b      	strh	r3, [r7, #2]
 80034cc:	4613      	mov	r3, r2
 80034ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034d0:	787b      	ldrb	r3, [r7, #1]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034d6:	887a      	ldrh	r2, [r7, #2]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034dc:	e002      	b.n	80034e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034de:	887a      	ldrh	r2, [r7, #2]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80034fa:	4b08      	ldr	r3, [pc, #32]	; (800351c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034fc:	695a      	ldr	r2, [r3, #20]
 80034fe:	88fb      	ldrh	r3, [r7, #6]
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d006      	beq.n	8003514 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003506:	4a05      	ldr	r2, [pc, #20]	; (800351c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800350c:	88fb      	ldrh	r3, [r7, #6]
 800350e:	4618      	mov	r0, r3
 8003510:	f000 f806 	bl	8003520 <HAL_GPIO_EXTI_Callback>
  }
}
 8003514:	bf00      	nop
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40010400 	.word	0x40010400

08003520 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b082      	sub	sp, #8
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e081      	b.n	800364c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d106      	bne.n	8003562 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fe fc8d 	bl	8001e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2224      	movs	r2, #36	; 0x24
 8003566:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0201 	bic.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003586:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003596:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d107      	bne.n	80035b0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035ac:	609a      	str	r2, [r3, #8]
 80035ae:	e006      	b.n	80035be <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80035bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d104      	bne.n	80035d0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035ce:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6812      	ldr	r2, [r2, #0]
 80035da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691a      	ldr	r2, [r3, #16]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	ea42 0103 	orr.w	r1, r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	021a      	lsls	r2, r3, #8
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69d9      	ldr	r1, [r3, #28]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a1a      	ldr	r2, [r3, #32]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f042 0201 	orr.w	r2, r2, #1
 800362c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2220      	movs	r2, #32
 8003638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e021      	b.n	80036aa <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2224      	movs	r2, #36	; 0x24
 800366a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0201 	bic.w	r2, r2, #1
 800367c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7fe fc40 	bl	8001f04 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
	...

080036b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af02      	add	r7, sp, #8
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	4608      	mov	r0, r1
 80036be:	4611      	mov	r1, r2
 80036c0:	461a      	mov	r2, r3
 80036c2:	4603      	mov	r3, r0
 80036c4:	817b      	strh	r3, [r7, #10]
 80036c6:	460b      	mov	r3, r1
 80036c8:	813b      	strh	r3, [r7, #8]
 80036ca:	4613      	mov	r3, r2
 80036cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	f040 80f9 	bne.w	80038ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <HAL_I2C_Mem_Write+0x34>
 80036e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d105      	bne.n	80036f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e0ed      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d101      	bne.n	8003702 <HAL_I2C_Mem_Write+0x4e>
 80036fe:	2302      	movs	r3, #2
 8003700:	e0e6      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800370a:	f7ff fa17 	bl	8002b3c <HAL_GetTick>
 800370e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	2319      	movs	r3, #25
 8003716:	2201      	movs	r2, #1
 8003718:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 fac3 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0d1      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2221      	movs	r2, #33	; 0x21
 8003730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2240      	movs	r2, #64	; 0x40
 8003738:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a3a      	ldr	r2, [r7, #32]
 8003746:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800374c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003754:	88f8      	ldrh	r0, [r7, #6]
 8003756:	893a      	ldrh	r2, [r7, #8]
 8003758:	8979      	ldrh	r1, [r7, #10]
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	9301      	str	r3, [sp, #4]
 800375e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	4603      	mov	r3, r0
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 f9d3 	bl	8003b10 <I2C_RequestMemoryWrite>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e0a9      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	2bff      	cmp	r3, #255	; 0xff
 8003784:	d90e      	bls.n	80037a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	22ff      	movs	r2, #255	; 0xff
 800378a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003790:	b2da      	uxtb	r2, r3
 8003792:	8979      	ldrh	r1, [r7, #10]
 8003794:	2300      	movs	r3, #0
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 fba5 	bl	8003eec <I2C_TransferConfig>
 80037a2:	e00f      	b.n	80037c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	8979      	ldrh	r1, [r7, #10]
 80037b6:	2300      	movs	r3, #0
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 fb94 	bl	8003eec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 faad 	bl	8003d28 <I2C_WaitOnTXISFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e07b      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037dc:	781a      	ldrb	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	3b01      	subs	r3, #1
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800380c:	b29b      	uxth	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d034      	beq.n	800387c <HAL_I2C_Mem_Write+0x1c8>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003816:	2b00      	cmp	r3, #0
 8003818:	d130      	bne.n	800387c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003820:	2200      	movs	r2, #0
 8003822:	2180      	movs	r1, #128	; 0x80
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 fa3f 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e04d      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003838:	b29b      	uxth	r3, r3
 800383a:	2bff      	cmp	r3, #255	; 0xff
 800383c:	d90e      	bls.n	800385c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	22ff      	movs	r2, #255	; 0xff
 8003842:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003848:	b2da      	uxtb	r2, r3
 800384a:	8979      	ldrh	r1, [r7, #10]
 800384c:	2300      	movs	r3, #0
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 fb49 	bl	8003eec <I2C_TransferConfig>
 800385a:	e00f      	b.n	800387c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800386a:	b2da      	uxtb	r2, r3
 800386c:	8979      	ldrh	r1, [r7, #10]
 800386e:	2300      	movs	r3, #0
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 fb38 	bl	8003eec <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d19e      	bne.n	80037c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 fa8c 	bl	8003da8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e01a      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2220      	movs	r2, #32
 80038a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6859      	ldr	r1, [r3, #4]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b0a      	ldr	r3, [pc, #40]	; (80038d8 <HAL_I2C_Mem_Write+0x224>)
 80038ae:	400b      	ands	r3, r1
 80038b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038ca:	2300      	movs	r3, #0
 80038cc:	e000      	b.n	80038d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80038ce:	2302      	movs	r3, #2
  }
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	fe00e800 	.word	0xfe00e800

080038dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	4608      	mov	r0, r1
 80038e6:	4611      	mov	r1, r2
 80038e8:	461a      	mov	r2, r3
 80038ea:	4603      	mov	r3, r0
 80038ec:	817b      	strh	r3, [r7, #10]
 80038ee:	460b      	mov	r3, r1
 80038f0:	813b      	strh	r3, [r7, #8]
 80038f2:	4613      	mov	r3, r2
 80038f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b20      	cmp	r3, #32
 8003900:	f040 80fd 	bne.w	8003afe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d002      	beq.n	8003910 <HAL_I2C_Mem_Read+0x34>
 800390a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800390c:	2b00      	cmp	r3, #0
 800390e:	d105      	bne.n	800391c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003916:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0f1      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_I2C_Mem_Read+0x4e>
 8003926:	2302      	movs	r3, #2
 8003928:	e0ea      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003932:	f7ff f903 	bl	8002b3c <HAL_GetTick>
 8003936:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	2319      	movs	r3, #25
 800393e:	2201      	movs	r2, #1
 8003940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 f9af 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e0d5      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2222      	movs	r2, #34	; 0x22
 8003958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2240      	movs	r2, #64	; 0x40
 8003960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003974:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800397c:	88f8      	ldrh	r0, [r7, #6]
 800397e:	893a      	ldrh	r2, [r7, #8]
 8003980:	8979      	ldrh	r1, [r7, #10]
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	9301      	str	r3, [sp, #4]
 8003986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	4603      	mov	r3, r0
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 f913 	bl	8003bb8 <I2C_RequestMemoryRead>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e0ad      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2bff      	cmp	r3, #255	; 0xff
 80039ac:	d90e      	bls.n	80039cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	22ff      	movs	r2, #255	; 0xff
 80039b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	8979      	ldrh	r1, [r7, #10]
 80039bc:	4b52      	ldr	r3, [pc, #328]	; (8003b08 <HAL_I2C_Mem_Read+0x22c>)
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 fa91 	bl	8003eec <I2C_TransferConfig>
 80039ca:	e00f      	b.n	80039ec <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	8979      	ldrh	r1, [r7, #10]
 80039de:	4b4a      	ldr	r3, [pc, #296]	; (8003b08 <HAL_I2C_Mem_Read+0x22c>)
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fa80 	bl	8003eec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f2:	2200      	movs	r2, #0
 80039f4:	2104      	movs	r1, #4
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 f956 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e07c      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a22:	3b01      	subs	r3, #1
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d034      	beq.n	8003aac <HAL_I2C_Mem_Read+0x1d0>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d130      	bne.n	8003aac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	9300      	str	r3, [sp, #0]
 8003a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a50:	2200      	movs	r2, #0
 8003a52:	2180      	movs	r1, #128	; 0x80
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f000 f927 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e04d      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2bff      	cmp	r3, #255	; 0xff
 8003a6c:	d90e      	bls.n	8003a8c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	22ff      	movs	r2, #255	; 0xff
 8003a72:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a78:	b2da      	uxtb	r2, r3
 8003a7a:	8979      	ldrh	r1, [r7, #10]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 fa31 	bl	8003eec <I2C_TransferConfig>
 8003a8a:	e00f      	b.n	8003aac <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	8979      	ldrh	r1, [r7, #10]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 fa20 	bl	8003eec <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d19a      	bne.n	80039ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 f974 	bl	8003da8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e01a      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6859      	ldr	r1, [r3, #4]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <HAL_I2C_Mem_Read+0x230>)
 8003ade:	400b      	ands	r3, r1
 8003ae0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e000      	b.n	8003b00 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003afe:	2302      	movs	r3, #2
  }
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	80002400 	.word	0x80002400
 8003b0c:	fe00e800 	.word	0xfe00e800

08003b10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	4608      	mov	r0, r1
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4603      	mov	r3, r0
 8003b20:	817b      	strh	r3, [r7, #10]
 8003b22:	460b      	mov	r3, r1
 8003b24:	813b      	strh	r3, [r7, #8]
 8003b26:	4613      	mov	r3, r2
 8003b28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	8979      	ldrh	r1, [r7, #10]
 8003b30:	4b20      	ldr	r3, [pc, #128]	; (8003bb4 <I2C_RequestMemoryWrite+0xa4>)
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f9d7 	bl	8003eec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b3e:	69fa      	ldr	r2, [r7, #28]
 8003b40:	69b9      	ldr	r1, [r7, #24]
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f8f0 	bl	8003d28 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e02c      	b.n	8003bac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d105      	bne.n	8003b64 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b58:	893b      	ldrh	r3, [r7, #8]
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	629a      	str	r2, [r3, #40]	; 0x28
 8003b62:	e015      	b.n	8003b90 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b64:	893b      	ldrh	r3, [r7, #8]
 8003b66:	0a1b      	lsrs	r3, r3, #8
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b72:	69fa      	ldr	r2, [r7, #28]
 8003b74:	69b9      	ldr	r1, [r7, #24]
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 f8d6 	bl	8003d28 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e012      	b.n	8003bac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b86:	893b      	ldrh	r3, [r7, #8]
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	2200      	movs	r2, #0
 8003b98:	2180      	movs	r1, #128	; 0x80
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f884 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	80002000 	.word	0x80002000

08003bb8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af02      	add	r7, sp, #8
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	4608      	mov	r0, r1
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	817b      	strh	r3, [r7, #10]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	813b      	strh	r3, [r7, #8]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003bd2:	88fb      	ldrh	r3, [r7, #6]
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	8979      	ldrh	r1, [r7, #10]
 8003bd8:	4b20      	ldr	r3, [pc, #128]	; (8003c5c <I2C_RequestMemoryRead+0xa4>)
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	2300      	movs	r3, #0
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f000 f984 	bl	8003eec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be4:	69fa      	ldr	r2, [r7, #28]
 8003be6:	69b9      	ldr	r1, [r7, #24]
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f89d 	bl	8003d28 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e02c      	b.n	8003c52 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bf8:	88fb      	ldrh	r3, [r7, #6]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d105      	bne.n	8003c0a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003bfe:	893b      	ldrh	r3, [r7, #8]
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	629a      	str	r2, [r3, #40]	; 0x28
 8003c08:	e015      	b.n	8003c36 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c0a:	893b      	ldrh	r3, [r7, #8]
 8003c0c:	0a1b      	lsrs	r3, r3, #8
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	b2da      	uxtb	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c18:	69fa      	ldr	r2, [r7, #28]
 8003c1a:	69b9      	ldr	r1, [r7, #24]
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 f883 	bl	8003d28 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d001      	beq.n	8003c2c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e012      	b.n	8003c52 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c2c:	893b      	ldrh	r3, [r7, #8]
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2140      	movs	r1, #64	; 0x40
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f831 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e000      	b.n	8003c52 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	80002000 	.word	0x80002000

08003c60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d103      	bne.n	8003c7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d007      	beq.n	8003c9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f042 0201 	orr.w	r2, r2, #1
 8003c9a:	619a      	str	r2, [r3, #24]
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	603b      	str	r3, [r7, #0]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cb8:	e022      	b.n	8003d00 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc0:	d01e      	beq.n	8003d00 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc2:	f7fe ff3b 	bl	8002b3c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d302      	bcc.n	8003cd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d113      	bne.n	8003d00 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cdc:	f043 0220 	orr.w	r2, r3, #32
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e00f      	b.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d0cd      	beq.n	8003cba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d34:	e02c      	b.n	8003d90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f870 	bl	8003e20 <I2C_IsAcknowledgeFailed>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e02a      	b.n	8003da0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d50:	d01e      	beq.n	8003d90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d52:	f7fe fef3 	bl	8002b3c <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d302      	bcc.n	8003d68 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d113      	bne.n	8003d90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6c:	f043 0220 	orr.w	r2, r3, #32
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e007      	b.n	8003da0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d1cb      	bne.n	8003d36 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003db4:	e028      	b.n	8003e08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f830 	bl	8003e20 <I2C_IsAcknowledgeFailed>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e026      	b.n	8003e18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dca:	f7fe feb7 	bl	8002b3c <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d302      	bcc.n	8003de0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d113      	bne.n	8003e08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de4:	f043 0220 	orr.w	r2, r3, #32
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e007      	b.n	8003e18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	d1cf      	bne.n	8003db6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	f003 0310 	and.w	r3, r3, #16
 8003e36:	2b10      	cmp	r3, #16
 8003e38:	d151      	bne.n	8003ede <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e3a:	e022      	b.n	8003e82 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e42:	d01e      	beq.n	8003e82 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e44:	f7fe fe7a 	bl	8002b3c <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d302      	bcc.n	8003e5a <I2C_IsAcknowledgeFailed+0x3a>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d113      	bne.n	8003e82 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e5e:	f043 0220 	orr.w	r2, r3, #32
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e02e      	b.n	8003ee0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	f003 0320 	and.w	r3, r3, #32
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d1d5      	bne.n	8003e3c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2210      	movs	r2, #16
 8003e96:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff fedd 	bl	8003c60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	6859      	ldr	r1, [r3, #4]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	4b0d      	ldr	r3, [pc, #52]	; (8003ee8 <I2C_IsAcknowledgeFailed+0xc8>)
 8003eb2:	400b      	ands	r3, r1
 8003eb4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eba:	f043 0204 	orr.w	r2, r3, #4
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	fe00e800 	.word	0xfe00e800

08003eec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	607b      	str	r3, [r7, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	817b      	strh	r3, [r7, #10]
 8003efa:	4613      	mov	r3, r2
 8003efc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	0d5b      	lsrs	r3, r3, #21
 8003f08:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <I2C_TransferConfig+0x58>)
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	43db      	mvns	r3, r3
 8003f12:	ea02 0103 	and.w	r1, r2, r3
 8003f16:	897b      	ldrh	r3, [r7, #10]
 8003f18:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003f1c:	7a7b      	ldrb	r3, [r7, #9]
 8003f1e:	041b      	lsls	r3, r3, #16
 8003f20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003f36:	bf00      	nop
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	03ff63ff 	.word	0x03ff63ff

08003f48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d138      	bne.n	8003fd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e032      	b.n	8003fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2224      	movs	r2, #36	; 0x24
 8003f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6819      	ldr	r1, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	e000      	b.n	8003fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003fd0:	2302      	movs	r3, #2
  }
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b20      	cmp	r3, #32
 8003ff2:	d139      	bne.n	8004068 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e033      	b.n	800406a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2224      	movs	r2, #36	; 0x24
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0201 	bic.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004030:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	021b      	lsls	r3, r3, #8
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	4313      	orrs	r3, r2
 800403a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3714      	adds	r7, #20
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004076:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004078:	b08f      	sub	sp, #60	; 0x3c
 800407a:	af0a      	add	r7, sp, #40	; 0x28
 800407c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e116      	b.n	80042b6 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d106      	bne.n	80040a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7fe f84a 	bl	800213c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2203      	movs	r2, #3
 80040ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f002 fda5 	bl	8006c16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	687e      	ldr	r6, [r7, #4]
 80040d4:	466d      	mov	r5, sp
 80040d6:	f106 0410 	add.w	r4, r6, #16
 80040da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80040ea:	1d33      	adds	r3, r6, #4
 80040ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040ee:	6838      	ldr	r0, [r7, #0]
 80040f0:	f002 fd3f 	bl	8006b72 <USB_CoreInit>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e0d7      	b.n	80042b6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2100      	movs	r1, #0
 800410c:	4618      	mov	r0, r3
 800410e:	f002 fd93 	bl	8006c38 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004112:	2300      	movs	r3, #0
 8004114:	73fb      	strb	r3, [r7, #15]
 8004116:	e04a      	b.n	80041ae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004118:	7bfa      	ldrb	r2, [r7, #15]
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	4613      	mov	r3, r2
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	440b      	add	r3, r1
 8004126:	333d      	adds	r3, #61	; 0x3d
 8004128:	2201      	movs	r2, #1
 800412a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800412c:	7bfa      	ldrb	r2, [r7, #15]
 800412e:	6879      	ldr	r1, [r7, #4]
 8004130:	4613      	mov	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	1a9b      	subs	r3, r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	440b      	add	r3, r1
 800413a:	333c      	adds	r3, #60	; 0x3c
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004140:	7bfa      	ldrb	r2, [r7, #15]
 8004142:	7bfb      	ldrb	r3, [r7, #15]
 8004144:	b298      	uxth	r0, r3
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	3342      	adds	r3, #66	; 0x42
 8004154:	4602      	mov	r2, r0
 8004156:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004158:	7bfa      	ldrb	r2, [r7, #15]
 800415a:	6879      	ldr	r1, [r7, #4]
 800415c:	4613      	mov	r3, r2
 800415e:	00db      	lsls	r3, r3, #3
 8004160:	1a9b      	subs	r3, r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	333f      	adds	r3, #63	; 0x3f
 8004168:	2200      	movs	r2, #0
 800416a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800416c:	7bfa      	ldrb	r2, [r7, #15]
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	3344      	adds	r3, #68	; 0x44
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004180:	7bfa      	ldrb	r2, [r7, #15]
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	3348      	adds	r3, #72	; 0x48
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004194:	7bfa      	ldrb	r2, [r7, #15]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	3350      	adds	r3, #80	; 0x50
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
 80041aa:	3301      	adds	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
 80041ae:	7bfa      	ldrb	r2, [r7, #15]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d3af      	bcc.n	8004118 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041b8:	2300      	movs	r3, #0
 80041ba:	73fb      	strb	r3, [r7, #15]
 80041bc:	e044      	b.n	8004248 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041be:	7bfa      	ldrb	r2, [r7, #15]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80041d0:	2200      	movs	r2, #0
 80041d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041d4:	7bfa      	ldrb	r2, [r7, #15]
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	4613      	mov	r3, r2
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	1a9b      	subs	r3, r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80041e6:	7bfa      	ldrb	r2, [r7, #15]
 80041e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041ea:	7bfa      	ldrb	r2, [r7, #15]
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	1a9b      	subs	r3, r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	440b      	add	r3, r1
 80041f8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80041fc:	2200      	movs	r2, #0
 80041fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004200:	7bfa      	ldrb	r2, [r7, #15]
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	4613      	mov	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	1a9b      	subs	r3, r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004216:	7bfa      	ldrb	r2, [r7, #15]
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	4613      	mov	r3, r2
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	1a9b      	subs	r3, r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	440b      	add	r3, r1
 8004224:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800422c:	7bfa      	ldrb	r2, [r7, #15]
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	440b      	add	r3, r1
 800423a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004242:	7bfb      	ldrb	r3, [r7, #15]
 8004244:	3301      	adds	r3, #1
 8004246:	73fb      	strb	r3, [r7, #15]
 8004248:	7bfa      	ldrb	r2, [r7, #15]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	429a      	cmp	r2, r3
 8004250:	d3b5      	bcc.n	80041be <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	687e      	ldr	r6, [r7, #4]
 800425a:	466d      	mov	r5, sp
 800425c:	f106 0410 	add.w	r4, r6, #16
 8004260:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004262:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004264:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004266:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004268:	e894 0003 	ldmia.w	r4, {r0, r1}
 800426c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004270:	1d33      	adds	r3, r6, #4
 8004272:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004274:	6838      	ldr	r0, [r7, #0]
 8004276:	f002 fd09 	bl	8006c8c <USB_DevInit>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d005      	beq.n	800428c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e014      	b.n	80042b6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d102      	bne.n	80042aa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f80a 	bl	80042be <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f002 fe8f 	bl	8006fd2 <USB_DevDisconnect>

  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080042be <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80042be:	b480      	push	{r7}
 80042c0:	b085      	sub	sp, #20
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042f0:	f043 0303 	orr.w	r3, r3, #3
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a04      	ldr	r2, [pc, #16]	; (8004324 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004316:	6013      	str	r3, [r2, #0]
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40007000 	.word	0x40007000

08004328 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800432c:	4b04      	ldr	r3, [pc, #16]	; (8004340 <HAL_PWREx_GetVoltageRange+0x18>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004334:	4618      	mov	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	40007000 	.word	0x40007000

08004344 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004352:	d130      	bne.n	80043b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004354:	4b23      	ldr	r3, [pc, #140]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800435c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004360:	d038      	beq.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004362:	4b20      	ldr	r3, [pc, #128]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800436a:	4a1e      	ldr	r2, [pc, #120]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800436c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004370:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004372:	4b1d      	ldr	r3, [pc, #116]	; (80043e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2232      	movs	r2, #50	; 0x32
 8004378:	fb02 f303 	mul.w	r3, r2, r3
 800437c:	4a1b      	ldr	r2, [pc, #108]	; (80043ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	0c9b      	lsrs	r3, r3, #18
 8004384:	3301      	adds	r3, #1
 8004386:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004388:	e002      	b.n	8004390 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	3b01      	subs	r3, #1
 800438e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004390:	4b14      	ldr	r3, [pc, #80]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800439c:	d102      	bne.n	80043a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1f2      	bne.n	800438a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043a4:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043b0:	d110      	bne.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e00f      	b.n	80043d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80043b6:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80043be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c2:	d007      	beq.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043c4:	4b07      	ldr	r3, [pc, #28]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043cc:	4a05      	ldr	r2, [pc, #20]	; (80043e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40007000 	.word	0x40007000
 80043e8:	200000bc 	.word	0x200000bc
 80043ec:	431bde83 	.word	0x431bde83

080043f0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80043f4:	4b05      	ldr	r3, [pc, #20]	; (800440c <HAL_PWREx_EnableVddUSB+0x1c>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4a04      	ldr	r2, [pc, #16]	; (800440c <HAL_PWREx_EnableVddUSB+0x1c>)
 80043fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043fe:	6053      	str	r3, [r2, #4]
}
 8004400:	bf00      	nop
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	40007000 	.word	0x40007000

08004410 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af02      	add	r7, sp, #8
 8004416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004418:	f7fe fb90 	bl	8002b3c <HAL_GetTick>
 800441c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e06f      	b.n	8004508 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d101      	bne.n	8004438 <HAL_QSPI_Init+0x28>
 8004434:	2302      	movs	r3, #2
 8004436:	e067      	b.n	8004508 <HAL_QSPI_Init+0xf8>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10b      	bne.n	8004464 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f7fd fd73 	bl	8001f40 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800445a:	f241 3188 	movw	r1, #5000	; 0x1388
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f858 	bl	8004514 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	3b01      	subs	r3, #1
 8004474:	021a      	lsls	r2, r3, #8
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	430a      	orrs	r2, r1
 800447c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	2120      	movs	r1, #32
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f850 	bl	8004530 <QSPI_WaitFlagStateUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004494:	7afb      	ldrb	r3, [r7, #11]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d131      	bne.n	80044fe <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80044a4:	f023 0310 	bic.w	r3, r3, #16
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6852      	ldr	r2, [r2, #4]
 80044ac:	0611      	lsls	r1, r2, #24
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	68d2      	ldr	r2, [r2, #12]
 80044b2:	4311      	orrs	r1, r2
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6812      	ldr	r2, [r2, #0]
 80044b8:	430b      	orrs	r3, r1
 80044ba:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	4b13      	ldr	r3, [pc, #76]	; (8004510 <HAL_QSPI_Init+0x100>)
 80044c4:	4013      	ands	r3, r2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6912      	ldr	r2, [r2, #16]
 80044ca:	0411      	lsls	r1, r2, #16
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6952      	ldr	r2, [r2, #20]
 80044d0:	4311      	orrs	r1, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6992      	ldr	r2, [r2, #24]
 80044d6:	4311      	orrs	r1, r2
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	430b      	orrs	r3, r1
 80044de:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0201 	orr.w	r2, r2, #1
 80044ee:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004506:	7afb      	ldrb	r3, [r7, #11]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	ffe0f8fe 	.word	0xffe0f8fe

08004514 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	603b      	str	r3, [r7, #0]
 800453c:	4613      	mov	r3, r2
 800453e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004540:	e01a      	b.n	8004578 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d016      	beq.n	8004578 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454a:	f7fe faf7 	bl	8002b3c <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	429a      	cmp	r2, r3
 8004558:	d302      	bcc.n	8004560 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10b      	bne.n	8004578 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2204      	movs	r2, #4
 8004564:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800456c:	f043 0201 	orr.w	r2, r3, #1
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e00e      	b.n	8004596 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	4013      	ands	r3, r2
 8004582:	2b00      	cmp	r3, #0
 8004584:	bf14      	ite	ne
 8004586:	2301      	movne	r3, #1
 8004588:	2300      	moveq	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	461a      	mov	r2, r3
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	429a      	cmp	r2, r3
 8004592:	d1d6      	bne.n	8004542 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e39d      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045b2:	4ba4      	ldr	r3, [pc, #656]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
 80045ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045bc:	4ba1      	ldr	r3, [pc, #644]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f003 0303 	and.w	r3, r3, #3
 80045c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0310 	and.w	r3, r3, #16
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	f000 80e1 	beq.w	8004796 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d007      	beq.n	80045ea <HAL_RCC_OscConfig+0x4a>
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	2b0c      	cmp	r3, #12
 80045de:	f040 8088 	bne.w	80046f2 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	f040 8084 	bne.w	80046f2 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045ea:	4b96      	ldr	r3, [pc, #600]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d005      	beq.n	8004602 <HAL_RCC_OscConfig+0x62>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e375      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1a      	ldr	r2, [r3, #32]
 8004606:	4b8f      	ldr	r3, [pc, #572]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d004      	beq.n	800461c <HAL_RCC_OscConfig+0x7c>
 8004612:	4b8c      	ldr	r3, [pc, #560]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800461a:	e005      	b.n	8004628 <HAL_RCC_OscConfig+0x88>
 800461c:	4b89      	ldr	r3, [pc, #548]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800461e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004622:	091b      	lsrs	r3, r3, #4
 8004624:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004628:	4293      	cmp	r3, r2
 800462a:	d223      	bcs.n	8004674 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fd3b 	bl	80050ac <RCC_SetFlashLatencyFromMSIRange>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e356      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004640:	4b80      	ldr	r3, [pc, #512]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a7f      	ldr	r2, [pc, #508]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004646:	f043 0308 	orr.w	r3, r3, #8
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	4b7d      	ldr	r3, [pc, #500]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	497a      	ldr	r1, [pc, #488]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800465a:	4313      	orrs	r3, r2
 800465c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800465e:	4b79      	ldr	r3, [pc, #484]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	021b      	lsls	r3, r3, #8
 800466c:	4975      	ldr	r1, [pc, #468]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800466e:	4313      	orrs	r3, r2
 8004670:	604b      	str	r3, [r1, #4]
 8004672:	e022      	b.n	80046ba <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004674:	4b73      	ldr	r3, [pc, #460]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a72      	ldr	r2, [pc, #456]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800467a:	f043 0308 	orr.w	r3, r3, #8
 800467e:	6013      	str	r3, [r2, #0]
 8004680:	4b70      	ldr	r3, [pc, #448]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	496d      	ldr	r1, [pc, #436]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800468e:	4313      	orrs	r3, r2
 8004690:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004692:	4b6c      	ldr	r3, [pc, #432]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	021b      	lsls	r3, r3, #8
 80046a0:	4968      	ldr	r1, [pc, #416]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fcfe 	bl	80050ac <RCC_SetFlashLatencyFromMSIRange>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e319      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046ba:	f000 fc03 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 80046be:	4601      	mov	r1, r0
 80046c0:	4b60      	ldr	r3, [pc, #384]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 030f 	and.w	r3, r3, #15
 80046ca:	4a5f      	ldr	r2, [pc, #380]	; (8004848 <HAL_RCC_OscConfig+0x2a8>)
 80046cc:	5cd3      	ldrb	r3, [r2, r3]
 80046ce:	f003 031f 	and.w	r3, r3, #31
 80046d2:	fa21 f303 	lsr.w	r3, r1, r3
 80046d6:	4a5d      	ldr	r2, [pc, #372]	; (800484c <HAL_RCC_OscConfig+0x2ac>)
 80046d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80046da:	4b5d      	ldr	r3, [pc, #372]	; (8004850 <HAL_RCC_OscConfig+0x2b0>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fd fd98 	bl	8002214 <HAL_InitTick>
 80046e4:	4603      	mov	r3, r0
 80046e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d052      	beq.n	8004794 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
 80046f0:	e2fd      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d032      	beq.n	8004760 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80046fa:	4b52      	ldr	r3, [pc, #328]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a51      	ldr	r2, [pc, #324]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004706:	f7fe fa19 	bl	8002b3c <HAL_GetTick>
 800470a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800470c:	e008      	b.n	8004720 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800470e:	f7fe fa15 	bl	8002b3c <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e2e6      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004720:	4b48      	ldr	r3, [pc, #288]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0f0      	beq.n	800470e <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800472c:	4b45      	ldr	r3, [pc, #276]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a44      	ldr	r2, [pc, #272]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004732:	f043 0308 	orr.w	r3, r3, #8
 8004736:	6013      	str	r3, [r2, #0]
 8004738:	4b42      	ldr	r3, [pc, #264]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	493f      	ldr	r1, [pc, #252]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004746:	4313      	orrs	r3, r2
 8004748:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800474a:	4b3e      	ldr	r3, [pc, #248]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	021b      	lsls	r3, r3, #8
 8004758:	493a      	ldr	r1, [pc, #232]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800475a:	4313      	orrs	r3, r2
 800475c:	604b      	str	r3, [r1, #4]
 800475e:	e01a      	b.n	8004796 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004760:	4b38      	ldr	r3, [pc, #224]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a37      	ldr	r2, [pc, #220]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800476c:	f7fe f9e6 	bl	8002b3c <HAL_GetTick>
 8004770:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004774:	f7fe f9e2 	bl	8002b3c <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e2b3      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004786:	4b2f      	ldr	r3, [pc, #188]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f0      	bne.n	8004774 <HAL_RCC_OscConfig+0x1d4>
 8004792:	e000      	b.n	8004796 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004794:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d074      	beq.n	800488c <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d005      	beq.n	80047b4 <HAL_RCC_OscConfig+0x214>
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	2b0c      	cmp	r3, #12
 80047ac:	d10e      	bne.n	80047cc <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d10b      	bne.n	80047cc <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b4:	4b23      	ldr	r3, [pc, #140]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d064      	beq.n	800488a <HAL_RCC_OscConfig+0x2ea>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d160      	bne.n	800488a <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e290      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d4:	d106      	bne.n	80047e4 <HAL_RCC_OscConfig+0x244>
 80047d6:	4b1b      	ldr	r3, [pc, #108]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1a      	ldr	r2, [pc, #104]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	e01d      	b.n	8004820 <HAL_RCC_OscConfig+0x280>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047ec:	d10c      	bne.n	8004808 <HAL_RCC_OscConfig+0x268>
 80047ee:	4b15      	ldr	r3, [pc, #84]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a14      	ldr	r2, [pc, #80]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	4b12      	ldr	r3, [pc, #72]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a11      	ldr	r2, [pc, #68]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004804:	6013      	str	r3, [r2, #0]
 8004806:	e00b      	b.n	8004820 <HAL_RCC_OscConfig+0x280>
 8004808:	4b0e      	ldr	r3, [pc, #56]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a0d      	ldr	r2, [pc, #52]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800480e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a0a      	ldr	r2, [pc, #40]	; (8004844 <HAL_RCC_OscConfig+0x2a4>)
 800481a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800481e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01c      	beq.n	8004862 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004828:	f7fe f988 	bl	8002b3c <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800482e:	e011      	b.n	8004854 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004830:	f7fe f984 	bl	8002b3c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b64      	cmp	r3, #100	; 0x64
 800483c:	d90a      	bls.n	8004854 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e255      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
 8004842:	bf00      	nop
 8004844:	40021000 	.word	0x40021000
 8004848:	0800c198 	.word	0x0800c198
 800484c:	200000bc 	.word	0x200000bc
 8004850:	200000dc 	.word	0x200000dc
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004854:	4bae      	ldr	r3, [pc, #696]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0e7      	beq.n	8004830 <HAL_RCC_OscConfig+0x290>
 8004860:	e014      	b.n	800488c <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004862:	f7fe f96b 	bl	8002b3c <HAL_GetTick>
 8004866:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004868:	e008      	b.n	800487c <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800486a:	f7fe f967 	bl	8002b3c <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b64      	cmp	r3, #100	; 0x64
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e238      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800487c:	4ba4      	ldr	r3, [pc, #656]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1f0      	bne.n	800486a <HAL_RCC_OscConfig+0x2ca>
 8004888:	e000      	b.n	800488c <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800488a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d060      	beq.n	800495a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	2b04      	cmp	r3, #4
 800489c:	d005      	beq.n	80048aa <HAL_RCC_OscConfig+0x30a>
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	2b0c      	cmp	r3, #12
 80048a2:	d119      	bne.n	80048d8 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d116      	bne.n	80048d8 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048aa:	4b99      	ldr	r3, [pc, #612]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <HAL_RCC_OscConfig+0x322>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e215      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048c2:	4b93      	ldr	r3, [pc, #588]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	061b      	lsls	r3, r3, #24
 80048d0:	498f      	ldr	r1, [pc, #572]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048d6:	e040      	b.n	800495a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d023      	beq.n	8004928 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048e0:	4b8b      	ldr	r3, [pc, #556]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a8a      	ldr	r2, [pc, #552]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80048e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ec:	f7fe f926 	bl	8002b3c <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048f4:	f7fe f922 	bl	8002b3c <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e1f3      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004906:	4b82      	ldr	r3, [pc, #520]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0f0      	beq.n	80048f4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004912:	4b7f      	ldr	r3, [pc, #508]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	061b      	lsls	r3, r3, #24
 8004920:	497b      	ldr	r1, [pc, #492]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004922:	4313      	orrs	r3, r2
 8004924:	604b      	str	r3, [r1, #4]
 8004926:	e018      	b.n	800495a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004928:	4b79      	ldr	r3, [pc, #484]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a78      	ldr	r2, [pc, #480]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 800492e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004934:	f7fe f902 	bl	8002b3c <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800493c:	f7fe f8fe 	bl	8002b3c <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e1cf      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800494e:	4b70      	ldr	r3, [pc, #448]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1f0      	bne.n	800493c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0308 	and.w	r3, r3, #8
 8004962:	2b00      	cmp	r3, #0
 8004964:	d03c      	beq.n	80049e0 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d01c      	beq.n	80049a8 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800496e:	4b68      	ldr	r3, [pc, #416]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004970:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004974:	4a66      	ldr	r2, [pc, #408]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004976:	f043 0301 	orr.w	r3, r3, #1
 800497a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800497e:	f7fe f8dd 	bl	8002b3c <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004986:	f7fe f8d9 	bl	8002b3c <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e1aa      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004998:	4b5d      	ldr	r3, [pc, #372]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 800499a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0ef      	beq.n	8004986 <HAL_RCC_OscConfig+0x3e6>
 80049a6:	e01b      	b.n	80049e0 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a8:	4b59      	ldr	r3, [pc, #356]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80049aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049ae:	4a58      	ldr	r2, [pc, #352]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80049b0:	f023 0301 	bic.w	r3, r3, #1
 80049b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b8:	f7fe f8c0 	bl	8002b3c <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049c0:	f7fe f8bc 	bl	8002b3c <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e18d      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049d2:	4b4f      	ldr	r3, [pc, #316]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80049d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1ef      	bne.n	80049c0 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 80a5 	beq.w	8004b38 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ee:	2300      	movs	r3, #0
 80049f0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80049f2:	4b47      	ldr	r3, [pc, #284]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 80049f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10d      	bne.n	8004a1a <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fe:	4b44      	ldr	r3, [pc, #272]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a02:	4a43      	ldr	r2, [pc, #268]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a08:	6593      	str	r3, [r2, #88]	; 0x58
 8004a0a:	4b41      	ldr	r3, [pc, #260]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a16:	2301      	movs	r3, #1
 8004a18:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a1a:	4b3e      	ldr	r3, [pc, #248]	; (8004b14 <HAL_RCC_OscConfig+0x574>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d118      	bne.n	8004a58 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a26:	4b3b      	ldr	r3, [pc, #236]	; (8004b14 <HAL_RCC_OscConfig+0x574>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a3a      	ldr	r2, [pc, #232]	; (8004b14 <HAL_RCC_OscConfig+0x574>)
 8004a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a32:	f7fe f883 	bl	8002b3c <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3a:	f7fe f87f 	bl	8002b3c <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e150      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a4c:	4b31      	ldr	r3, [pc, #196]	; (8004b14 <HAL_RCC_OscConfig+0x574>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d108      	bne.n	8004a72 <HAL_RCC_OscConfig+0x4d2>
 8004a60:	4b2b      	ldr	r3, [pc, #172]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a66:	4a2a      	ldr	r2, [pc, #168]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a70:	e024      	b.n	8004abc <HAL_RCC_OscConfig+0x51c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b05      	cmp	r3, #5
 8004a78:	d110      	bne.n	8004a9c <HAL_RCC_OscConfig+0x4fc>
 8004a7a:	4b25      	ldr	r3, [pc, #148]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a80:	4a23      	ldr	r2, [pc, #140]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a82:	f043 0304 	orr.w	r3, r3, #4
 8004a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a8a:	4b21      	ldr	r3, [pc, #132]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a90:	4a1f      	ldr	r2, [pc, #124]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a92:	f043 0301 	orr.w	r3, r3, #1
 8004a96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a9a:	e00f      	b.n	8004abc <HAL_RCC_OscConfig+0x51c>
 8004a9c:	4b1c      	ldr	r3, [pc, #112]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa2:	4a1b      	ldr	r2, [pc, #108]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004aa4:	f023 0301 	bic.w	r3, r3, #1
 8004aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004aac:	4b18      	ldr	r3, [pc, #96]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab2:	4a17      	ldr	r2, [pc, #92]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004ab4:	f023 0304 	bic.w	r3, r3, #4
 8004ab8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d016      	beq.n	8004af2 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac4:	f7fe f83a 	bl	8002b3c <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aca:	e00a      	b.n	8004ae2 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004acc:	f7fe f836 	bl	8002b3c <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e105      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae2:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <HAL_RCC_OscConfig+0x570>)
 8004ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0ed      	beq.n	8004acc <HAL_RCC_OscConfig+0x52c>
 8004af0:	e019      	b.n	8004b26 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af2:	f7fe f823 	bl	8002b3c <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004af8:	e00e      	b.n	8004b18 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004afa:	f7fe f81f 	bl	8002b3c <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d905      	bls.n	8004b18 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e0ee      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
 8004b10:	40021000 	.word	0x40021000
 8004b14:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b18:	4b77      	ldr	r3, [pc, #476]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1e9      	bne.n	8004afa <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b26:	7ffb      	ldrb	r3, [r7, #31]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d105      	bne.n	8004b38 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b2c:	4b72      	ldr	r3, [pc, #456]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b30:	4a71      	ldr	r2, [pc, #452]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b36:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 80d5 	beq.w	8004cec <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b0c      	cmp	r3, #12
 8004b46:	f000 808e 	beq.w	8004c66 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d15b      	bne.n	8004c0a <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b52:	4b69      	ldr	r3, [pc, #420]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a68      	ldr	r2, [pc, #416]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5e:	f7fd ffed 	bl	8002b3c <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b66:	f7fd ffe9 	bl	8002b3c <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e0ba      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b78:	4b5f      	ldr	r3, [pc, #380]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b84:	4b5c      	ldr	r3, [pc, #368]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	4b5c      	ldr	r3, [pc, #368]	; (8004cfc <HAL_RCC_OscConfig+0x75c>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004b94:	3a01      	subs	r2, #1
 8004b96:	0112      	lsls	r2, r2, #4
 8004b98:	4311      	orrs	r1, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b9e:	0212      	lsls	r2, r2, #8
 8004ba0:	4311      	orrs	r1, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004ba6:	0852      	lsrs	r2, r2, #1
 8004ba8:	3a01      	subs	r2, #1
 8004baa:	0552      	lsls	r2, r2, #21
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004bb2:	0852      	lsrs	r2, r2, #1
 8004bb4:	3a01      	subs	r2, #1
 8004bb6:	0652      	lsls	r2, r2, #25
 8004bb8:	4311      	orrs	r1, r2
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bbe:	0912      	lsrs	r2, r2, #4
 8004bc0:	0452      	lsls	r2, r2, #17
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	494c      	ldr	r1, [pc, #304]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bca:	4b4b      	ldr	r3, [pc, #300]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a4a      	ldr	r2, [pc, #296]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bd4:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd6:	4b48      	ldr	r3, [pc, #288]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	4a47      	ldr	r2, [pc, #284]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bdc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004be0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be2:	f7fd ffab 	bl	8002b3c <HAL_GetTick>
 8004be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be8:	e008      	b.n	8004bfc <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bea:	f7fd ffa7 	bl	8002b3c <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d901      	bls.n	8004bfc <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e078      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfc:	4b3e      	ldr	r3, [pc, #248]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0f0      	beq.n	8004bea <HAL_RCC_OscConfig+0x64a>
 8004c08:	e070      	b.n	8004cec <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c0a:	4b3b      	ldr	r3, [pc, #236]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a3a      	ldr	r2, [pc, #232]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c14:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004c16:	4b38      	ldr	r3, [pc, #224]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d105      	bne.n	8004c2e <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004c22:	4b35      	ldr	r3, [pc, #212]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	4a34      	ldr	r2, [pc, #208]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c28:	f023 0303 	bic.w	r3, r3, #3
 8004c2c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c2e:	4b32      	ldr	r3, [pc, #200]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	4a31      	ldr	r2, [pc, #196]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c34:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c3c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3e:	f7fd ff7d 	bl	8002b3c <HAL_GetTick>
 8004c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c44:	e008      	b.n	8004c58 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c46:	f7fd ff79 	bl	8002b3c <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d901      	bls.n	8004c58 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e04a      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c58:	4b27      	ldr	r3, [pc, #156]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1f0      	bne.n	8004c46 <HAL_RCC_OscConfig+0x6a6>
 8004c64:	e042      	b.n	8004cec <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d101      	bne.n	8004c72 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e03d      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004c72:	4b21      	ldr	r3, [pc, #132]	; (8004cf8 <HAL_RCC_OscConfig+0x758>)
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f003 0203 	and.w	r2, r3, #3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d130      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c90:	3b01      	subs	r3, #1
 8004c92:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d127      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca2:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d11f      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004cb2:	2a07      	cmp	r2, #7
 8004cb4:	bf14      	ite	ne
 8004cb6:	2201      	movne	r2, #1
 8004cb8:	2200      	moveq	r2, #0
 8004cba:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d113      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d109      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	085b      	lsrs	r3, r3, #1
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d001      	beq.n	8004cec <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3720      	adds	r7, #32
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	f99d808c 	.word	0xf99d808c

08004d00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e0c8      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d14:	4b66      	ldr	r3, [pc, #408]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0307 	and.w	r3, r3, #7
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d910      	bls.n	8004d44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d22:	4b63      	ldr	r3, [pc, #396]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f023 0207 	bic.w	r2, r3, #7
 8004d2a:	4961      	ldr	r1, [pc, #388]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d32:	4b5f      	ldr	r3, [pc, #380]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d001      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e0b0      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d04c      	beq.n	8004dea <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d107      	bne.n	8004d68 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d58:	4b56      	ldr	r3, [pc, #344]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d121      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e09e      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d107      	bne.n	8004d80 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d70:	4b50      	ldr	r3, [pc, #320]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d115      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e092      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d107      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d88:	4b4a      	ldr	r3, [pc, #296]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d109      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e086      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d98:	4b46      	ldr	r3, [pc, #280]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e07e      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004da8:	4b42      	ldr	r3, [pc, #264]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f023 0203 	bic.w	r2, r3, #3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	493f      	ldr	r1, [pc, #252]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dba:	f7fd febf 	bl	8002b3c <HAL_GetTick>
 8004dbe:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc0:	e00a      	b.n	8004dd8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc2:	f7fd febb 	bl	8002b3c <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e066      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd8:	4b36      	ldr	r3, [pc, #216]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 020c 	and.w	r2, r3, #12
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d1eb      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d008      	beq.n	8004e08 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004df6:	4b2f      	ldr	r3, [pc, #188]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	492c      	ldr	r1, [pc, #176]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e08:	4b29      	ldr	r3, [pc, #164]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d210      	bcs.n	8004e38 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e16:	4b26      	ldr	r3, [pc, #152]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f023 0207 	bic.w	r2, r3, #7
 8004e1e:	4924      	ldr	r1, [pc, #144]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e26:	4b22      	ldr	r3, [pc, #136]	; (8004eb0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0307 	and.w	r3, r3, #7
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d001      	beq.n	8004e38 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e036      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d008      	beq.n	8004e56 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e44:	4b1b      	ldr	r3, [pc, #108]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	4918      	ldr	r1, [pc, #96]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0308 	and.w	r3, r3, #8
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d009      	beq.n	8004e76 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e62:	4b14      	ldr	r3, [pc, #80]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	00db      	lsls	r3, r3, #3
 8004e70:	4910      	ldr	r1, [pc, #64]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e76:	f000 f825 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8004e7a:	4601      	mov	r1, r0
 8004e7c:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	091b      	lsrs	r3, r3, #4
 8004e82:	f003 030f 	and.w	r3, r3, #15
 8004e86:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e88:	5cd3      	ldrb	r3, [r2, r3]
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	fa21 f303 	lsr.w	r3, r1, r3
 8004e92:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e96:	4b0a      	ldr	r3, [pc, #40]	; (8004ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fd f9ba 	bl	8002214 <HAL_InitTick>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	72fb      	strb	r3, [r7, #11]

  return status;
 8004ea4:	7afb      	ldrb	r3, [r7, #11]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	40022000 	.word	0x40022000
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	0800c198 	.word	0x0800c198
 8004ebc:	200000bc 	.word	0x200000bc
 8004ec0:	200000dc 	.word	0x200000dc

08004ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b089      	sub	sp, #36	; 0x24
 8004ec8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	2300      	movs	r3, #0
 8004ed0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ed2:	4b3d      	ldr	r3, [pc, #244]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 030c 	and.w	r3, r3, #12
 8004eda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004edc:	4b3a      	ldr	r3, [pc, #232]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	f003 0303 	and.w	r3, r3, #3
 8004ee4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b0c      	cmp	r3, #12
 8004ef0:	d121      	bne.n	8004f36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d11e      	bne.n	8004f36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ef8:	4b33      	ldr	r3, [pc, #204]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0308 	and.w	r3, r3, #8
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d107      	bne.n	8004f14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f04:	4b30      	ldr	r3, [pc, #192]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f0a:	0a1b      	lsrs	r3, r3, #8
 8004f0c:	f003 030f 	and.w	r3, r3, #15
 8004f10:	61fb      	str	r3, [r7, #28]
 8004f12:	e005      	b.n	8004f20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f14:	4b2c      	ldr	r3, [pc, #176]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	091b      	lsrs	r3, r3, #4
 8004f1a:	f003 030f 	and.w	r3, r3, #15
 8004f1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f20:	4a2a      	ldr	r2, [pc, #168]	; (8004fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10d      	bne.n	8004f4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f34:	e00a      	b.n	8004f4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d102      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f3c:	4b24      	ldr	r3, [pc, #144]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f3e:	61bb      	str	r3, [r7, #24]
 8004f40:	e004      	b.n	8004f4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d101      	bne.n	8004f4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f48:	4b22      	ldr	r3, [pc, #136]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d133      	bne.n	8004fba <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f52:	4b1d      	ldr	r3, [pc, #116]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d002      	beq.n	8004f68 <HAL_RCC_GetSysClockFreq+0xa4>
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d003      	beq.n	8004f6e <HAL_RCC_GetSysClockFreq+0xaa>
 8004f66:	e005      	b.n	8004f74 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f68:	4b19      	ldr	r3, [pc, #100]	; (8004fd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f6a:	617b      	str	r3, [r7, #20]
      break;
 8004f6c:	e005      	b.n	8004f7a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f6e:	4b19      	ldr	r3, [pc, #100]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f70:	617b      	str	r3, [r7, #20]
      break;
 8004f72:	e002      	b.n	8004f7a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	617b      	str	r3, [r7, #20]
      break;
 8004f78:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f7a:	4b13      	ldr	r3, [pc, #76]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	091b      	lsrs	r3, r3, #4
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	3301      	adds	r3, #1
 8004f86:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f88:	4b0f      	ldr	r3, [pc, #60]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	0a1b      	lsrs	r3, r3, #8
 8004f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	fb02 f203 	mul.w	r2, r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f9e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fa0:	4b09      	ldr	r3, [pc, #36]	; (8004fc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	0e5b      	lsrs	r3, r3, #25
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	3301      	adds	r3, #1
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fba:	69bb      	ldr	r3, [r7, #24]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3724      	adds	r7, #36	; 0x24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	40021000 	.word	0x40021000
 8004fcc:	0800c1b0 	.word	0x0800c1b0
 8004fd0:	00f42400 	.word	0x00f42400
 8004fd4:	007a1200 	.word	0x007a1200

08004fd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fdc:	4b03      	ldr	r3, [pc, #12]	; (8004fec <HAL_RCC_GetHCLKFreq+0x14>)
 8004fde:	681b      	ldr	r3, [r3, #0]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	200000bc 	.word	0x200000bc

08004ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004ff4:	f7ff fff0 	bl	8004fd8 <HAL_RCC_GetHCLKFreq>
 8004ff8:	4601      	mov	r1, r0
 8004ffa:	4b06      	ldr	r3, [pc, #24]	; (8005014 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	0a1b      	lsrs	r3, r3, #8
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	4a04      	ldr	r2, [pc, #16]	; (8005018 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005006:	5cd3      	ldrb	r3, [r2, r3]
 8005008:	f003 031f 	and.w	r3, r3, #31
 800500c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005010:	4618      	mov	r0, r3
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40021000 	.word	0x40021000
 8005018:	0800c1a8 	.word	0x0800c1a8

0800501c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005020:	f7ff ffda 	bl	8004fd8 <HAL_RCC_GetHCLKFreq>
 8005024:	4601      	mov	r1, r0
 8005026:	4b06      	ldr	r3, [pc, #24]	; (8005040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	0adb      	lsrs	r3, r3, #11
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	4a04      	ldr	r2, [pc, #16]	; (8005044 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005032:	5cd3      	ldrb	r3, [r2, r3]
 8005034:	f003 031f 	and.w	r3, r3, #31
 8005038:	fa21 f303 	lsr.w	r3, r1, r3
}
 800503c:	4618      	mov	r0, r3
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40021000 	.word	0x40021000
 8005044:	0800c1a8 	.word	0x0800c1a8

08005048 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	220f      	movs	r2, #15
 8005056:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005058:	4b12      	ldr	r3, [pc, #72]	; (80050a4 <HAL_RCC_GetClockConfig+0x5c>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 0203 	and.w	r2, r3, #3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005064:	4b0f      	ldr	r3, [pc, #60]	; (80050a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005070:	4b0c      	ldr	r3, [pc, #48]	; (80050a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800507c:	4b09      	ldr	r3, [pc, #36]	; (80050a4 <HAL_RCC_GetClockConfig+0x5c>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	08db      	lsrs	r3, r3, #3
 8005082:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800508a:	4b07      	ldr	r3, [pc, #28]	; (80050a8 <HAL_RCC_GetClockConfig+0x60>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0207 	and.w	r2, r3, #7
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	601a      	str	r2, [r3, #0]
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40022000 	.word	0x40022000

080050ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80050b4:	2300      	movs	r3, #0
 80050b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80050b8:	4b2a      	ldr	r3, [pc, #168]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80050c4:	f7ff f930 	bl	8004328 <HAL_PWREx_GetVoltageRange>
 80050c8:	6178      	str	r0, [r7, #20]
 80050ca:	e014      	b.n	80050f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80050cc:	4b25      	ldr	r3, [pc, #148]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d0:	4a24      	ldr	r2, [pc, #144]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d6:	6593      	str	r3, [r2, #88]	; 0x58
 80050d8:	4b22      	ldr	r3, [pc, #136]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80050e4:	f7ff f920 	bl	8004328 <HAL_PWREx_GetVoltageRange>
 80050e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80050ea:	4b1e      	ldr	r3, [pc, #120]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ee:	4a1d      	ldr	r2, [pc, #116]	; (8005164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80050f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050fc:	d10b      	bne.n	8005116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b80      	cmp	r3, #128	; 0x80
 8005102:	d919      	bls.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2ba0      	cmp	r3, #160	; 0xa0
 8005108:	d902      	bls.n	8005110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800510a:	2302      	movs	r3, #2
 800510c:	613b      	str	r3, [r7, #16]
 800510e:	e013      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005110:	2301      	movs	r3, #1
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	e010      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b80      	cmp	r3, #128	; 0x80
 800511a:	d902      	bls.n	8005122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800511c:	2303      	movs	r3, #3
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	e00a      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b80      	cmp	r3, #128	; 0x80
 8005126:	d102      	bne.n	800512e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005128:	2302      	movs	r3, #2
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	e004      	b.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b70      	cmp	r3, #112	; 0x70
 8005132:	d101      	bne.n	8005138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005134:	2301      	movs	r3, #1
 8005136:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005138:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f023 0207 	bic.w	r2, r3, #7
 8005140:	4909      	ldr	r1, [pc, #36]	; (8005168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005148:	4b07      	ldr	r3, [pc, #28]	; (8005168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0307 	and.w	r3, r3, #7
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	429a      	cmp	r2, r3
 8005154:	d001      	beq.n	800515a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40021000 	.word	0x40021000
 8005168:	40022000 	.word	0x40022000

0800516c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005174:	2300      	movs	r3, #0
 8005176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005178:	2300      	movs	r3, #0
 800517a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005184:	2b00      	cmp	r3, #0
 8005186:	d03f      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800518c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005190:	d01c      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8005192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005196:	d802      	bhi.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00e      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800519c:	e01f      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x72>
 800519e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80051a2:	d003      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 80051a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80051a8:	d01c      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80051aa:	e018      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051ac:	4b85      	ldr	r3, [pc, #532]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	4a84      	ldr	r2, [pc, #528]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051b8:	e015      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	3304      	adds	r3, #4
 80051be:	2100      	movs	r1, #0
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 fac9 	bl	8005758 <RCCEx_PLLSAI1_Config>
 80051c6:	4603      	mov	r3, r0
 80051c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051ca:	e00c      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3320      	adds	r3, #32
 80051d0:	2100      	movs	r1, #0
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fbb0 	bl	8005938 <RCCEx_PLLSAI2_Config>
 80051d8:	4603      	mov	r3, r0
 80051da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051dc:	e003      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	74fb      	strb	r3, [r7, #19]
      break;
 80051e2:	e000      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80051e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051e6:	7cfb      	ldrb	r3, [r7, #19]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10b      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051ec:	4b75      	ldr	r3, [pc, #468]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051fa:	4972      	ldr	r1, [pc, #456]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005202:	e001      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005204:	7cfb      	ldrb	r3, [r7, #19]
 8005206:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d03f      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800521c:	d01c      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800521e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005222:	d802      	bhi.n	800522a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00e      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005228:	e01f      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800522a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800522e:	d003      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005230:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005234:	d01c      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005236:	e018      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005238:	4b62      	ldr	r3, [pc, #392]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	4a61      	ldr	r2, [pc, #388]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800523e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005242:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005244:	e015      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	3304      	adds	r3, #4
 800524a:	2100      	movs	r1, #0
 800524c:	4618      	mov	r0, r3
 800524e:	f000 fa83 	bl	8005758 <RCCEx_PLLSAI1_Config>
 8005252:	4603      	mov	r3, r0
 8005254:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005256:	e00c      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3320      	adds	r3, #32
 800525c:	2100      	movs	r1, #0
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fb6a 	bl	8005938 <RCCEx_PLLSAI2_Config>
 8005264:	4603      	mov	r3, r0
 8005266:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005268:	e003      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	74fb      	strb	r3, [r7, #19]
      break;
 800526e:	e000      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005270:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005272:	7cfb      	ldrb	r3, [r7, #19]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10b      	bne.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005278:	4b52      	ldr	r3, [pc, #328]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800527e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005286:	494f      	ldr	r1, [pc, #316]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005288:	4313      	orrs	r3, r2
 800528a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800528e:	e001      	b.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005290:	7cfb      	ldrb	r3, [r7, #19]
 8005292:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800529c:	2b00      	cmp	r3, #0
 800529e:	f000 80a0 	beq.w	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052a2:	2300      	movs	r3, #0
 80052a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80052a6:	4b47      	ldr	r3, [pc, #284]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80052b6:	2300      	movs	r3, #0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00d      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052bc:	4b41      	ldr	r3, [pc, #260]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052c0:	4a40      	ldr	r2, [pc, #256]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c6:	6593      	str	r3, [r2, #88]	; 0x58
 80052c8:	4b3e      	ldr	r3, [pc, #248]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052d4:	2301      	movs	r3, #1
 80052d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052d8:	4b3b      	ldr	r3, [pc, #236]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a3a      	ldr	r2, [pc, #232]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80052de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052e4:	f7fd fc2a 	bl	8002b3c <HAL_GetTick>
 80052e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052ea:	e009      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ec:	f7fd fc26 	bl	8002b3c <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d902      	bls.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	74fb      	strb	r3, [r7, #19]
        break;
 80052fe:	e005      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005300:	4b31      	ldr	r3, [pc, #196]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0ef      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800530c:	7cfb      	ldrb	r3, [r7, #19]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d15c      	bne.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005312:	4b2c      	ldr	r3, [pc, #176]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800531c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d01f      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	429a      	cmp	r2, r3
 800532e:	d019      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005330:	4b24      	ldr	r3, [pc, #144]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800533a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800533c:	4b21      	ldr	r3, [pc, #132]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800533e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005342:	4a20      	ldr	r2, [pc, #128]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005348:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800534c:	4b1d      	ldr	r3, [pc, #116]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800534e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005352:	4a1c      	ldr	r2, [pc, #112]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800535c:	4a19      	ldr	r2, [pc, #100]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d016      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800536e:	f7fd fbe5 	bl	8002b3c <HAL_GetTick>
 8005372:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005374:	e00b      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005376:	f7fd fbe1 	bl	8002b3c <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	f241 3288 	movw	r2, #5000	; 0x1388
 8005384:	4293      	cmp	r3, r2
 8005386:	d902      	bls.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	74fb      	strb	r3, [r7, #19]
            break;
 800538c:	e006      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800538e:	4b0d      	ldr	r3, [pc, #52]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d0ec      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800539c:	7cfb      	ldrb	r3, [r7, #19]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10c      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053a2:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053b2:	4904      	ldr	r1, [pc, #16]	; (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80053ba:	e009      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053bc:	7cfb      	ldrb	r3, [r7, #19]
 80053be:	74bb      	strb	r3, [r7, #18]
 80053c0:	e006      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80053c2:	bf00      	nop
 80053c4:	40021000 	.word	0x40021000
 80053c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053cc:	7cfb      	ldrb	r3, [r7, #19]
 80053ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053d0:	7c7b      	ldrb	r3, [r7, #17]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d105      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053d6:	4b9e      	ldr	r3, [pc, #632]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053da:	4a9d      	ldr	r2, [pc, #628]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053ee:	4b98      	ldr	r3, [pc, #608]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f4:	f023 0203 	bic.w	r2, r3, #3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fc:	4994      	ldr	r1, [pc, #592]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005410:	4b8f      	ldr	r3, [pc, #572]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005416:	f023 020c 	bic.w	r2, r3, #12
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541e:	498c      	ldr	r1, [pc, #560]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0304 	and.w	r3, r3, #4
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00a      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005432:	4b87      	ldr	r3, [pc, #540]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005438:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005440:	4983      	ldr	r1, [pc, #524]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0308 	and.w	r3, r3, #8
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005454:	4b7e      	ldr	r3, [pc, #504]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800545a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	497b      	ldr	r1, [pc, #492]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005464:	4313      	orrs	r3, r2
 8005466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0310 	and.w	r3, r3, #16
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00a      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005476:	4b76      	ldr	r3, [pc, #472]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005484:	4972      	ldr	r1, [pc, #456]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00a      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005498:	4b6d      	ldr	r3, [pc, #436]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054a6:	496a      	ldr	r1, [pc, #424]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00a      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054ba:	4b65      	ldr	r3, [pc, #404]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c8:	4961      	ldr	r1, [pc, #388]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00a      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054dc:	4b5c      	ldr	r3, [pc, #368]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ea:	4959      	ldr	r1, [pc, #356]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00a      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054fe:	4b54      	ldr	r3, [pc, #336]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005504:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800550c:	4950      	ldr	r1, [pc, #320]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800550e:	4313      	orrs	r3, r2
 8005510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00a      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005520:	4b4b      	ldr	r3, [pc, #300]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005526:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800552e:	4948      	ldr	r1, [pc, #288]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00a      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005542:	4b43      	ldr	r3, [pc, #268]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005548:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005550:	493f      	ldr	r1, [pc, #252]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d028      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005564:	4b3a      	ldr	r3, [pc, #232]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800556a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005572:	4937      	ldr	r1, [pc, #220]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005574:	4313      	orrs	r3, r2
 8005576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800557e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005582:	d106      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005584:	4b32      	ldr	r3, [pc, #200]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	4a31      	ldr	r2, [pc, #196]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800558a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800558e:	60d3      	str	r3, [r2, #12]
 8005590:	e011      	b.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005596:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800559a:	d10c      	bne.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	3304      	adds	r3, #4
 80055a0:	2101      	movs	r1, #1
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 f8d8 	bl	8005758 <RCCEx_PLLSAI1_Config>
 80055a8:	4603      	mov	r3, r0
 80055aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80055ac:	7cfb      	ldrb	r3, [r7, #19]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80055b2:	7cfb      	ldrb	r3, [r7, #19]
 80055b4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d028      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055c2:	4b23      	ldr	r3, [pc, #140]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d0:	491f      	ldr	r1, [pc, #124]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055e0:	d106      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055e2:	4b1b      	ldr	r3, [pc, #108]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	4a1a      	ldr	r2, [pc, #104]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055ec:	60d3      	str	r3, [r2, #12]
 80055ee:	e011      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3304      	adds	r3, #4
 80055fe:	2101      	movs	r1, #1
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f8a9 	bl	8005758 <RCCEx_PLLSAI1_Config>
 8005606:	4603      	mov	r3, r0
 8005608:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800560a:	7cfb      	ldrb	r3, [r7, #19]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005610:	7cfb      	ldrb	r3, [r7, #19]
 8005612:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d02b      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005620:	4b0b      	ldr	r3, [pc, #44]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005626:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800562e:	4908      	ldr	r1, [pc, #32]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800563a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800563e:	d109      	bne.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005640:	4b03      	ldr	r3, [pc, #12]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	4a02      	ldr	r2, [pc, #8]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005646:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800564a:	60d3      	str	r3, [r2, #12]
 800564c:	e014      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800564e:	bf00      	nop
 8005650:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005658:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800565c:	d10c      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	3304      	adds	r3, #4
 8005662:	2101      	movs	r1, #1
 8005664:	4618      	mov	r0, r3
 8005666:	f000 f877 	bl	8005758 <RCCEx_PLLSAI1_Config>
 800566a:	4603      	mov	r3, r0
 800566c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800566e:	7cfb      	ldrb	r3, [r7, #19]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8005674:	7cfb      	ldrb	r3, [r7, #19]
 8005676:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d02f      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005684:	4b2b      	ldr	r3, [pc, #172]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005692:	4928      	ldr	r1, [pc, #160]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005694:	4313      	orrs	r3, r2
 8005696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800569e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056a2:	d10d      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	3304      	adds	r3, #4
 80056a8:	2102      	movs	r1, #2
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 f854 	bl	8005758 <RCCEx_PLLSAI1_Config>
 80056b0:	4603      	mov	r3, r0
 80056b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056b4:	7cfb      	ldrb	r3, [r7, #19]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d014      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80056ba:	7cfb      	ldrb	r3, [r7, #19]
 80056bc:	74bb      	strb	r3, [r7, #18]
 80056be:	e011      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	3320      	adds	r3, #32
 80056ce:	2102      	movs	r1, #2
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 f931 	bl	8005938 <RCCEx_PLLSAI2_Config>
 80056d6:	4603      	mov	r3, r0
 80056d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056da:	7cfb      	ldrb	r3, [r7, #19]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80056e0:	7cfb      	ldrb	r3, [r7, #19]
 80056e2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00a      	beq.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056f0:	4b10      	ldr	r3, [pc, #64]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056fe:	490d      	ldr	r1, [pc, #52]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005700:	4313      	orrs	r3, r2
 8005702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00b      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005712:	4b08      	ldr	r3, [pc, #32]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005718:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005722:	4904      	ldr	r1, [pc, #16]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005724:	4313      	orrs	r3, r2
 8005726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800572a:	7cbb      	ldrb	r3, [r7, #18]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40021000 	.word	0x40021000

08005738 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a04      	ldr	r2, [pc, #16]	; (8005754 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005742:	f043 0304 	orr.w	r3, r3, #4
 8005746:	6013      	str	r3, [r2, #0]
}
 8005748:	bf00      	nop
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40021000 	.word	0x40021000

08005758 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005762:	2300      	movs	r3, #0
 8005764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005766:	4b73      	ldr	r3, [pc, #460]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	f003 0303 	and.w	r3, r3, #3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d018      	beq.n	80057a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005772:	4b70      	ldr	r3, [pc, #448]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	f003 0203 	and.w	r2, r3, #3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	429a      	cmp	r2, r3
 8005780:	d10d      	bne.n	800579e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
       ||
 8005786:	2b00      	cmp	r3, #0
 8005788:	d009      	beq.n	800579e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800578a:	4b6a      	ldr	r3, [pc, #424]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	091b      	lsrs	r3, r3, #4
 8005790:	f003 0307 	and.w	r3, r3, #7
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
       ||
 800579a:	429a      	cmp	r2, r3
 800579c:	d044      	beq.n	8005828 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	73fb      	strb	r3, [r7, #15]
 80057a2:	e041      	b.n	8005828 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d00c      	beq.n	80057c6 <RCCEx_PLLSAI1_Config+0x6e>
 80057ac:	2b03      	cmp	r3, #3
 80057ae:	d013      	beq.n	80057d8 <RCCEx_PLLSAI1_Config+0x80>
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d120      	bne.n	80057f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057b4:	4b5f      	ldr	r3, [pc, #380]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d11d      	bne.n	80057fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057c4:	e01a      	b.n	80057fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057c6:	4b5b      	ldr	r3, [pc, #364]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d116      	bne.n	8005800 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057d6:	e013      	b.n	8005800 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80057d8:	4b56      	ldr	r3, [pc, #344]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10f      	bne.n	8005804 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80057e4:	4b53      	ldr	r3, [pc, #332]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d109      	bne.n	8005804 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057f4:	e006      	b.n	8005804 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	73fb      	strb	r3, [r7, #15]
      break;
 80057fa:	e004      	b.n	8005806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80057fc:	bf00      	nop
 80057fe:	e002      	b.n	8005806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005800:	bf00      	nop
 8005802:	e000      	b.n	8005806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005804:	bf00      	nop
    }

    if(status == HAL_OK)
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10d      	bne.n	8005828 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800580c:	4b49      	ldr	r3, [pc, #292]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6819      	ldr	r1, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	3b01      	subs	r3, #1
 800581e:	011b      	lsls	r3, r3, #4
 8005820:	430b      	orrs	r3, r1
 8005822:	4944      	ldr	r1, [pc, #272]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005824:	4313      	orrs	r3, r2
 8005826:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005828:	7bfb      	ldrb	r3, [r7, #15]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d17d      	bne.n	800592a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800582e:	4b41      	ldr	r3, [pc, #260]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a40      	ldr	r2, [pc, #256]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005834:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800583a:	f7fd f97f 	bl	8002b3c <HAL_GetTick>
 800583e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005840:	e009      	b.n	8005856 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005842:	f7fd f97b 	bl	8002b3c <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d902      	bls.n	8005856 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	73fb      	strb	r3, [r7, #15]
        break;
 8005854:	e005      	b.n	8005862 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005856:	4b37      	ldr	r3, [pc, #220]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1ef      	bne.n	8005842 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005862:	7bfb      	ldrb	r3, [r7, #15]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d160      	bne.n	800592a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d111      	bne.n	8005892 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800586e:	4b31      	ldr	r3, [pc, #196]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6892      	ldr	r2, [r2, #8]
 800587e:	0211      	lsls	r1, r2, #8
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	68d2      	ldr	r2, [r2, #12]
 8005884:	0912      	lsrs	r2, r2, #4
 8005886:	0452      	lsls	r2, r2, #17
 8005888:	430a      	orrs	r2, r1
 800588a:	492a      	ldr	r1, [pc, #168]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800588c:	4313      	orrs	r3, r2
 800588e:	610b      	str	r3, [r1, #16]
 8005890:	e027      	b.n	80058e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d112      	bne.n	80058be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005898:	4b26      	ldr	r3, [pc, #152]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80058a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6892      	ldr	r2, [r2, #8]
 80058a8:	0211      	lsls	r1, r2, #8
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6912      	ldr	r2, [r2, #16]
 80058ae:	0852      	lsrs	r2, r2, #1
 80058b0:	3a01      	subs	r2, #1
 80058b2:	0552      	lsls	r2, r2, #21
 80058b4:	430a      	orrs	r2, r1
 80058b6:	491f      	ldr	r1, [pc, #124]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	610b      	str	r3, [r1, #16]
 80058bc:	e011      	b.n	80058e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058be:	4b1d      	ldr	r3, [pc, #116]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80058c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6892      	ldr	r2, [r2, #8]
 80058ce:	0211      	lsls	r1, r2, #8
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	6952      	ldr	r2, [r2, #20]
 80058d4:	0852      	lsrs	r2, r2, #1
 80058d6:	3a01      	subs	r2, #1
 80058d8:	0652      	lsls	r2, r2, #25
 80058da:	430a      	orrs	r2, r1
 80058dc:	4915      	ldr	r1, [pc, #84]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80058e2:	4b14      	ldr	r3, [pc, #80]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a13      	ldr	r2, [pc, #76]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ee:	f7fd f925 	bl	8002b3c <HAL_GetTick>
 80058f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058f4:	e009      	b.n	800590a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058f6:	f7fd f921 	bl	8002b3c <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d902      	bls.n	800590a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	73fb      	strb	r3, [r7, #15]
          break;
 8005908:	e005      	b.n	8005916 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800590a:	4b0a      	ldr	r3, [pc, #40]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0ef      	beq.n	80058f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005916:	7bfb      	ldrb	r3, [r7, #15]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d106      	bne.n	800592a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800591c:	4b05      	ldr	r3, [pc, #20]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800591e:	691a      	ldr	r2, [r3, #16]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	4903      	ldr	r1, [pc, #12]	; (8005934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005926:	4313      	orrs	r3, r2
 8005928:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800592a:	7bfb      	ldrb	r3, [r7, #15]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40021000 	.word	0x40021000

08005938 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005942:	2300      	movs	r3, #0
 8005944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005946:	4b68      	ldr	r3, [pc, #416]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f003 0303 	and.w	r3, r3, #3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d018      	beq.n	8005984 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005952:	4b65      	ldr	r3, [pc, #404]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	f003 0203 	and.w	r2, r3, #3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	429a      	cmp	r2, r3
 8005960:	d10d      	bne.n	800597e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
       ||
 8005966:	2b00      	cmp	r3, #0
 8005968:	d009      	beq.n	800597e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800596a:	4b5f      	ldr	r3, [pc, #380]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	091b      	lsrs	r3, r3, #4
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
       ||
 800597a:	429a      	cmp	r2, r3
 800597c:	d044      	beq.n	8005a08 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	73fb      	strb	r3, [r7, #15]
 8005982:	e041      	b.n	8005a08 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d00c      	beq.n	80059a6 <RCCEx_PLLSAI2_Config+0x6e>
 800598c:	2b03      	cmp	r3, #3
 800598e:	d013      	beq.n	80059b8 <RCCEx_PLLSAI2_Config+0x80>
 8005990:	2b01      	cmp	r3, #1
 8005992:	d120      	bne.n	80059d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005994:	4b54      	ldr	r3, [pc, #336]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d11d      	bne.n	80059dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059a4:	e01a      	b.n	80059dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059a6:	4b50      	ldr	r3, [pc, #320]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d116      	bne.n	80059e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059b6:	e013      	b.n	80059e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059b8:	4b4b      	ldr	r3, [pc, #300]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10f      	bne.n	80059e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059c4:	4b48      	ldr	r3, [pc, #288]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d109      	bne.n	80059e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059d4:	e006      	b.n	80059e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	73fb      	strb	r3, [r7, #15]
      break;
 80059da:	e004      	b.n	80059e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80059dc:	bf00      	nop
 80059de:	e002      	b.n	80059e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80059e0:	bf00      	nop
 80059e2:	e000      	b.n	80059e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80059e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d10d      	bne.n	8005a08 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059ec:	4b3e      	ldr	r3, [pc, #248]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6819      	ldr	r1, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	3b01      	subs	r3, #1
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	430b      	orrs	r3, r1
 8005a02:	4939      	ldr	r1, [pc, #228]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d167      	bne.n	8005ade <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a0e:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a35      	ldr	r2, [pc, #212]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a1a:	f7fd f88f 	bl	8002b3c <HAL_GetTick>
 8005a1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a20:	e009      	b.n	8005a36 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a22:	f7fd f88b 	bl	8002b3c <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d902      	bls.n	8005a36 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	73fb      	strb	r3, [r7, #15]
        break;
 8005a34:	e005      	b.n	8005a42 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a36:	4b2c      	ldr	r3, [pc, #176]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1ef      	bne.n	8005a22 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005a42:	7bfb      	ldrb	r3, [r7, #15]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d14a      	bne.n	8005ade <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d111      	bne.n	8005a72 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a4e:	4b26      	ldr	r3, [pc, #152]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6892      	ldr	r2, [r2, #8]
 8005a5e:	0211      	lsls	r1, r2, #8
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	68d2      	ldr	r2, [r2, #12]
 8005a64:	0912      	lsrs	r2, r2, #4
 8005a66:	0452      	lsls	r2, r2, #17
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	491f      	ldr	r1, [pc, #124]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	614b      	str	r3, [r1, #20]
 8005a70:	e011      	b.n	8005a96 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a72:	4b1d      	ldr	r3, [pc, #116]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005a7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6892      	ldr	r2, [r2, #8]
 8005a82:	0211      	lsls	r1, r2, #8
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6912      	ldr	r2, [r2, #16]
 8005a88:	0852      	lsrs	r2, r2, #1
 8005a8a:	3a01      	subs	r2, #1
 8005a8c:	0652      	lsls	r2, r2, #25
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	4915      	ldr	r1, [pc, #84]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a96:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a13      	ldr	r2, [pc, #76]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005aa0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa2:	f7fd f84b 	bl	8002b3c <HAL_GetTick>
 8005aa6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005aa8:	e009      	b.n	8005abe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005aaa:	f7fd f847 	bl	8002b3c <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d902      	bls.n	8005abe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	73fb      	strb	r3, [r7, #15]
          break;
 8005abc:	e005      	b.n	8005aca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005abe:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0ef      	beq.n	8005aaa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005aca:	7bfb      	ldrb	r3, [r7, #15]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d106      	bne.n	8005ade <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ad0:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ad2:	695a      	ldr	r2, [r3, #20]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	4903      	ldr	r1, [pc, #12]	; (8005ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40021000 	.word	0x40021000

08005aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e07c      	b.n	8005bf8 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d106      	bne.n	8005b1e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f7fc fa55 	bl	8001fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b34:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b3e:	d902      	bls.n	8005b46 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b40:	2300      	movs	r3, #0
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	e002      	b.n	8005b4c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b4a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005b54:	d007      	beq.n	8005b66 <HAL_SPI_Init+0x7a>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b5e:	d002      	beq.n	8005b66 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10b      	bne.n	8005b86 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b76:	d903      	bls.n	8005b80 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	631a      	str	r2, [r3, #48]	; 0x30
 8005b7e:	e002      	b.n	8005b86 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685a      	ldr	r2, [r3, #4]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	431a      	orrs	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	431a      	orrs	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	ea42 0103 	orr.w	r1, r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	0c1b      	lsrs	r3, r3, #16
 8005bc6:	f003 0204 	and.w	r2, r3, #4
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	ea42 0103 	orr.w	r1, r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3710      	adds	r7, #16
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e01d      	b.n	8005c4e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f815 	bl	8005c56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4610      	mov	r0, r2
 8005c40:	f000 f986 	bl	8005f50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c5e:	bf00      	nop
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0201 	orr.w	r2, r2, #1
 8005c82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689a      	ldr	r2, [r3, #8]
 8005c8a:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <HAL_TIM_Base_Start_IT+0x50>)
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b06      	cmp	r3, #6
 8005c94:	d00b      	beq.n	8005cae <HAL_TIM_Base_Start_IT+0x42>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c9c:	d007      	beq.n	8005cae <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0201 	orr.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	00010007 	.word	0x00010007

08005cc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d122      	bne.n	8005d1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	f003 0302 	and.w	r3, r3, #2
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d11b      	bne.n	8005d1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f06f 0202 	mvn.w	r2, #2
 8005cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f003 0303 	and.w	r3, r3, #3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d003      	beq.n	8005d0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 f905 	bl	8005f12 <HAL_TIM_IC_CaptureCallback>
 8005d08:	e005      	b.n	8005d16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f8f7 	bl	8005efe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 f908 	bl	8005f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	f003 0304 	and.w	r3, r3, #4
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d122      	bne.n	8005d70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f003 0304 	and.w	r3, r3, #4
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d11b      	bne.n	8005d70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f06f 0204 	mvn.w	r2, #4
 8005d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2202      	movs	r2, #2
 8005d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f8db 	bl	8005f12 <HAL_TIM_IC_CaptureCallback>
 8005d5c:	e005      	b.n	8005d6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f8cd 	bl	8005efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f000 f8de 	bl	8005f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f003 0308 	and.w	r3, r3, #8
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d122      	bne.n	8005dc4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b08      	cmp	r3, #8
 8005d8a:	d11b      	bne.n	8005dc4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0208 	mvn.w	r2, #8
 8005d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2204      	movs	r2, #4
 8005d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f8b1 	bl	8005f12 <HAL_TIM_IC_CaptureCallback>
 8005db0:	e005      	b.n	8005dbe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f8a3 	bl	8005efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f8b4 	bl	8005f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f003 0310 	and.w	r3, r3, #16
 8005dce:	2b10      	cmp	r3, #16
 8005dd0:	d122      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	f003 0310 	and.w	r3, r3, #16
 8005ddc:	2b10      	cmp	r3, #16
 8005dde:	d11b      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f06f 0210 	mvn.w	r2, #16
 8005de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2208      	movs	r2, #8
 8005dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d003      	beq.n	8005e06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f887 	bl	8005f12 <HAL_TIM_IC_CaptureCallback>
 8005e04:	e005      	b.n	8005e12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 f879 	bl	8005efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f88a 	bl	8005f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d10e      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d107      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0201 	mvn.w	r2, #1
 8005e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7fb ff96 	bl	8001d70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4e:	2b80      	cmp	r3, #128	; 0x80
 8005e50:	d10e      	bne.n	8005e70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e5c:	2b80      	cmp	r3, #128	; 0x80
 8005e5e:	d107      	bne.n	8005e70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f914 	bl	8006098 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e7e:	d10e      	bne.n	8005e9e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e8a:	2b80      	cmp	r3, #128	; 0x80
 8005e8c:	d107      	bne.n	8005e9e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f907 	bl	80060ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea8:	2b40      	cmp	r3, #64	; 0x40
 8005eaa:	d10e      	bne.n	8005eca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb6:	2b40      	cmp	r3, #64	; 0x40
 8005eb8:	d107      	bne.n	8005eca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f838 	bl	8005f3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	f003 0320 	and.w	r3, r3, #32
 8005ed4:	2b20      	cmp	r3, #32
 8005ed6:	d10e      	bne.n	8005ef6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b20      	cmp	r3, #32
 8005ee4:	d107      	bne.n	8005ef6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f06f 0220 	mvn.w	r2, #32
 8005eee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 f8c7 	bl	8006084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ef6:	bf00      	nop
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b083      	sub	sp, #12
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr

08005f12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b083      	sub	sp, #12
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f1a:	bf00      	nop
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr

08005f26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f26:	b480      	push	{r7}
 8005f28:	b083      	sub	sp, #12
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f2e:	bf00      	nop
 8005f30:	370c      	adds	r7, #12
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b083      	sub	sp, #12
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f42:	bf00      	nop
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
	...

08005f50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a40      	ldr	r2, [pc, #256]	; (8006064 <TIM_Base_SetConfig+0x114>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d013      	beq.n	8005f90 <TIM_Base_SetConfig+0x40>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f6e:	d00f      	beq.n	8005f90 <TIM_Base_SetConfig+0x40>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a3d      	ldr	r2, [pc, #244]	; (8006068 <TIM_Base_SetConfig+0x118>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d00b      	beq.n	8005f90 <TIM_Base_SetConfig+0x40>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a3c      	ldr	r2, [pc, #240]	; (800606c <TIM_Base_SetConfig+0x11c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d007      	beq.n	8005f90 <TIM_Base_SetConfig+0x40>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a3b      	ldr	r2, [pc, #236]	; (8006070 <TIM_Base_SetConfig+0x120>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d003      	beq.n	8005f90 <TIM_Base_SetConfig+0x40>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a3a      	ldr	r2, [pc, #232]	; (8006074 <TIM_Base_SetConfig+0x124>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d108      	bne.n	8005fa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a2f      	ldr	r2, [pc, #188]	; (8006064 <TIM_Base_SetConfig+0x114>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d01f      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fb0:	d01b      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a2c      	ldr	r2, [pc, #176]	; (8006068 <TIM_Base_SetConfig+0x118>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d017      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a2b      	ldr	r2, [pc, #172]	; (800606c <TIM_Base_SetConfig+0x11c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d013      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a2a      	ldr	r2, [pc, #168]	; (8006070 <TIM_Base_SetConfig+0x120>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d00f      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a29      	ldr	r2, [pc, #164]	; (8006074 <TIM_Base_SetConfig+0x124>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00b      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a28      	ldr	r2, [pc, #160]	; (8006078 <TIM_Base_SetConfig+0x128>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d007      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a27      	ldr	r2, [pc, #156]	; (800607c <TIM_Base_SetConfig+0x12c>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d003      	beq.n	8005fea <TIM_Base_SetConfig+0x9a>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a26      	ldr	r2, [pc, #152]	; (8006080 <TIM_Base_SetConfig+0x130>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d108      	bne.n	8005ffc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	4313      	orrs	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a10      	ldr	r2, [pc, #64]	; (8006064 <TIM_Base_SetConfig+0x114>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d00f      	beq.n	8006048 <TIM_Base_SetConfig+0xf8>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a12      	ldr	r2, [pc, #72]	; (8006074 <TIM_Base_SetConfig+0x124>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00b      	beq.n	8006048 <TIM_Base_SetConfig+0xf8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a11      	ldr	r2, [pc, #68]	; (8006078 <TIM_Base_SetConfig+0x128>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d007      	beq.n	8006048 <TIM_Base_SetConfig+0xf8>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a10      	ldr	r2, [pc, #64]	; (800607c <TIM_Base_SetConfig+0x12c>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d003      	beq.n	8006048 <TIM_Base_SetConfig+0xf8>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a0f      	ldr	r2, [pc, #60]	; (8006080 <TIM_Base_SetConfig+0x130>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d103      	bne.n	8006050 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	615a      	str	r2, [r3, #20]
}
 8006056:	bf00      	nop
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	40012c00 	.word	0x40012c00
 8006068:	40000400 	.word	0x40000400
 800606c:	40000800 	.word	0x40000800
 8006070:	40000c00 	.word	0x40000c00
 8006074:	40013400 	.word	0x40013400
 8006078:	40014000 	.word	0x40014000
 800607c:	40014400 	.word	0x40014400
 8006080:	40014800 	.word	0x40014800

08006084 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e040      	b.n	8006154 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d106      	bne.n	80060e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fb ffb4 	bl	8002050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2224      	movs	r2, #36	; 0x24
 80060ec:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 0201 	bic.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f8c0 	bl	8006284 <UART_SetConfig>
 8006104:	4603      	mov	r3, r0
 8006106:	2b01      	cmp	r3, #1
 8006108:	d101      	bne.n	800610e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e022      	b.n	8006154 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006112:	2b00      	cmp	r3, #0
 8006114:	d002      	beq.n	800611c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fbfc 	bl	8006914 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800612a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689a      	ldr	r2, [r3, #8]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800613a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0201 	orr.w	r2, r2, #1
 800614a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 fc83 	bl	8006a58 <UART_CheckIdleState>
 8006152:	4603      	mov	r3, r0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b08a      	sub	sp, #40	; 0x28
 8006160:	af02      	add	r7, sp, #8
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	603b      	str	r3, [r7, #0]
 8006168:	4613      	mov	r3, r2
 800616a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006170:	2b20      	cmp	r3, #32
 8006172:	f040 8081 	bne.w	8006278 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d002      	beq.n	8006182 <HAL_UART_Transmit+0x26>
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e079      	b.n	800627a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800618c:	2b01      	cmp	r3, #1
 800618e:	d101      	bne.n	8006194 <HAL_UART_Transmit+0x38>
 8006190:	2302      	movs	r3, #2
 8006192:	e072      	b.n	800627a <HAL_UART_Transmit+0x11e>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2221      	movs	r2, #33	; 0x21
 80061a6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80061a8:	f7fc fcc8 	bl	8002b3c <HAL_GetTick>
 80061ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	88fa      	ldrh	r2, [r7, #6]
 80061b2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	88fa      	ldrh	r2, [r7, #6]
 80061ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c6:	d108      	bne.n	80061da <HAL_UART_Transmit+0x7e>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d104      	bne.n	80061da <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80061d0:	2300      	movs	r3, #0
 80061d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	61bb      	str	r3, [r7, #24]
 80061d8:	e003      	b.n	80061e2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061de:	2300      	movs	r3, #0
 80061e0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061e2:	e02d      	b.n	8006240 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	9300      	str	r3, [sp, #0]
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2200      	movs	r2, #0
 80061ec:	2180      	movs	r1, #128	; 0x80
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f000 fc77 	bl	8006ae2 <UART_WaitOnFlagUntilTimeout>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e03d      	b.n	800627a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	881a      	ldrh	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006210:	b292      	uxth	r2, r2
 8006212:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	3302      	adds	r3, #2
 8006218:	61bb      	str	r3, [r7, #24]
 800621a:	e008      	b.n	800622e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	781a      	ldrb	r2, [r3, #0]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	b292      	uxth	r2, r2
 8006226:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	3301      	adds	r3, #1
 800622c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006234:	b29b      	uxth	r3, r3
 8006236:	3b01      	subs	r3, #1
 8006238:	b29a      	uxth	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006246:	b29b      	uxth	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1cb      	bne.n	80061e4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	2200      	movs	r2, #0
 8006254:	2140      	movs	r1, #64	; 0x40
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f000 fc43 	bl	8006ae2 <UART_WaitOnFlagUntilTimeout>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d001      	beq.n	8006266 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e009      	b.n	800627a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2220      	movs	r2, #32
 800626a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8006274:	2300      	movs	r3, #0
 8006276:	e000      	b.n	800627a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006278:	2302      	movs	r3, #2
  }
}
 800627a:	4618      	mov	r0, r3
 800627c:	3720      	adds	r7, #32
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
	...

08006284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006284:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006288:	b088      	sub	sp, #32
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800628e:	2300      	movs	r3, #0
 8006290:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	689a      	ldr	r2, [r3, #8]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	431a      	orrs	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4bac      	ldr	r3, [pc, #688]	; (800656c <UART_SetConfig+0x2e8>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6812      	ldr	r2, [r2, #0]
 80062c0:	69f9      	ldr	r1, [r7, #28]
 80062c2:	430b      	orrs	r3, r1
 80062c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4aa2      	ldr	r2, [pc, #648]	; (8006570 <UART_SetConfig+0x2ec>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a1b      	ldr	r3, [r3, #32]
 80062f0:	69fa      	ldr	r2, [r7, #28]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69fa      	ldr	r2, [r7, #28]
 8006306:	430a      	orrs	r2, r1
 8006308:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a99      	ldr	r2, [pc, #612]	; (8006574 <UART_SetConfig+0x2f0>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d121      	bne.n	8006358 <UART_SetConfig+0xd4>
 8006314:	4b98      	ldr	r3, [pc, #608]	; (8006578 <UART_SetConfig+0x2f4>)
 8006316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	2b03      	cmp	r3, #3
 8006320:	d816      	bhi.n	8006350 <UART_SetConfig+0xcc>
 8006322:	a201      	add	r2, pc, #4	; (adr r2, 8006328 <UART_SetConfig+0xa4>)
 8006324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006328:	08006339 	.word	0x08006339
 800632c:	08006345 	.word	0x08006345
 8006330:	0800633f 	.word	0x0800633f
 8006334:	0800634b 	.word	0x0800634b
 8006338:	2301      	movs	r3, #1
 800633a:	76fb      	strb	r3, [r7, #27]
 800633c:	e0e8      	b.n	8006510 <UART_SetConfig+0x28c>
 800633e:	2302      	movs	r3, #2
 8006340:	76fb      	strb	r3, [r7, #27]
 8006342:	e0e5      	b.n	8006510 <UART_SetConfig+0x28c>
 8006344:	2304      	movs	r3, #4
 8006346:	76fb      	strb	r3, [r7, #27]
 8006348:	e0e2      	b.n	8006510 <UART_SetConfig+0x28c>
 800634a:	2308      	movs	r3, #8
 800634c:	76fb      	strb	r3, [r7, #27]
 800634e:	e0df      	b.n	8006510 <UART_SetConfig+0x28c>
 8006350:	2310      	movs	r3, #16
 8006352:	76fb      	strb	r3, [r7, #27]
 8006354:	bf00      	nop
 8006356:	e0db      	b.n	8006510 <UART_SetConfig+0x28c>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a87      	ldr	r2, [pc, #540]	; (800657c <UART_SetConfig+0x2f8>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d134      	bne.n	80063cc <UART_SetConfig+0x148>
 8006362:	4b85      	ldr	r3, [pc, #532]	; (8006578 <UART_SetConfig+0x2f4>)
 8006364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006368:	f003 030c 	and.w	r3, r3, #12
 800636c:	2b0c      	cmp	r3, #12
 800636e:	d829      	bhi.n	80063c4 <UART_SetConfig+0x140>
 8006370:	a201      	add	r2, pc, #4	; (adr r2, 8006378 <UART_SetConfig+0xf4>)
 8006372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006376:	bf00      	nop
 8006378:	080063ad 	.word	0x080063ad
 800637c:	080063c5 	.word	0x080063c5
 8006380:	080063c5 	.word	0x080063c5
 8006384:	080063c5 	.word	0x080063c5
 8006388:	080063b9 	.word	0x080063b9
 800638c:	080063c5 	.word	0x080063c5
 8006390:	080063c5 	.word	0x080063c5
 8006394:	080063c5 	.word	0x080063c5
 8006398:	080063b3 	.word	0x080063b3
 800639c:	080063c5 	.word	0x080063c5
 80063a0:	080063c5 	.word	0x080063c5
 80063a4:	080063c5 	.word	0x080063c5
 80063a8:	080063bf 	.word	0x080063bf
 80063ac:	2300      	movs	r3, #0
 80063ae:	76fb      	strb	r3, [r7, #27]
 80063b0:	e0ae      	b.n	8006510 <UART_SetConfig+0x28c>
 80063b2:	2302      	movs	r3, #2
 80063b4:	76fb      	strb	r3, [r7, #27]
 80063b6:	e0ab      	b.n	8006510 <UART_SetConfig+0x28c>
 80063b8:	2304      	movs	r3, #4
 80063ba:	76fb      	strb	r3, [r7, #27]
 80063bc:	e0a8      	b.n	8006510 <UART_SetConfig+0x28c>
 80063be:	2308      	movs	r3, #8
 80063c0:	76fb      	strb	r3, [r7, #27]
 80063c2:	e0a5      	b.n	8006510 <UART_SetConfig+0x28c>
 80063c4:	2310      	movs	r3, #16
 80063c6:	76fb      	strb	r3, [r7, #27]
 80063c8:	bf00      	nop
 80063ca:	e0a1      	b.n	8006510 <UART_SetConfig+0x28c>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a6b      	ldr	r2, [pc, #428]	; (8006580 <UART_SetConfig+0x2fc>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d120      	bne.n	8006418 <UART_SetConfig+0x194>
 80063d6:	4b68      	ldr	r3, [pc, #416]	; (8006578 <UART_SetConfig+0x2f4>)
 80063d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80063e0:	2b10      	cmp	r3, #16
 80063e2:	d00f      	beq.n	8006404 <UART_SetConfig+0x180>
 80063e4:	2b10      	cmp	r3, #16
 80063e6:	d802      	bhi.n	80063ee <UART_SetConfig+0x16a>
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d005      	beq.n	80063f8 <UART_SetConfig+0x174>
 80063ec:	e010      	b.n	8006410 <UART_SetConfig+0x18c>
 80063ee:	2b20      	cmp	r3, #32
 80063f0:	d005      	beq.n	80063fe <UART_SetConfig+0x17a>
 80063f2:	2b30      	cmp	r3, #48	; 0x30
 80063f4:	d009      	beq.n	800640a <UART_SetConfig+0x186>
 80063f6:	e00b      	b.n	8006410 <UART_SetConfig+0x18c>
 80063f8:	2300      	movs	r3, #0
 80063fa:	76fb      	strb	r3, [r7, #27]
 80063fc:	e088      	b.n	8006510 <UART_SetConfig+0x28c>
 80063fe:	2302      	movs	r3, #2
 8006400:	76fb      	strb	r3, [r7, #27]
 8006402:	e085      	b.n	8006510 <UART_SetConfig+0x28c>
 8006404:	2304      	movs	r3, #4
 8006406:	76fb      	strb	r3, [r7, #27]
 8006408:	e082      	b.n	8006510 <UART_SetConfig+0x28c>
 800640a:	2308      	movs	r3, #8
 800640c:	76fb      	strb	r3, [r7, #27]
 800640e:	e07f      	b.n	8006510 <UART_SetConfig+0x28c>
 8006410:	2310      	movs	r3, #16
 8006412:	76fb      	strb	r3, [r7, #27]
 8006414:	bf00      	nop
 8006416:	e07b      	b.n	8006510 <UART_SetConfig+0x28c>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a59      	ldr	r2, [pc, #356]	; (8006584 <UART_SetConfig+0x300>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d120      	bne.n	8006464 <UART_SetConfig+0x1e0>
 8006422:	4b55      	ldr	r3, [pc, #340]	; (8006578 <UART_SetConfig+0x2f4>)
 8006424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006428:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800642c:	2b40      	cmp	r3, #64	; 0x40
 800642e:	d00f      	beq.n	8006450 <UART_SetConfig+0x1cc>
 8006430:	2b40      	cmp	r3, #64	; 0x40
 8006432:	d802      	bhi.n	800643a <UART_SetConfig+0x1b6>
 8006434:	2b00      	cmp	r3, #0
 8006436:	d005      	beq.n	8006444 <UART_SetConfig+0x1c0>
 8006438:	e010      	b.n	800645c <UART_SetConfig+0x1d8>
 800643a:	2b80      	cmp	r3, #128	; 0x80
 800643c:	d005      	beq.n	800644a <UART_SetConfig+0x1c6>
 800643e:	2bc0      	cmp	r3, #192	; 0xc0
 8006440:	d009      	beq.n	8006456 <UART_SetConfig+0x1d2>
 8006442:	e00b      	b.n	800645c <UART_SetConfig+0x1d8>
 8006444:	2300      	movs	r3, #0
 8006446:	76fb      	strb	r3, [r7, #27]
 8006448:	e062      	b.n	8006510 <UART_SetConfig+0x28c>
 800644a:	2302      	movs	r3, #2
 800644c:	76fb      	strb	r3, [r7, #27]
 800644e:	e05f      	b.n	8006510 <UART_SetConfig+0x28c>
 8006450:	2304      	movs	r3, #4
 8006452:	76fb      	strb	r3, [r7, #27]
 8006454:	e05c      	b.n	8006510 <UART_SetConfig+0x28c>
 8006456:	2308      	movs	r3, #8
 8006458:	76fb      	strb	r3, [r7, #27]
 800645a:	e059      	b.n	8006510 <UART_SetConfig+0x28c>
 800645c:	2310      	movs	r3, #16
 800645e:	76fb      	strb	r3, [r7, #27]
 8006460:	bf00      	nop
 8006462:	e055      	b.n	8006510 <UART_SetConfig+0x28c>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a47      	ldr	r2, [pc, #284]	; (8006588 <UART_SetConfig+0x304>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d124      	bne.n	80064b8 <UART_SetConfig+0x234>
 800646e:	4b42      	ldr	r3, [pc, #264]	; (8006578 <UART_SetConfig+0x2f4>)
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006478:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800647c:	d012      	beq.n	80064a4 <UART_SetConfig+0x220>
 800647e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006482:	d802      	bhi.n	800648a <UART_SetConfig+0x206>
 8006484:	2b00      	cmp	r3, #0
 8006486:	d007      	beq.n	8006498 <UART_SetConfig+0x214>
 8006488:	e012      	b.n	80064b0 <UART_SetConfig+0x22c>
 800648a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800648e:	d006      	beq.n	800649e <UART_SetConfig+0x21a>
 8006490:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006494:	d009      	beq.n	80064aa <UART_SetConfig+0x226>
 8006496:	e00b      	b.n	80064b0 <UART_SetConfig+0x22c>
 8006498:	2300      	movs	r3, #0
 800649a:	76fb      	strb	r3, [r7, #27]
 800649c:	e038      	b.n	8006510 <UART_SetConfig+0x28c>
 800649e:	2302      	movs	r3, #2
 80064a0:	76fb      	strb	r3, [r7, #27]
 80064a2:	e035      	b.n	8006510 <UART_SetConfig+0x28c>
 80064a4:	2304      	movs	r3, #4
 80064a6:	76fb      	strb	r3, [r7, #27]
 80064a8:	e032      	b.n	8006510 <UART_SetConfig+0x28c>
 80064aa:	2308      	movs	r3, #8
 80064ac:	76fb      	strb	r3, [r7, #27]
 80064ae:	e02f      	b.n	8006510 <UART_SetConfig+0x28c>
 80064b0:	2310      	movs	r3, #16
 80064b2:	76fb      	strb	r3, [r7, #27]
 80064b4:	bf00      	nop
 80064b6:	e02b      	b.n	8006510 <UART_SetConfig+0x28c>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a2c      	ldr	r2, [pc, #176]	; (8006570 <UART_SetConfig+0x2ec>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d124      	bne.n	800650c <UART_SetConfig+0x288>
 80064c2:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <UART_SetConfig+0x2f4>)
 80064c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80064cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d0:	d012      	beq.n	80064f8 <UART_SetConfig+0x274>
 80064d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d6:	d802      	bhi.n	80064de <UART_SetConfig+0x25a>
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d007      	beq.n	80064ec <UART_SetConfig+0x268>
 80064dc:	e012      	b.n	8006504 <UART_SetConfig+0x280>
 80064de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064e2:	d006      	beq.n	80064f2 <UART_SetConfig+0x26e>
 80064e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80064e8:	d009      	beq.n	80064fe <UART_SetConfig+0x27a>
 80064ea:	e00b      	b.n	8006504 <UART_SetConfig+0x280>
 80064ec:	2300      	movs	r3, #0
 80064ee:	76fb      	strb	r3, [r7, #27]
 80064f0:	e00e      	b.n	8006510 <UART_SetConfig+0x28c>
 80064f2:	2302      	movs	r3, #2
 80064f4:	76fb      	strb	r3, [r7, #27]
 80064f6:	e00b      	b.n	8006510 <UART_SetConfig+0x28c>
 80064f8:	2304      	movs	r3, #4
 80064fa:	76fb      	strb	r3, [r7, #27]
 80064fc:	e008      	b.n	8006510 <UART_SetConfig+0x28c>
 80064fe:	2308      	movs	r3, #8
 8006500:	76fb      	strb	r3, [r7, #27]
 8006502:	e005      	b.n	8006510 <UART_SetConfig+0x28c>
 8006504:	2310      	movs	r3, #16
 8006506:	76fb      	strb	r3, [r7, #27]
 8006508:	bf00      	nop
 800650a:	e001      	b.n	8006510 <UART_SetConfig+0x28c>
 800650c:	2310      	movs	r3, #16
 800650e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a16      	ldr	r2, [pc, #88]	; (8006570 <UART_SetConfig+0x2ec>)
 8006516:	4293      	cmp	r3, r2
 8006518:	f040 80fa 	bne.w	8006710 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800651c:	7efb      	ldrb	r3, [r7, #27]
 800651e:	2b08      	cmp	r3, #8
 8006520:	d836      	bhi.n	8006590 <UART_SetConfig+0x30c>
 8006522:	a201      	add	r2, pc, #4	; (adr r2, 8006528 <UART_SetConfig+0x2a4>)
 8006524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006528:	0800654d 	.word	0x0800654d
 800652c:	08006591 	.word	0x08006591
 8006530:	08006555 	.word	0x08006555
 8006534:	08006591 	.word	0x08006591
 8006538:	0800655b 	.word	0x0800655b
 800653c:	08006591 	.word	0x08006591
 8006540:	08006591 	.word	0x08006591
 8006544:	08006591 	.word	0x08006591
 8006548:	08006563 	.word	0x08006563
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800654c:	f7fe fd50 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
 8006550:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006552:	e020      	b.n	8006596 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8006554:	4b0d      	ldr	r3, [pc, #52]	; (800658c <UART_SetConfig+0x308>)
 8006556:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006558:	e01d      	b.n	8006596 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800655a:	f7fe fcb3 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 800655e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006560:	e019      	b.n	8006596 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8006562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006566:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006568:	e015      	b.n	8006596 <UART_SetConfig+0x312>
 800656a:	bf00      	nop
 800656c:	efff69f3 	.word	0xefff69f3
 8006570:	40008000 	.word	0x40008000
 8006574:	40013800 	.word	0x40013800
 8006578:	40021000 	.word	0x40021000
 800657c:	40004400 	.word	0x40004400
 8006580:	40004800 	.word	0x40004800
 8006584:	40004c00 	.word	0x40004c00
 8006588:	40005000 	.word	0x40005000
 800658c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	74fb      	strb	r3, [r7, #19]
        break;
 8006594:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 81ac 	beq.w	80068f6 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	4613      	mov	r3, r2
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	4413      	add	r3, r2
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d305      	bcc.n	80065ba <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d902      	bls.n	80065c0 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	74fb      	strb	r3, [r7, #19]
 80065be:	e19a      	b.n	80068f6 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80065c0:	7efb      	ldrb	r3, [r7, #27]
 80065c2:	2b08      	cmp	r3, #8
 80065c4:	f200 8091 	bhi.w	80066ea <UART_SetConfig+0x466>
 80065c8:	a201      	add	r2, pc, #4	; (adr r2, 80065d0 <UART_SetConfig+0x34c>)
 80065ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ce:	bf00      	nop
 80065d0:	080065f5 	.word	0x080065f5
 80065d4:	080066eb 	.word	0x080066eb
 80065d8:	08006641 	.word	0x08006641
 80065dc:	080066eb 	.word	0x080066eb
 80065e0:	08006675 	.word	0x08006675
 80065e4:	080066eb 	.word	0x080066eb
 80065e8:	080066eb 	.word	0x080066eb
 80065ec:	080066eb 	.word	0x080066eb
 80065f0:	080066c1 	.word	0x080066c1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80065f4:	f7fe fcfc 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
 80065f8:	4603      	mov	r3, r0
 80065fa:	4619      	mov	r1, r3
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	f04f 0400 	mov.w	r4, #0
 8006608:	0214      	lsls	r4, r2, #8
 800660a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800660e:	020b      	lsls	r3, r1, #8
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	6852      	ldr	r2, [r2, #4]
 8006614:	0852      	lsrs	r2, r2, #1
 8006616:	4611      	mov	r1, r2
 8006618:	f04f 0200 	mov.w	r2, #0
 800661c:	eb13 0b01 	adds.w	fp, r3, r1
 8006620:	eb44 0c02 	adc.w	ip, r4, r2
 8006624:	4658      	mov	r0, fp
 8006626:	4661      	mov	r1, ip
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	f04f 0400 	mov.w	r4, #0
 8006630:	461a      	mov	r2, r3
 8006632:	4623      	mov	r3, r4
 8006634:	f7fa fb00 	bl	8000c38 <__aeabi_uldivmod>
 8006638:	4603      	mov	r3, r0
 800663a:	460c      	mov	r4, r1
 800663c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800663e:	e057      	b.n	80066f0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	085b      	lsrs	r3, r3, #1
 8006646:	f04f 0400 	mov.w	r4, #0
 800664a:	49b1      	ldr	r1, [pc, #708]	; (8006910 <UART_SetConfig+0x68c>)
 800664c:	f04f 0200 	mov.w	r2, #0
 8006650:	eb13 0b01 	adds.w	fp, r3, r1
 8006654:	eb44 0c02 	adc.w	ip, r4, r2
 8006658:	4658      	mov	r0, fp
 800665a:	4661      	mov	r1, ip
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f04f 0400 	mov.w	r4, #0
 8006664:	461a      	mov	r2, r3
 8006666:	4623      	mov	r3, r4
 8006668:	f7fa fae6 	bl	8000c38 <__aeabi_uldivmod>
 800666c:	4603      	mov	r3, r0
 800666e:	460c      	mov	r4, r1
 8006670:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006672:	e03d      	b.n	80066f0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006674:	f7fe fc26 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 8006678:	4603      	mov	r3, r0
 800667a:	4619      	mov	r1, r3
 800667c:	f04f 0200 	mov.w	r2, #0
 8006680:	f04f 0300 	mov.w	r3, #0
 8006684:	f04f 0400 	mov.w	r4, #0
 8006688:	0214      	lsls	r4, r2, #8
 800668a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800668e:	020b      	lsls	r3, r1, #8
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6852      	ldr	r2, [r2, #4]
 8006694:	0852      	lsrs	r2, r2, #1
 8006696:	4611      	mov	r1, r2
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	eb13 0b01 	adds.w	fp, r3, r1
 80066a0:	eb44 0c02 	adc.w	ip, r4, r2
 80066a4:	4658      	mov	r0, fp
 80066a6:	4661      	mov	r1, ip
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f04f 0400 	mov.w	r4, #0
 80066b0:	461a      	mov	r2, r3
 80066b2:	4623      	mov	r3, r4
 80066b4:	f7fa fac0 	bl	8000c38 <__aeabi_uldivmod>
 80066b8:	4603      	mov	r3, r0
 80066ba:	460c      	mov	r4, r1
 80066bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80066be:	e017      	b.n	80066f0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	085b      	lsrs	r3, r3, #1
 80066c6:	f04f 0400 	mov.w	r4, #0
 80066ca:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80066ce:	f144 0100 	adc.w	r1, r4, #0
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	f04f 0400 	mov.w	r4, #0
 80066da:	461a      	mov	r2, r3
 80066dc:	4623      	mov	r3, r4
 80066de:	f7fa faab 	bl	8000c38 <__aeabi_uldivmod>
 80066e2:	4603      	mov	r3, r0
 80066e4:	460c      	mov	r4, r1
 80066e6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80066e8:	e002      	b.n	80066f0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	74fb      	strb	r3, [r7, #19]
            break;
 80066ee:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066f6:	d308      	bcc.n	800670a <UART_SetConfig+0x486>
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066fe:	d204      	bcs.n	800670a <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	60da      	str	r2, [r3, #12]
 8006708:	e0f5      	b.n	80068f6 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	74fb      	strb	r3, [r7, #19]
 800670e:	e0f2      	b.n	80068f6 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	69db      	ldr	r3, [r3, #28]
 8006714:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006718:	d17f      	bne.n	800681a <UART_SetConfig+0x596>
  {
    switch (clocksource)
 800671a:	7efb      	ldrb	r3, [r7, #27]
 800671c:	2b08      	cmp	r3, #8
 800671e:	d85c      	bhi.n	80067da <UART_SetConfig+0x556>
 8006720:	a201      	add	r2, pc, #4	; (adr r2, 8006728 <UART_SetConfig+0x4a4>)
 8006722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006726:	bf00      	nop
 8006728:	0800674d 	.word	0x0800674d
 800672c:	0800676b 	.word	0x0800676b
 8006730:	08006789 	.word	0x08006789
 8006734:	080067db 	.word	0x080067db
 8006738:	080067a5 	.word	0x080067a5
 800673c:	080067db 	.word	0x080067db
 8006740:	080067db 	.word	0x080067db
 8006744:	080067db 	.word	0x080067db
 8006748:	080067c3 	.word	0x080067c3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800674c:	f7fe fc50 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
 8006750:	4603      	mov	r3, r0
 8006752:	005a      	lsls	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	085b      	lsrs	r3, r3, #1
 800675a:	441a      	add	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	fbb2 f3f3 	udiv	r3, r2, r3
 8006764:	b29b      	uxth	r3, r3
 8006766:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006768:	e03a      	b.n	80067e0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800676a:	f7fe fc57 	bl	800501c <HAL_RCC_GetPCLK2Freq>
 800676e:	4603      	mov	r3, r0
 8006770:	005a      	lsls	r2, r3, #1
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	085b      	lsrs	r3, r3, #1
 8006778:	441a      	add	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006782:	b29b      	uxth	r3, r3
 8006784:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006786:	e02b      	b.n	80067e0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	085b      	lsrs	r3, r3, #1
 800678e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8006792:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	6852      	ldr	r2, [r2, #4]
 800679a:	fbb3 f3f2 	udiv	r3, r3, r2
 800679e:	b29b      	uxth	r3, r3
 80067a0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80067a2:	e01d      	b.n	80067e0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80067a4:	f7fe fb8e 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 80067a8:	4603      	mov	r3, r0
 80067aa:	005a      	lsls	r2, r3, #1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	085b      	lsrs	r3, r3, #1
 80067b2:	441a      	add	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067bc:	b29b      	uxth	r3, r3
 80067be:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80067c0:	e00e      	b.n	80067e0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	085b      	lsrs	r3, r3, #1
 80067c8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80067d8:	e002      	b.n	80067e0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	74fb      	strb	r3, [r7, #19]
        break;
 80067de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	2b0f      	cmp	r3, #15
 80067e4:	d916      	bls.n	8006814 <UART_SetConfig+0x590>
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067ec:	d212      	bcs.n	8006814 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	f023 030f 	bic.w	r3, r3, #15
 80067f6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	085b      	lsrs	r3, r3, #1
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	f003 0307 	and.w	r3, r3, #7
 8006802:	b29a      	uxth	r2, r3
 8006804:	897b      	ldrh	r3, [r7, #10]
 8006806:	4313      	orrs	r3, r2
 8006808:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	897a      	ldrh	r2, [r7, #10]
 8006810:	60da      	str	r2, [r3, #12]
 8006812:	e070      	b.n	80068f6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	74fb      	strb	r3, [r7, #19]
 8006818:	e06d      	b.n	80068f6 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 800681a:	7efb      	ldrb	r3, [r7, #27]
 800681c:	2b08      	cmp	r3, #8
 800681e:	d859      	bhi.n	80068d4 <UART_SetConfig+0x650>
 8006820:	a201      	add	r2, pc, #4	; (adr r2, 8006828 <UART_SetConfig+0x5a4>)
 8006822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006826:	bf00      	nop
 8006828:	0800684d 	.word	0x0800684d
 800682c:	08006869 	.word	0x08006869
 8006830:	08006885 	.word	0x08006885
 8006834:	080068d5 	.word	0x080068d5
 8006838:	080068a1 	.word	0x080068a1
 800683c:	080068d5 	.word	0x080068d5
 8006840:	080068d5 	.word	0x080068d5
 8006844:	080068d5 	.word	0x080068d5
 8006848:	080068bd 	.word	0x080068bd
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800684c:	f7fe fbd0 	bl	8004ff0 <HAL_RCC_GetPCLK1Freq>
 8006850:	4602      	mov	r2, r0
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	085b      	lsrs	r3, r3, #1
 8006858:	441a      	add	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006862:	b29b      	uxth	r3, r3
 8006864:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006866:	e038      	b.n	80068da <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006868:	f7fe fbd8 	bl	800501c <HAL_RCC_GetPCLK2Freq>
 800686c:	4602      	mov	r2, r0
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	085b      	lsrs	r3, r3, #1
 8006874:	441a      	add	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	fbb2 f3f3 	udiv	r3, r2, r3
 800687e:	b29b      	uxth	r3, r3
 8006880:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006882:	e02a      	b.n	80068da <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	085b      	lsrs	r3, r3, #1
 800688a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800688e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	6852      	ldr	r2, [r2, #4]
 8006896:	fbb3 f3f2 	udiv	r3, r3, r2
 800689a:	b29b      	uxth	r3, r3
 800689c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800689e:	e01c      	b.n	80068da <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80068a0:	f7fe fb10 	bl	8004ec4 <HAL_RCC_GetSysClockFreq>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	085b      	lsrs	r3, r3, #1
 80068ac:	441a      	add	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80068ba:	e00e      	b.n	80068da <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	085b      	lsrs	r3, r3, #1
 80068c2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80068d2:	e002      	b.n	80068da <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	74fb      	strb	r3, [r7, #19]
        break;
 80068d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b0f      	cmp	r3, #15
 80068de:	d908      	bls.n	80068f2 <UART_SetConfig+0x66e>
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068e6:	d204      	bcs.n	80068f2 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	60da      	str	r2, [r3, #12]
 80068f0:	e001      	b.n	80068f6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006902:	7cfb      	ldrb	r3, [r7, #19]
}
 8006904:	4618      	mov	r0, r3
 8006906:	3720      	adds	r7, #32
 8006908:	46bd      	mov	sp, r7
 800690a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800690e:	bf00      	nop
 8006910:	f4240000 	.word	0xf4240000

08006914 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00a      	beq.n	800693e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006964:	f003 0304 	and.w	r3, r3, #4
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006986:	f003 0308 	and.w	r3, r3, #8
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00a      	beq.n	80069c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ca:	f003 0320 	and.w	r3, r3, #32
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	430a      	orrs	r2, r1
 80069e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d01a      	beq.n	8006a2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a12:	d10a      	bne.n	8006a2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	605a      	str	r2, [r3, #4]
  }
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af02      	add	r7, sp, #8
 8006a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006a66:	f7fc f869 	bl	8002b3c <HAL_GetTick>
 8006a6a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0308 	and.w	r3, r3, #8
 8006a76:	2b08      	cmp	r3, #8
 8006a78:	d10e      	bne.n	8006a98 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a7a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f82a 	bl	8006ae2 <UART_WaitOnFlagUntilTimeout>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d001      	beq.n	8006a98 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e020      	b.n	8006ada <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0304 	and.w	r3, r3, #4
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	d10e      	bne.n	8006ac4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aa6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f814 	bl	8006ae2 <UART_WaitOnFlagUntilTimeout>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e00a      	b.n	8006ada <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2220      	movs	r2, #32
 8006ace:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b084      	sub	sp, #16
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	60f8      	str	r0, [r7, #12]
 8006aea:	60b9      	str	r1, [r7, #8]
 8006aec:	603b      	str	r3, [r7, #0]
 8006aee:	4613      	mov	r3, r2
 8006af0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006af2:	e02a      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afa:	d026      	beq.n	8006b4a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006afc:	f7fc f81e 	bl	8002b3c <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	69ba      	ldr	r2, [r7, #24]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d302      	bcc.n	8006b12 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d11b      	bne.n	8006b4a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006b20:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	689a      	ldr	r2, [r3, #8]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0201 	bic.w	r2, r2, #1
 8006b30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2220      	movs	r2, #32
 8006b36:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e00f      	b.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	69da      	ldr	r2, [r3, #28]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	4013      	ands	r3, r2
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	bf0c      	ite	eq
 8006b5a:	2301      	moveq	r3, #1
 8006b5c:	2300      	movne	r3, #0
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	79fb      	ldrb	r3, [r7, #7]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d0c5      	beq.n	8006af4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b72:	b084      	sub	sp, #16
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	f107 001c 	add.w	r0, r7, #28
 8006b80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d122      	bne.n	8006bd0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006b9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d105      	bne.n	8006bc4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fa1d 	bl	8007004 <USB_CoreReset>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	73fb      	strb	r3, [r7, #15]
 8006bce:	e01a      	b.n	8006c06 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 fa11 	bl	8007004 <USB_CoreReset>
 8006be2:	4603      	mov	r3, r0
 8006be4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d106      	bne.n	8006bfa <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	639a      	str	r2, [r3, #56]	; 0x38
 8006bf8:	e005      	b.n	8006c06 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c12:	b004      	add	sp, #16
 8006c14:	4770      	bx	lr

08006c16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c16:	b480      	push	{r7}
 8006c18:	b083      	sub	sp, #12
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f023 0201 	bic.w	r2, r3, #1
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	460b      	mov	r3, r1
 8006c42:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d106      	bne.n	8006c64 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	60da      	str	r2, [r3, #12]
 8006c62:	e00b      	b.n	8006c7c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c64:	78fb      	ldrb	r3, [r7, #3]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d106      	bne.n	8006c78 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	60da      	str	r2, [r3, #12]
 8006c76:	e001      	b.n	8006c7c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e003      	b.n	8006c84 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006c7c:	2032      	movs	r0, #50	; 0x32
 8006c7e:	f7fb ff69 	bl	8002b54 <HAL_Delay>

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3708      	adds	r7, #8
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b086      	sub	sp, #24
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006c9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	e009      	b.n	8006cc0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	3340      	adds	r3, #64	; 0x40
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4413      	add	r3, r2
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	613b      	str	r3, [r7, #16]
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	2b0e      	cmp	r3, #14
 8006cc4:	d9f2      	bls.n	8006cac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d112      	bne.n	8006cf2 <USB_DevInit+0x66>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	601a      	str	r2, [r3, #0]
 8006cf0:	e005      	b.n	8006cfe <USB_DevInit+0x72>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006d04:	461a      	mov	r2, r3
 8006d06:	2300      	movs	r3, #0
 8006d08:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d10:	4619      	mov	r1, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d18:	461a      	mov	r2, r3
 8006d1a:	680b      	ldr	r3, [r1, #0]
 8006d1c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d1e:	2103      	movs	r1, #3
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f93d 	bl	8006fa0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d26:	2110      	movs	r1, #16
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 f8f1 	bl	8006f10 <USB_FlushTxFifo>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 f90f 	bl	8006f5c <USB_FlushRxFifo>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d4e:	461a      	mov	r2, r3
 8006d50:	2300      	movs	r3, #0
 8006d52:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d66:	461a      	mov	r2, r3
 8006d68:	2300      	movs	r3, #0
 8006d6a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	613b      	str	r3, [r7, #16]
 8006d70:	e043      	b.n	8006dfa <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d88:	d118      	bne.n	8006dbc <USB_DevInit+0x130>
    {
      if (i == 0U)
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d10a      	bne.n	8006da6 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006da2:	6013      	str	r3, [r2, #0]
 8006da4:	e013      	b.n	8006dce <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006db2:	461a      	mov	r2, r3
 8006db4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	e008      	b.n	8006dce <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	015a      	lsls	r2, r3, #5
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc8:	461a      	mov	r2, r3
 8006dca:	2300      	movs	r3, #0
 8006dcc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	015a      	lsls	r2, r3, #5
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dda:	461a      	mov	r2, r3
 8006ddc:	2300      	movs	r3, #0
 8006dde:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	015a      	lsls	r2, r3, #5
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4413      	add	r3, r2
 8006de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dec:	461a      	mov	r2, r3
 8006dee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006df2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	3301      	adds	r3, #1
 8006df8:	613b      	str	r3, [r7, #16]
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d3b7      	bcc.n	8006d72 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e02:	2300      	movs	r3, #0
 8006e04:	613b      	str	r3, [r7, #16]
 8006e06:	e043      	b.n	8006e90 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e1e:	d118      	bne.n	8006e52 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10a      	bne.n	8006e3c <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e32:	461a      	mov	r2, r3
 8006e34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	e013      	b.n	8006e64 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	015a      	lsls	r2, r3, #5
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4413      	add	r3, r2
 8006e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e48:	461a      	mov	r2, r3
 8006e4a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e4e:	6013      	str	r3, [r2, #0]
 8006e50:	e008      	b.n	8006e64 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	015a      	lsls	r2, r3, #5
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	4413      	add	r3, r2
 8006e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e5e:	461a      	mov	r2, r3
 8006e60:	2300      	movs	r3, #0
 8006e62:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e70:	461a      	mov	r2, r3
 8006e72:	2300      	movs	r3, #0
 8006e74:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e82:	461a      	mov	r2, r3
 8006e84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	613b      	str	r3, [r7, #16]
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d3b7      	bcc.n	8006e08 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ea6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eaa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006eb8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	f043 0210 	orr.w	r2, r3, #16
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	699a      	ldr	r2, [r3, #24]
 8006eca:	4b10      	ldr	r3, [pc, #64]	; (8006f0c <USB_DevInit+0x280>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d005      	beq.n	8006ee4 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	f043 0208 	orr.w	r2, r3, #8
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ee4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d107      	bne.n	8006efa <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ef2:	f043 0304 	orr.w	r3, r3, #4
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3718      	adds	r7, #24
 8006f00:	46bd      	mov	sp, r7
 8006f02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f06:	b004      	add	sp, #16
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	803c3800 	.word	0x803c3800

08006f10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	019b      	lsls	r3, r3, #6
 8006f22:	f043 0220 	orr.w	r2, r3, #32
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	4a09      	ldr	r2, [pc, #36]	; (8006f58 <USB_FlushTxFifo+0x48>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d901      	bls.n	8006f3c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e006      	b.n	8006f4a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b20      	cmp	r3, #32
 8006f46:	d0f0      	beq.n	8006f2a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	00030d40 	.word	0x00030d40

08006f5c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2210      	movs	r2, #16
 8006f6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3301      	adds	r3, #1
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	4a09      	ldr	r2, [pc, #36]	; (8006f9c <USB_FlushRxFifo+0x40>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d901      	bls.n	8006f80 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e006      	b.n	8006f8e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	2b10      	cmp	r3, #16
 8006f8a:	d0f0      	beq.n	8006f6e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3714      	adds	r7, #20
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	00030d40 	.word	0x00030d40

08006fa0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	460b      	mov	r3, r1
 8006faa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	78fb      	ldrb	r3, [r7, #3]
 8006fba:	68f9      	ldr	r1, [r7, #12]
 8006fbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3714      	adds	r7, #20
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fec:	f043 0302 	orr.w	r3, r3, #2
 8006ff0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8006ff2:	2003      	movs	r0, #3
 8006ff4:	f7fb fdae 	bl	8002b54 <HAL_Delay>

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
	...

08007004 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	3301      	adds	r3, #1
 8007014:	60fb      	str	r3, [r7, #12]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	4a13      	ldr	r2, [pc, #76]	; (8007068 <USB_CoreReset+0x64>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d901      	bls.n	8007022 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e01b      	b.n	800705a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	daf2      	bge.n	8007010 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800702a:	2300      	movs	r3, #0
 800702c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	f043 0201 	orr.w	r2, r3, #1
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	3301      	adds	r3, #1
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	4a09      	ldr	r2, [pc, #36]	; (8007068 <USB_CoreReset+0x64>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d901      	bls.n	800704c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e006      	b.n	800705a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b01      	cmp	r3, #1
 8007056:	d0f0      	beq.n	800703a <USB_CoreReset+0x36>

  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	00030d40 	.word	0x00030d40

0800706c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007072:	f3ef 8305 	mrs	r3, IPSR
 8007076:	60bb      	str	r3, [r7, #8]
  return(result);
 8007078:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800707a:	2b00      	cmp	r3, #0
 800707c:	d10f      	bne.n	800709e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800707e:	f3ef 8310 	mrs	r3, PRIMASK
 8007082:	607b      	str	r3, [r7, #4]
  return(result);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d109      	bne.n	800709e <osKernelInitialize+0x32>
 800708a:	4b11      	ldr	r3, [pc, #68]	; (80070d0 <osKernelInitialize+0x64>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b02      	cmp	r3, #2
 8007090:	d109      	bne.n	80070a6 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007092:	f3ef 8311 	mrs	r3, BASEPRI
 8007096:	603b      	str	r3, [r7, #0]
  return(result);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800709e:	f06f 0305 	mvn.w	r3, #5
 80070a2:	60fb      	str	r3, [r7, #12]
 80070a4:	e00c      	b.n	80070c0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80070a6:	4b0a      	ldr	r3, [pc, #40]	; (80070d0 <osKernelInitialize+0x64>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d105      	bne.n	80070ba <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80070ae:	4b08      	ldr	r3, [pc, #32]	; (80070d0 <osKernelInitialize+0x64>)
 80070b0:	2201      	movs	r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80070b4:	2300      	movs	r3, #0
 80070b6:	60fb      	str	r3, [r7, #12]
 80070b8:	e002      	b.n	80070c0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80070ba:	f04f 33ff 	mov.w	r3, #4294967295
 80070be:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80070c0:	68fb      	ldr	r3, [r7, #12]
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	200001ac 	.word	0x200001ac

080070d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b084      	sub	sp, #16
 80070d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070da:	f3ef 8305 	mrs	r3, IPSR
 80070de:	60bb      	str	r3, [r7, #8]
  return(result);
 80070e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d10f      	bne.n	8007106 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e6:	f3ef 8310 	mrs	r3, PRIMASK
 80070ea:	607b      	str	r3, [r7, #4]
  return(result);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d109      	bne.n	8007106 <osKernelStart+0x32>
 80070f2:	4b11      	ldr	r3, [pc, #68]	; (8007138 <osKernelStart+0x64>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d109      	bne.n	800710e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80070fa:	f3ef 8311 	mrs	r3, BASEPRI
 80070fe:	603b      	str	r3, [r7, #0]
  return(result);
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d003      	beq.n	800710e <osKernelStart+0x3a>
    stat = osErrorISR;
 8007106:	f06f 0305 	mvn.w	r3, #5
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	e00e      	b.n	800712c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800710e:	4b0a      	ldr	r3, [pc, #40]	; (8007138 <osKernelStart+0x64>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d107      	bne.n	8007126 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8007116:	4b08      	ldr	r3, [pc, #32]	; (8007138 <osKernelStart+0x64>)
 8007118:	2202      	movs	r2, #2
 800711a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800711c:	f001 fdc4 	bl	8008ca8 <vTaskStartScheduler>
      stat = osOK;
 8007120:	2300      	movs	r3, #0
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	e002      	b.n	800712c <osKernelStart+0x58>
    } else {
      stat = osError;
 8007126:	f04f 33ff 	mov.w	r3, #4294967295
 800712a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800712c:	68fb      	ldr	r3, [r7, #12]
}
 800712e:	4618      	mov	r0, r3
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	200001ac 	.word	0x200001ac

0800713c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800713c:	b580      	push	{r7, lr}
 800713e:	b092      	sub	sp, #72	; 0x48
 8007140:	af04      	add	r7, sp, #16
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007148:	2300      	movs	r3, #0
 800714a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800714c:	f3ef 8305 	mrs	r3, IPSR
 8007150:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007152:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 8094 	bne.w	8007282 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800715a:	f3ef 8310 	mrs	r3, PRIMASK
 800715e:	623b      	str	r3, [r7, #32]
  return(result);
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f040 808d 	bne.w	8007282 <osThreadNew+0x146>
 8007168:	4b48      	ldr	r3, [pc, #288]	; (800728c <osThreadNew+0x150>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b02      	cmp	r3, #2
 800716e:	d106      	bne.n	800717e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007170:	f3ef 8311 	mrs	r3, BASEPRI
 8007174:	61fb      	str	r3, [r7, #28]
  return(result);
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	2b00      	cmp	r3, #0
 800717a:	f040 8082 	bne.w	8007282 <osThreadNew+0x146>
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d07e      	beq.n	8007282 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8007184:	2380      	movs	r3, #128	; 0x80
 8007186:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8007188:	2318      	movs	r3, #24
 800718a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800718c:	2300      	movs	r3, #0
 800718e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8007190:	f107 031b 	add.w	r3, r7, #27
 8007194:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8007196:	f04f 33ff 	mov.w	r3, #4294967295
 800719a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d045      	beq.n	800722e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d002      	beq.n	80071b0 <osThreadNew+0x74>
        name = attr->name;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d002      	beq.n	80071be <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80071be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d008      	beq.n	80071d6 <osThreadNew+0x9a>
 80071c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071c6:	2b38      	cmp	r3, #56	; 0x38
 80071c8:	d805      	bhi.n	80071d6 <osThreadNew+0x9a>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <osThreadNew+0x9e>
        return (NULL);
 80071d6:	2300      	movs	r3, #0
 80071d8:	e054      	b.n	8007284 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	089b      	lsrs	r3, r3, #2
 80071e8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00e      	beq.n	8007210 <osThreadNew+0xd4>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	2b5b      	cmp	r3, #91	; 0x5b
 80071f8:	d90a      	bls.n	8007210 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d006      	beq.n	8007210 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <osThreadNew+0xd4>
        mem = 1;
 800720a:	2301      	movs	r3, #1
 800720c:	62bb      	str	r3, [r7, #40]	; 0x28
 800720e:	e010      	b.n	8007232 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10c      	bne.n	8007232 <osThreadNew+0xf6>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d108      	bne.n	8007232 <osThreadNew+0xf6>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d104      	bne.n	8007232 <osThreadNew+0xf6>
          mem = 0;
 8007228:	2300      	movs	r3, #0
 800722a:	62bb      	str	r3, [r7, #40]	; 0x28
 800722c:	e001      	b.n	8007232 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8007232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007234:	2b01      	cmp	r3, #1
 8007236:	d110      	bne.n	800725a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007240:	9202      	str	r2, [sp, #8]
 8007242:	9301      	str	r3, [sp, #4]
 8007244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800724c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f001 fb62 	bl	8008918 <xTaskCreateStatic>
 8007254:	4603      	mov	r3, r0
 8007256:	617b      	str	r3, [r7, #20]
 8007258:	e013      	b.n	8007282 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800725a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725c:	2b00      	cmp	r3, #0
 800725e:	d110      	bne.n	8007282 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007262:	b29a      	uxth	r2, r3
 8007264:	f107 0314 	add.w	r3, r7, #20
 8007268:	9301      	str	r3, [sp, #4]
 800726a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f001 fba9 	bl	80089ca <xTaskCreate>
 8007278:	4603      	mov	r3, r0
 800727a:	2b01      	cmp	r3, #1
 800727c:	d001      	beq.n	8007282 <osThreadNew+0x146>
          hTask = NULL;
 800727e:	2300      	movs	r3, #0
 8007280:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007282:	697b      	ldr	r3, [r7, #20]
}
 8007284:	4618      	mov	r0, r3
 8007286:	3738      	adds	r7, #56	; 0x38
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	200001ac 	.word	0x200001ac

08007290 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007298:	f3ef 8305 	mrs	r3, IPSR
 800729c:	613b      	str	r3, [r7, #16]
  return(result);
 800729e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10f      	bne.n	80072c4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072a4:	f3ef 8310 	mrs	r3, PRIMASK
 80072a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d109      	bne.n	80072c4 <osDelay+0x34>
 80072b0:	4b0d      	ldr	r3, [pc, #52]	; (80072e8 <osDelay+0x58>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d109      	bne.n	80072cc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80072b8:	f3ef 8311 	mrs	r3, BASEPRI
 80072bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <osDelay+0x3c>
    stat = osErrorISR;
 80072c4:	f06f 0305 	mvn.w	r3, #5
 80072c8:	617b      	str	r3, [r7, #20]
 80072ca:	e007      	b.n	80072dc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80072cc:	2300      	movs	r3, #0
 80072ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d002      	beq.n	80072dc <osDelay+0x4c>
      vTaskDelay(ticks);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f001 fcb2 	bl	8008c40 <vTaskDelay>
    }
  }

  return (stat);
 80072dc:	697b      	ldr	r3, [r7, #20]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	200001ac 	.word	0x200001ac

080072ec <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08a      	sub	sp, #40	; 0x28
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80072f4:	2300      	movs	r3, #0
 80072f6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072f8:	f3ef 8305 	mrs	r3, IPSR
 80072fc:	613b      	str	r3, [r7, #16]
  return(result);
 80072fe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8007300:	2b00      	cmp	r3, #0
 8007302:	f040 8085 	bne.w	8007410 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007306:	f3ef 8310 	mrs	r3, PRIMASK
 800730a:	60fb      	str	r3, [r7, #12]
  return(result);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d17e      	bne.n	8007410 <osMutexNew+0x124>
 8007312:	4b42      	ldr	r3, [pc, #264]	; (800741c <osMutexNew+0x130>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d105      	bne.n	8007326 <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800731a:	f3ef 8311 	mrs	r3, BASEPRI
 800731e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d174      	bne.n	8007410 <osMutexNew+0x124>
    if (attr != NULL) {
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <osMutexNew+0x48>
      type = attr->attr_bits;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	623b      	str	r3, [r7, #32]
 8007332:	e001      	b.n	8007338 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8007334:	2300      	movs	r3, #0
 8007336:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007338:	6a3b      	ldr	r3, [r7, #32]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b00      	cmp	r3, #0
 8007340:	d002      	beq.n	8007348 <osMutexNew+0x5c>
      rmtx = 1U;
 8007342:	2301      	movs	r3, #1
 8007344:	61fb      	str	r3, [r7, #28]
 8007346:	e001      	b.n	800734c <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8007348:	2300      	movs	r3, #0
 800734a:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	f003 0308 	and.w	r3, r3, #8
 8007352:	2b00      	cmp	r3, #0
 8007354:	d15c      	bne.n	8007410 <osMutexNew+0x124>
      mem = -1;
 8007356:	f04f 33ff 	mov.w	r3, #4294967295
 800735a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d015      	beq.n	800738e <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d006      	beq.n	8007378 <osMutexNew+0x8c>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	2b4f      	cmp	r3, #79	; 0x4f
 8007370:	d902      	bls.n	8007378 <osMutexNew+0x8c>
          mem = 1;
 8007372:	2301      	movs	r3, #1
 8007374:	61bb      	str	r3, [r7, #24]
 8007376:	e00c      	b.n	8007392 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d108      	bne.n	8007392 <osMutexNew+0xa6>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d104      	bne.n	8007392 <osMutexNew+0xa6>
            mem = 0;
 8007388:	2300      	movs	r3, #0
 800738a:	61bb      	str	r3, [r7, #24]
 800738c:	e001      	b.n	8007392 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800738e:	2300      	movs	r3, #0
 8007390:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d112      	bne.n	80073be <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d007      	beq.n	80073ae <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	4619      	mov	r1, r3
 80073a4:	2004      	movs	r0, #4
 80073a6:	f000 fbeb 	bl	8007b80 <xQueueCreateMutexStatic>
 80073aa:	6278      	str	r0, [r7, #36]	; 0x24
 80073ac:	e016      	b.n	80073dc <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	4619      	mov	r1, r3
 80073b4:	2001      	movs	r0, #1
 80073b6:	f000 fbe3 	bl	8007b80 <xQueueCreateMutexStatic>
 80073ba:	6278      	str	r0, [r7, #36]	; 0x24
 80073bc:	e00e      	b.n	80073dc <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d004      	beq.n	80073d4 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80073ca:	2004      	movs	r0, #4
 80073cc:	f000 fbc0 	bl	8007b50 <xQueueCreateMutex>
 80073d0:	6278      	str	r0, [r7, #36]	; 0x24
 80073d2:	e003      	b.n	80073dc <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80073d4:	2001      	movs	r0, #1
 80073d6:	f000 fbbb 	bl	8007b50 <xQueueCreateMutex>
 80073da:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80073dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00c      	beq.n	80073fc <osMutexNew+0x110>
        if (attr != NULL) {
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d003      	beq.n	80073f0 <osMutexNew+0x104>
          name = attr->name;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	e001      	b.n	80073f4 <osMutexNew+0x108>
        } else {
          name = NULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80073f4:	6979      	ldr	r1, [r7, #20]
 80073f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073f8:	f001 fa08 	bl	800880c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80073fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d006      	beq.n	8007410 <osMutexNew+0x124>
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d003      	beq.n	8007410 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740a:	f043 0301 	orr.w	r3, r3, #1
 800740e:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007412:	4618      	mov	r0, r3
 8007414:	3728      	adds	r7, #40	; 0x28
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	200001ac 	.word	0x200001ac

08007420 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007420:	b580      	push	{r7, lr}
 8007422:	b08c      	sub	sp, #48	; 0x30
 8007424:	af02      	add	r7, sp, #8
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800742c:	2300      	movs	r3, #0
 800742e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007430:	f3ef 8305 	mrs	r3, IPSR
 8007434:	61bb      	str	r3, [r7, #24]
  return(result);
 8007436:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007438:	2b00      	cmp	r3, #0
 800743a:	f040 8088 	bne.w	800754e <osSemaphoreNew+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800743e:	f3ef 8310 	mrs	r3, PRIMASK
 8007442:	617b      	str	r3, [r7, #20]
  return(result);
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	2b00      	cmp	r3, #0
 8007448:	f040 8081 	bne.w	800754e <osSemaphoreNew+0x12e>
 800744c:	4b42      	ldr	r3, [pc, #264]	; (8007558 <osSemaphoreNew+0x138>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b02      	cmp	r3, #2
 8007452:	d105      	bne.n	8007460 <osSemaphoreNew+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007454:	f3ef 8311 	mrs	r3, BASEPRI
 8007458:	613b      	str	r3, [r7, #16]
  return(result);
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d176      	bne.n	800754e <osSemaphoreNew+0x12e>
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d073      	beq.n	800754e <osSemaphoreNew+0x12e>
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	429a      	cmp	r2, r3
 800746c:	d86f      	bhi.n	800754e <osSemaphoreNew+0x12e>
    mem = -1;
 800746e:	f04f 33ff 	mov.w	r3, #4294967295
 8007472:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d015      	beq.n	80074a6 <osSemaphoreNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d006      	beq.n	8007490 <osSemaphoreNew+0x70>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	2b4f      	cmp	r3, #79	; 0x4f
 8007488:	d902      	bls.n	8007490 <osSemaphoreNew+0x70>
        mem = 1;
 800748a:	2301      	movs	r3, #1
 800748c:	623b      	str	r3, [r7, #32]
 800748e:	e00c      	b.n	80074aa <osSemaphoreNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d108      	bne.n	80074aa <osSemaphoreNew+0x8a>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d104      	bne.n	80074aa <osSemaphoreNew+0x8a>
          mem = 0;
 80074a0:	2300      	movs	r3, #0
 80074a2:	623b      	str	r3, [r7, #32]
 80074a4:	e001      	b.n	80074aa <osSemaphoreNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 80074a6:	2300      	movs	r3, #0
 80074a8:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b0:	d04d      	beq.n	800754e <osSemaphoreNew+0x12e>
      if (max_count == 1U) {
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d129      	bne.n	800750c <osSemaphoreNew+0xec>
        if (mem == 1) {
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d10b      	bne.n	80074d6 <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	689a      	ldr	r2, [r3, #8]
 80074c2:	2303      	movs	r3, #3
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	4613      	mov	r3, r2
 80074c8:	2200      	movs	r2, #0
 80074ca:	2100      	movs	r1, #0
 80074cc:	2001      	movs	r0, #1
 80074ce:	f000 fa53 	bl	8007978 <xQueueGenericCreateStatic>
 80074d2:	6278      	str	r0, [r7, #36]	; 0x24
 80074d4:	e005      	b.n	80074e2 <osSemaphoreNew+0xc2>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80074d6:	2203      	movs	r2, #3
 80074d8:	2100      	movs	r1, #0
 80074da:	2001      	movs	r0, #1
 80074dc:	f000 fabe 	bl	8007a5c <xQueueGenericCreate>
 80074e0:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80074e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d022      	beq.n	800752e <osSemaphoreNew+0x10e>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01f      	beq.n	800752e <osSemaphoreNew+0x10e>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80074ee:	2300      	movs	r3, #0
 80074f0:	2200      	movs	r2, #0
 80074f2:	2100      	movs	r1, #0
 80074f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80074f6:	f000 fbc5 	bl	8007c84 <xQueueGenericSend>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d016      	beq.n	800752e <osSemaphoreNew+0x10e>
            vSemaphoreDelete (hSemaphore);
 8007500:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007502:	f001 f838 	bl	8008576 <vQueueDelete>
            hSemaphore = NULL;
 8007506:	2300      	movs	r3, #0
 8007508:	627b      	str	r3, [r7, #36]	; 0x24
 800750a:	e010      	b.n	800752e <osSemaphoreNew+0x10e>
          }
        }
      }
      else {
        if (mem == 1) {
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d108      	bne.n	8007524 <osSemaphoreNew+0x104>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	461a      	mov	r2, r3
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f000 fb4b 	bl	8007bb6 <xQueueCreateCountingSemaphoreStatic>
 8007520:	6278      	str	r0, [r7, #36]	; 0x24
 8007522:	e004      	b.n	800752e <osSemaphoreNew+0x10e>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007524:	68b9      	ldr	r1, [r7, #8]
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 fb7a 	bl	8007c20 <xQueueCreateCountingSemaphore>
 800752c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00c      	beq.n	800754e <osSemaphoreNew+0x12e>
        if (attr != NULL) {
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <osSemaphoreNew+0x122>
          name = attr->name;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	61fb      	str	r3, [r7, #28]
 8007540:	e001      	b.n	8007546 <osSemaphoreNew+0x126>
        } else {
          name = NULL;
 8007542:	2300      	movs	r3, #0
 8007544:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007546:	69f9      	ldr	r1, [r7, #28]
 8007548:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800754a:	f001 f95f 	bl	800880c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800754e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007550:	4618      	mov	r0, r3
 8007552:	3728      	adds	r7, #40	; 0x28
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	200001ac 	.word	0x200001ac

0800755c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800755c:	b580      	push	{r7, lr}
 800755e:	b088      	sub	sp, #32
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800756a:	2300      	movs	r3, #0
 800756c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d103      	bne.n	800757c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007574:	f06f 0303 	mvn.w	r3, #3
 8007578:	61fb      	str	r3, [r7, #28]
 800757a:	e04b      	b.n	8007614 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800757c:	f3ef 8305 	mrs	r3, IPSR
 8007580:	617b      	str	r3, [r7, #20]
  return(result);
 8007582:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10f      	bne.n	80075a8 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007588:	f3ef 8310 	mrs	r3, PRIMASK
 800758c:	613b      	str	r3, [r7, #16]
  return(result);
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d109      	bne.n	80075a8 <osSemaphoreAcquire+0x4c>
 8007594:	4b22      	ldr	r3, [pc, #136]	; (8007620 <osSemaphoreAcquire+0xc4>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2b02      	cmp	r3, #2
 800759a:	d128      	bne.n	80075ee <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800759c:	f3ef 8311 	mrs	r3, BASEPRI
 80075a0:	60fb      	str	r3, [r7, #12]
  return(result);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d022      	beq.n	80075ee <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d003      	beq.n	80075b6 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80075ae:	f06f 0303 	mvn.w	r3, #3
 80075b2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80075b4:	e02d      	b.n	8007612 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80075b6:	2300      	movs	r3, #0
 80075b8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80075ba:	f107 0308 	add.w	r3, r7, #8
 80075be:	461a      	mov	r2, r3
 80075c0:	2100      	movs	r1, #0
 80075c2:	69b8      	ldr	r0, [r7, #24]
 80075c4:	f000 ff5a 	bl	800847c <xQueueReceiveFromISR>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d003      	beq.n	80075d6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80075ce:	f06f 0302 	mvn.w	r3, #2
 80075d2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80075d4:	e01d      	b.n	8007612 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d01a      	beq.n	8007612 <osSemaphoreAcquire+0xb6>
 80075dc:	4b11      	ldr	r3, [pc, #68]	; (8007624 <osSemaphoreAcquire+0xc8>)
 80075de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	f3bf 8f4f 	dsb	sy
 80075e8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80075ec:	e011      	b.n	8007612 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80075ee:	6839      	ldr	r1, [r7, #0]
 80075f0:	69b8      	ldr	r0, [r7, #24]
 80075f2:	f000 fe3b 	bl	800826c <xQueueSemaphoreTake>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d00b      	beq.n	8007614 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8007602:	f06f 0301 	mvn.w	r3, #1
 8007606:	61fb      	str	r3, [r7, #28]
 8007608:	e004      	b.n	8007614 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800760a:	f06f 0302 	mvn.w	r3, #2
 800760e:	61fb      	str	r3, [r7, #28]
 8007610:	e000      	b.n	8007614 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8007612:	bf00      	nop
      }
    }
  }

  return (stat);
 8007614:	69fb      	ldr	r3, [r7, #28]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3720      	adds	r7, #32
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	200001ac 	.word	0x200001ac
 8007624:	e000ed04 	.word	0xe000ed04

08007628 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007634:	2300      	movs	r3, #0
 8007636:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d103      	bne.n	8007646 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800763e:	f06f 0303 	mvn.w	r3, #3
 8007642:	61fb      	str	r3, [r7, #28]
 8007644:	e03e      	b.n	80076c4 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007646:	f3ef 8305 	mrs	r3, IPSR
 800764a:	617b      	str	r3, [r7, #20]
  return(result);
 800764c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10f      	bne.n	8007672 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007652:	f3ef 8310 	mrs	r3, PRIMASK
 8007656:	613b      	str	r3, [r7, #16]
  return(result);
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d109      	bne.n	8007672 <osSemaphoreRelease+0x4a>
 800765e:	4b1c      	ldr	r3, [pc, #112]	; (80076d0 <osSemaphoreRelease+0xa8>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b02      	cmp	r3, #2
 8007664:	d120      	bne.n	80076a8 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007666:	f3ef 8311 	mrs	r3, BASEPRI
 800766a:	60fb      	str	r3, [r7, #12]
  return(result);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d01a      	beq.n	80076a8 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8007672:	2300      	movs	r3, #0
 8007674:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007676:	f107 0308 	add.w	r3, r7, #8
 800767a:	4619      	mov	r1, r3
 800767c:	69b8      	ldr	r0, [r7, #24]
 800767e:	f000 fc8f 	bl	8007fa0 <xQueueGiveFromISR>
 8007682:	4603      	mov	r3, r0
 8007684:	2b01      	cmp	r3, #1
 8007686:	d003      	beq.n	8007690 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8007688:	f06f 0302 	mvn.w	r3, #2
 800768c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800768e:	e018      	b.n	80076c2 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d015      	beq.n	80076c2 <osSemaphoreRelease+0x9a>
 8007696:	4b0f      	ldr	r3, [pc, #60]	; (80076d4 <osSemaphoreRelease+0xac>)
 8007698:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800769c:	601a      	str	r2, [r3, #0]
 800769e:	f3bf 8f4f 	dsb	sy
 80076a2:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80076a6:	e00c      	b.n	80076c2 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80076a8:	2300      	movs	r3, #0
 80076aa:	2200      	movs	r2, #0
 80076ac:	2100      	movs	r1, #0
 80076ae:	69b8      	ldr	r0, [r7, #24]
 80076b0:	f000 fae8 	bl	8007c84 <xQueueGenericSend>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d004      	beq.n	80076c4 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80076ba:	f06f 0302 	mvn.w	r3, #2
 80076be:	61fb      	str	r3, [r7, #28]
 80076c0:	e000      	b.n	80076c4 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80076c2:	bf00      	nop
    }
  }

  return (stat);
 80076c4:	69fb      	ldr	r3, [r7, #28]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3720      	adds	r7, #32
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	200001ac 	.word	0x200001ac
 80076d4:	e000ed04 	.word	0xe000ed04

080076d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	4a07      	ldr	r2, [pc, #28]	; (8007704 <vApplicationGetIdleTaskMemory+0x2c>)
 80076e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	4a06      	ldr	r2, [pc, #24]	; (8007708 <vApplicationGetIdleTaskMemory+0x30>)
 80076ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2280      	movs	r2, #128	; 0x80
 80076f4:	601a      	str	r2, [r3, #0]
}
 80076f6:	bf00      	nop
 80076f8:	3714      	adds	r7, #20
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	200001b0 	.word	0x200001b0
 8007708:	2000020c 	.word	0x2000020c

0800770c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	4a07      	ldr	r2, [pc, #28]	; (8007738 <vApplicationGetTimerTaskMemory+0x2c>)
 800771c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	4a06      	ldr	r2, [pc, #24]	; (800773c <vApplicationGetTimerTaskMemory+0x30>)
 8007722:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f44f 7280 	mov.w	r2, #256	; 0x100
 800772a:	601a      	str	r2, [r3, #0]
}
 800772c:	bf00      	nop
 800772e:	3714      	adds	r7, #20
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	2000040c 	.word	0x2000040c
 800773c:	20000468 	.word	0x20000468

08007740 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f103 0208 	add.w	r2, r3, #8
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f04f 32ff 	mov.w	r2, #4294967295
 8007758:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f103 0208 	add.w	r2, r3, #8
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f103 0208 	add.w	r2, r3, #8
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800778e:	bf00      	nop
 8007790:	370c      	adds	r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr

0800779a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800779a:	b480      	push	{r7}
 800779c:	b085      	sub	sp, #20
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
 80077a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	68fa      	ldr	r2, [r7, #12]
 80077ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	601a      	str	r2, [r3, #0]
}
 80077d6:	bf00      	nop
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr

080077e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077e2:	b480      	push	{r7}
 80077e4:	b085      	sub	sp, #20
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
 80077ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f8:	d103      	bne.n	8007802 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	60fb      	str	r3, [r7, #12]
 8007800:	e00c      	b.n	800781c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	3308      	adds	r3, #8
 8007806:	60fb      	str	r3, [r7, #12]
 8007808:	e002      	b.n	8007810 <vListInsert+0x2e>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	60fb      	str	r3, [r7, #12]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	68ba      	ldr	r2, [r7, #8]
 8007818:	429a      	cmp	r2, r3
 800781a:	d2f6      	bcs.n	800780a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	601a      	str	r2, [r3, #0]
}
 8007848:	bf00      	nop
 800784a:	3714      	adds	r7, #20
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr

08007854 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6892      	ldr	r2, [r2, #8]
 800786a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6852      	ldr	r2, [r2, #4]
 8007874:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	429a      	cmp	r2, r3
 800787e:	d103      	bne.n	8007888 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	689a      	ldr	r2, [r3, #8]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	1e5a      	subs	r2, r3, #1
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d109      	bne.n	80078d0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	60bb      	str	r3, [r7, #8]
 80078ce:	e7fe      	b.n	80078ce <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80078d0:	f002 fc44 	bl	800a15c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078dc:	68f9      	ldr	r1, [r7, #12]
 80078de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80078e0:	fb01 f303 	mul.w	r3, r1, r3
 80078e4:	441a      	add	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007900:	3b01      	subs	r3, #1
 8007902:	68f9      	ldr	r1, [r7, #12]
 8007904:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007906:	fb01 f303 	mul.w	r3, r1, r3
 800790a:	441a      	add	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	22ff      	movs	r2, #255	; 0xff
 8007914:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	22ff      	movs	r2, #255	; 0xff
 800791c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d114      	bne.n	8007950 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d01a      	beq.n	8007964 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	3310      	adds	r3, #16
 8007932:	4618      	mov	r0, r3
 8007934:	f001 fc3e 	bl	80091b4 <xTaskRemoveFromEventList>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d012      	beq.n	8007964 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800793e:	4b0d      	ldr	r3, [pc, #52]	; (8007974 <xQueueGenericReset+0xcc>)
 8007940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007944:	601a      	str	r2, [r3, #0]
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	e009      	b.n	8007964 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	3310      	adds	r3, #16
 8007954:	4618      	mov	r0, r3
 8007956:	f7ff fef3 	bl	8007740 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	3324      	adds	r3, #36	; 0x24
 800795e:	4618      	mov	r0, r3
 8007960:	f7ff feee 	bl	8007740 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007964:	f002 fc28 	bl	800a1b8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007968:	2301      	movs	r3, #1
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	e000ed04 	.word	0xe000ed04

08007978 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007978:	b580      	push	{r7, lr}
 800797a:	b08e      	sub	sp, #56	; 0x38
 800797c:	af02      	add	r7, sp, #8
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
 8007984:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d109      	bne.n	80079a0 <xQueueGenericCreateStatic+0x28>
 800798c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	62bb      	str	r3, [r7, #40]	; 0x28
 800799e:	e7fe      	b.n	800799e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d109      	bne.n	80079ba <xQueueGenericCreateStatic+0x42>
 80079a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	627b      	str	r3, [r7, #36]	; 0x24
 80079b8:	e7fe      	b.n	80079b8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d002      	beq.n	80079c6 <xQueueGenericCreateStatic+0x4e>
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <xQueueGenericCreateStatic+0x52>
 80079c6:	2301      	movs	r3, #1
 80079c8:	e000      	b.n	80079cc <xQueueGenericCreateStatic+0x54>
 80079ca:	2300      	movs	r3, #0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d109      	bne.n	80079e4 <xQueueGenericCreateStatic+0x6c>
 80079d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d4:	f383 8811 	msr	BASEPRI, r3
 80079d8:	f3bf 8f6f 	isb	sy
 80079dc:	f3bf 8f4f 	dsb	sy
 80079e0:	623b      	str	r3, [r7, #32]
 80079e2:	e7fe      	b.n	80079e2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d102      	bne.n	80079f0 <xQueueGenericCreateStatic+0x78>
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d101      	bne.n	80079f4 <xQueueGenericCreateStatic+0x7c>
 80079f0:	2301      	movs	r3, #1
 80079f2:	e000      	b.n	80079f6 <xQueueGenericCreateStatic+0x7e>
 80079f4:	2300      	movs	r3, #0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d109      	bne.n	8007a0e <xQueueGenericCreateStatic+0x96>
 80079fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	61fb      	str	r3, [r7, #28]
 8007a0c:	e7fe      	b.n	8007a0c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007a0e:	2350      	movs	r3, #80	; 0x50
 8007a10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	2b50      	cmp	r3, #80	; 0x50
 8007a16:	d009      	beq.n	8007a2c <xQueueGenericCreateStatic+0xb4>
 8007a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	61bb      	str	r3, [r7, #24]
 8007a2a:	e7fe      	b.n	8007a2a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d00d      	beq.n	8007a52 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a3e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	4613      	mov	r3, r2
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	68b9      	ldr	r1, [r7, #8]
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 f842 	bl	8007ad6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3730      	adds	r7, #48	; 0x30
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b08a      	sub	sp, #40	; 0x28
 8007a60:	af02      	add	r7, sp, #8
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	4613      	mov	r3, r2
 8007a68:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d109      	bne.n	8007a84 <xQueueGenericCreate+0x28>
 8007a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	e7fe      	b.n	8007a82 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d102      	bne.n	8007a90 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	e004      	b.n	8007a9a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	fb02 f303 	mul.w	r3, r2, r3
 8007a98:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007a9a:	69fb      	ldr	r3, [r7, #28]
 8007a9c:	3350      	adds	r3, #80	; 0x50
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f002 fc76 	bl	800a390 <pvPortMalloc>
 8007aa4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00f      	beq.n	8007acc <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	3350      	adds	r3, #80	; 0x50
 8007ab0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007aba:	79fa      	ldrb	r2, [r7, #7]
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	68b9      	ldr	r1, [r7, #8]
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 f805 	bl	8007ad6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007acc:	69bb      	ldr	r3, [r7, #24]
	}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3720      	adds	r7, #32
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b084      	sub	sp, #16
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	60b9      	str	r1, [r7, #8]
 8007ae0:	607a      	str	r2, [r7, #4]
 8007ae2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d103      	bne.n	8007af2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	e002      	b.n	8007af8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	68ba      	ldr	r2, [r7, #8]
 8007b02:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007b04:	2101      	movs	r1, #1
 8007b06:	69b8      	ldr	r0, [r7, #24]
 8007b08:	f7ff fece 	bl	80078a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	78fa      	ldrb	r2, [r7, #3]
 8007b10:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b14:	bf00      	nop
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00e      	beq.n	8007b48 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	2200      	movs	r2, #0
 8007b40:	2100      	movs	r1, #0
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f000 f89e 	bl	8007c84 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007b48:	bf00      	nop
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	4603      	mov	r3, r0
 8007b58:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	2300      	movs	r3, #0
 8007b60:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007b62:	79fb      	ldrb	r3, [r7, #7]
 8007b64:	461a      	mov	r2, r3
 8007b66:	6939      	ldr	r1, [r7, #16]
 8007b68:	6978      	ldr	r0, [r7, #20]
 8007b6a:	f7ff ff77 	bl	8007a5c <xQueueGenericCreate>
 8007b6e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f7ff ffd3 	bl	8007b1c <prvInitialiseMutex>

		return pxNewQueue;
 8007b76:	68fb      	ldr	r3, [r7, #12]
	}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3718      	adds	r7, #24
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af02      	add	r7, sp, #8
 8007b86:	4603      	mov	r3, r0
 8007b88:	6039      	str	r1, [r7, #0]
 8007b8a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	617b      	str	r3, [r7, #20]
 8007b90:	2300      	movs	r3, #0
 8007b92:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007b94:	79fb      	ldrb	r3, [r7, #7]
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	6939      	ldr	r1, [r7, #16]
 8007b9e:	6978      	ldr	r0, [r7, #20]
 8007ba0:	f7ff feea 	bl	8007978 <xQueueGenericCreateStatic>
 8007ba4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f7ff ffb8 	bl	8007b1c <prvInitialiseMutex>

		return pxNewQueue;
 8007bac:	68fb      	ldr	r3, [r7, #12]
	}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b08a      	sub	sp, #40	; 0x28
 8007bba:	af02      	add	r7, sp, #8
 8007bbc:	60f8      	str	r0, [r7, #12]
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d109      	bne.n	8007bdc <xQueueCreateCountingSemaphoreStatic+0x26>
 8007bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	61bb      	str	r3, [r7, #24]
 8007bda:	e7fe      	b.n	8007bda <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d909      	bls.n	8007bf8 <xQueueCreateCountingSemaphoreStatic+0x42>
 8007be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	617b      	str	r3, [r7, #20]
 8007bf6:	e7fe      	b.n	8007bf6 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	2100      	movs	r1, #0
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f7ff feb8 	bl	8007978 <xQueueGenericCreateStatic>
 8007c08:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007c16:	69fb      	ldr	r3, [r7, #28]
	}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3720      	adds	r7, #32
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d109      	bne.n	8007c44 <xQueueCreateCountingSemaphore+0x24>
 8007c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	613b      	str	r3, [r7, #16]
 8007c42:	e7fe      	b.n	8007c42 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d909      	bls.n	8007c60 <xQueueCreateCountingSemaphore+0x40>
 8007c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c50:	f383 8811 	msr	BASEPRI, r3
 8007c54:	f3bf 8f6f 	isb	sy
 8007c58:	f3bf 8f4f 	dsb	sy
 8007c5c:	60fb      	str	r3, [r7, #12]
 8007c5e:	e7fe      	b.n	8007c5e <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007c60:	2202      	movs	r2, #2
 8007c62:	2100      	movs	r1, #0
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f7ff fef9 	bl	8007a5c <xQueueGenericCreate>
 8007c6a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d002      	beq.n	8007c78 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	683a      	ldr	r2, [r7, #0]
 8007c76:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007c78:	697b      	ldr	r3, [r7, #20]
	}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3718      	adds	r7, #24
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
	...

08007c84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08e      	sub	sp, #56	; 0x38
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
 8007c90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c92:	2300      	movs	r3, #0
 8007c94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d109      	bne.n	8007cb4 <xQueueGenericSend+0x30>
 8007ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb2:	e7fe      	b.n	8007cb2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d103      	bne.n	8007cc2 <xQueueGenericSend+0x3e>
 8007cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <xQueueGenericSend+0x42>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e000      	b.n	8007cc8 <xQueueGenericSend+0x44>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d109      	bne.n	8007ce0 <xQueueGenericSend+0x5c>
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cde:	e7fe      	b.n	8007cde <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d103      	bne.n	8007cee <xQueueGenericSend+0x6a>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <xQueueGenericSend+0x6e>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e000      	b.n	8007cf4 <xQueueGenericSend+0x70>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d109      	bne.n	8007d0c <xQueueGenericSend+0x88>
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	623b      	str	r3, [r7, #32]
 8007d0a:	e7fe      	b.n	8007d0a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d0c:	f001 fc0e 	bl	800952c <xTaskGetSchedulerState>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d102      	bne.n	8007d1c <xQueueGenericSend+0x98>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <xQueueGenericSend+0x9c>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e000      	b.n	8007d22 <xQueueGenericSend+0x9e>
 8007d20:	2300      	movs	r3, #0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d109      	bne.n	8007d3a <xQueueGenericSend+0xb6>
 8007d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	61fb      	str	r3, [r7, #28]
 8007d38:	e7fe      	b.n	8007d38 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d3a:	f002 fa0f 	bl	800a15c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d302      	bcc.n	8007d50 <xQueueGenericSend+0xcc>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d129      	bne.n	8007da4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	68b9      	ldr	r1, [r7, #8]
 8007d54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d56:	f000 fc48 	bl	80085ea <prvCopyDataToQueue>
 8007d5a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d010      	beq.n	8007d86 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	3324      	adds	r3, #36	; 0x24
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f001 fa23 	bl	80091b4 <xTaskRemoveFromEventList>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d013      	beq.n	8007d9c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d74:	4b3f      	ldr	r3, [pc, #252]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d7a:	601a      	str	r2, [r3, #0]
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	e00a      	b.n	8007d9c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d007      	beq.n	8007d9c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d8c:	4b39      	ldr	r3, [pc, #228]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d92:	601a      	str	r2, [r3, #0]
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d9c:	f002 fa0c 	bl	800a1b8 <vPortExitCritical>
				return pdPASS;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e063      	b.n	8007e6c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d103      	bne.n	8007db2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007daa:	f002 fa05 	bl	800a1b8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dae:	2300      	movs	r3, #0
 8007db0:	e05c      	b.n	8007e6c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d106      	bne.n	8007dc6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007db8:	f107 0314 	add.w	r3, r7, #20
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f001 fa5b 	bl	8009278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dc6:	f002 f9f7 	bl	800a1b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dca:	f000 ffd1 	bl	8008d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dce:	f002 f9c5 	bl	800a15c <vPortEnterCritical>
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dd8:	b25b      	sxtb	r3, r3
 8007dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dde:	d103      	bne.n	8007de8 <xQueueGenericSend+0x164>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dee:	b25b      	sxtb	r3, r3
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df4:	d103      	bne.n	8007dfe <xQueueGenericSend+0x17a>
 8007df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dfe:	f002 f9db 	bl	800a1b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e02:	1d3a      	adds	r2, r7, #4
 8007e04:	f107 0314 	add.w	r3, r7, #20
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f001 fa4a 	bl	80092a4 <xTaskCheckForTimeOut>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d124      	bne.n	8007e60 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e18:	f000 fcdf 	bl	80087da <prvIsQueueFull>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d018      	beq.n	8007e54 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	3310      	adds	r3, #16
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	4611      	mov	r1, r2
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f001 f974 	bl	8009118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e32:	f000 fc6a 	bl	800870a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e36:	f000 ffa9 	bl	8008d8c <xTaskResumeAll>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f47f af7c 	bne.w	8007d3a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e42:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	f3bf 8f6f 	isb	sy
 8007e52:	e772      	b.n	8007d3a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e56:	f000 fc58 	bl	800870a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e5a:	f000 ff97 	bl	8008d8c <xTaskResumeAll>
 8007e5e:	e76c      	b.n	8007d3a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e62:	f000 fc52 	bl	800870a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e66:	f000 ff91 	bl	8008d8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e6a:	2300      	movs	r3, #0
		}
	}
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3738      	adds	r7, #56	; 0x38
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	e000ed04 	.word	0xe000ed04

08007e78 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08e      	sub	sp, #56	; 0x38
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d109      	bne.n	8007ea4 <xQueueGenericSendFromISR+0x2c>
 8007e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ea2:	e7fe      	b.n	8007ea2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d103      	bne.n	8007eb2 <xQueueGenericSendFromISR+0x3a>
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <xQueueGenericSendFromISR+0x3e>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e000      	b.n	8007eb8 <xQueueGenericSendFromISR+0x40>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d109      	bne.n	8007ed0 <xQueueGenericSendFromISR+0x58>
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	623b      	str	r3, [r7, #32]
 8007ece:	e7fe      	b.n	8007ece <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d103      	bne.n	8007ede <xQueueGenericSendFromISR+0x66>
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <xQueueGenericSendFromISR+0x6a>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e000      	b.n	8007ee4 <xQueueGenericSendFromISR+0x6c>
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d109      	bne.n	8007efc <xQueueGenericSendFromISR+0x84>
 8007ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	61fb      	str	r3, [r7, #28]
 8007efa:	e7fe      	b.n	8007efa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007efc:	f002 fa0a 	bl	800a314 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f00:	f3ef 8211 	mrs	r2, BASEPRI
 8007f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	61ba      	str	r2, [r7, #24]
 8007f16:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f18:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d302      	bcc.n	8007f2e <xQueueGenericSendFromISR+0xb6>
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d12c      	bne.n	8007f88 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f38:	683a      	ldr	r2, [r7, #0]
 8007f3a:	68b9      	ldr	r1, [r7, #8]
 8007f3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f3e:	f000 fb54 	bl	80085ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f42:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4a:	d112      	bne.n	8007f72 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d016      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	3324      	adds	r3, #36	; 0x24
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f001 f92b 	bl	80091b4 <xTaskRemoveFromEventList>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d00e      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	e007      	b.n	8007f82 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f76:	3301      	adds	r3, #1
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	b25a      	sxtb	r2, r3
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f82:	2301      	movs	r3, #1
 8007f84:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007f86:	e001      	b.n	8007f8c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	637b      	str	r3, [r7, #52]	; 0x34
 8007f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3738      	adds	r7, #56	; 0x38
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b08e      	sub	sp, #56	; 0x38
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d109      	bne.n	8007fc8 <xQueueGiveFromISR+0x28>
	__asm volatile
 8007fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb8:	f383 8811 	msr	BASEPRI, r3
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f3bf 8f4f 	dsb	sy
 8007fc4:	623b      	str	r3, [r7, #32]
 8007fc6:	e7fe      	b.n	8007fc6 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d009      	beq.n	8007fe4 <xQueueGiveFromISR+0x44>
 8007fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	61fb      	str	r3, [r7, #28]
 8007fe2:	e7fe      	b.n	8007fe2 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8007fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d103      	bne.n	8007ff4 <xQueueGiveFromISR+0x54>
 8007fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d101      	bne.n	8007ff8 <xQueueGiveFromISR+0x58>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e000      	b.n	8007ffa <xQueueGiveFromISR+0x5a>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d109      	bne.n	8008012 <xQueueGiveFromISR+0x72>
 8007ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	61bb      	str	r3, [r7, #24]
 8008010:	e7fe      	b.n	8008010 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008012:	f002 f97f 	bl	800a314 <vPortValidateInterruptPriority>
	__asm volatile
 8008016:	f3ef 8211 	mrs	r2, BASEPRI
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	617a      	str	r2, [r7, #20]
 800802c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800802e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008036:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800803c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800803e:	429a      	cmp	r2, r3
 8008040:	d22b      	bcs.n	800809a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008044:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800804c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804e:	1c5a      	adds	r2, r3, #1
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008054:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805c:	d112      	bne.n	8008084 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800805e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008062:	2b00      	cmp	r3, #0
 8008064:	d016      	beq.n	8008094 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008068:	3324      	adds	r3, #36	; 0x24
 800806a:	4618      	mov	r0, r3
 800806c:	f001 f8a2 	bl	80091b4 <xTaskRemoveFromEventList>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00e      	beq.n	8008094 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00b      	beq.n	8008094 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	2201      	movs	r2, #1
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	e007      	b.n	8008094 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008088:	3301      	adds	r3, #1
 800808a:	b2db      	uxtb	r3, r3
 800808c:	b25a      	sxtb	r2, r3
 800808e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008094:	2301      	movs	r3, #1
 8008096:	637b      	str	r3, [r7, #52]	; 0x34
 8008098:	e001      	b.n	800809e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800809a:	2300      	movs	r3, #0
 800809c:	637b      	str	r3, [r7, #52]	; 0x34
 800809e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080a0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3738      	adds	r7, #56	; 0x38
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
	...

080080b4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b08c      	sub	sp, #48	; 0x30
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080c0:	2300      	movs	r3, #0
 80080c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80080c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d109      	bne.n	80080e2 <xQueueReceive+0x2e>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	623b      	str	r3, [r7, #32]
 80080e0:	e7fe      	b.n	80080e0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d103      	bne.n	80080f0 <xQueueReceive+0x3c>
 80080e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d101      	bne.n	80080f4 <xQueueReceive+0x40>
 80080f0:	2301      	movs	r3, #1
 80080f2:	e000      	b.n	80080f6 <xQueueReceive+0x42>
 80080f4:	2300      	movs	r3, #0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d109      	bne.n	800810e <xQueueReceive+0x5a>
 80080fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	61fb      	str	r3, [r7, #28]
 800810c:	e7fe      	b.n	800810c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800810e:	f001 fa0d 	bl	800952c <xTaskGetSchedulerState>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d102      	bne.n	800811e <xQueueReceive+0x6a>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d101      	bne.n	8008122 <xQueueReceive+0x6e>
 800811e:	2301      	movs	r3, #1
 8008120:	e000      	b.n	8008124 <xQueueReceive+0x70>
 8008122:	2300      	movs	r3, #0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d109      	bne.n	800813c <xQueueReceive+0x88>
 8008128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812c:	f383 8811 	msr	BASEPRI, r3
 8008130:	f3bf 8f6f 	isb	sy
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	61bb      	str	r3, [r7, #24]
 800813a:	e7fe      	b.n	800813a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800813c:	f002 f80e 	bl	800a15c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008144:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008148:	2b00      	cmp	r3, #0
 800814a:	d01f      	beq.n	800818c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800814c:	68b9      	ldr	r1, [r7, #8]
 800814e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008150:	f000 fab5 	bl	80086be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008156:	1e5a      	subs	r2, r3, #1
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800815c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00f      	beq.n	8008184 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008166:	3310      	adds	r3, #16
 8008168:	4618      	mov	r0, r3
 800816a:	f001 f823 	bl	80091b4 <xTaskRemoveFromEventList>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d007      	beq.n	8008184 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008174:	4b3c      	ldr	r3, [pc, #240]	; (8008268 <xQueueReceive+0x1b4>)
 8008176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008184:	f002 f818 	bl	800a1b8 <vPortExitCritical>
				return pdPASS;
 8008188:	2301      	movs	r3, #1
 800818a:	e069      	b.n	8008260 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d103      	bne.n	800819a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008192:	f002 f811 	bl	800a1b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008196:	2300      	movs	r3, #0
 8008198:	e062      	b.n	8008260 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800819a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800819c:	2b00      	cmp	r3, #0
 800819e:	d106      	bne.n	80081ae <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081a0:	f107 0310 	add.w	r3, r7, #16
 80081a4:	4618      	mov	r0, r3
 80081a6:	f001 f867 	bl	8009278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081aa:	2301      	movs	r3, #1
 80081ac:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081ae:	f002 f803 	bl	800a1b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081b2:	f000 fddd 	bl	8008d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081b6:	f001 ffd1 	bl	800a15c <vPortEnterCritical>
 80081ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081c0:	b25b      	sxtb	r3, r3
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	d103      	bne.n	80081d0 <xQueueReceive+0x11c>
 80081c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081d6:	b25b      	sxtb	r3, r3
 80081d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081dc:	d103      	bne.n	80081e6 <xQueueReceive+0x132>
 80081de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e0:	2200      	movs	r2, #0
 80081e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081e6:	f001 ffe7 	bl	800a1b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081ea:	1d3a      	adds	r2, r7, #4
 80081ec:	f107 0310 	add.w	r3, r7, #16
 80081f0:	4611      	mov	r1, r2
 80081f2:	4618      	mov	r0, r3
 80081f4:	f001 f856 	bl	80092a4 <xTaskCheckForTimeOut>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d123      	bne.n	8008246 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008200:	f000 fad5 	bl	80087ae <prvIsQueueEmpty>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d017      	beq.n	800823a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800820a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800820c:	3324      	adds	r3, #36	; 0x24
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	4611      	mov	r1, r2
 8008212:	4618      	mov	r0, r3
 8008214:	f000 ff80 	bl	8009118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008218:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800821a:	f000 fa76 	bl	800870a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800821e:	f000 fdb5 	bl	8008d8c <xTaskResumeAll>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d189      	bne.n	800813c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8008228:	4b0f      	ldr	r3, [pc, #60]	; (8008268 <xQueueReceive+0x1b4>)
 800822a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	e780      	b.n	800813c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800823a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800823c:	f000 fa65 	bl	800870a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008240:	f000 fda4 	bl	8008d8c <xTaskResumeAll>
 8008244:	e77a      	b.n	800813c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008246:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008248:	f000 fa5f 	bl	800870a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800824c:	f000 fd9e 	bl	8008d8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008252:	f000 faac 	bl	80087ae <prvIsQueueEmpty>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	f43f af6f 	beq.w	800813c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800825e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008260:	4618      	mov	r0, r3
 8008262:	3730      	adds	r7, #48	; 0x30
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	e000ed04 	.word	0xe000ed04

0800826c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b08e      	sub	sp, #56	; 0x38
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008276:	2300      	movs	r3, #0
 8008278:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800827e:	2300      	movs	r3, #0
 8008280:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008284:	2b00      	cmp	r3, #0
 8008286:	d109      	bne.n	800829c <xQueueSemaphoreTake+0x30>
 8008288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	623b      	str	r3, [r7, #32]
 800829a:	e7fe      	b.n	800829a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800829c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800829e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d009      	beq.n	80082b8 <xQueueSemaphoreTake+0x4c>
 80082a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a8:	f383 8811 	msr	BASEPRI, r3
 80082ac:	f3bf 8f6f 	isb	sy
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	61fb      	str	r3, [r7, #28]
 80082b6:	e7fe      	b.n	80082b6 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082b8:	f001 f938 	bl	800952c <xTaskGetSchedulerState>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <xQueueSemaphoreTake+0x5c>
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <xQueueSemaphoreTake+0x60>
 80082c8:	2301      	movs	r3, #1
 80082ca:	e000      	b.n	80082ce <xQueueSemaphoreTake+0x62>
 80082cc:	2300      	movs	r3, #0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <xQueueSemaphoreTake+0x7a>
 80082d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	61bb      	str	r3, [r7, #24]
 80082e4:	e7fe      	b.n	80082e4 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80082e6:	f001 ff39 	bl	800a15c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80082ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ee:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80082f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d024      	beq.n	8008340 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80082f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f8:	1e5a      	subs	r2, r3, #1
 80082fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d104      	bne.n	8008310 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8008306:	f001 fa8d 	bl	8009824 <pvTaskIncrementMutexHeldCount>
 800830a:	4602      	mov	r2, r0
 800830c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830e:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00f      	beq.n	8008338 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800831a:	3310      	adds	r3, #16
 800831c:	4618      	mov	r0, r3
 800831e:	f000 ff49 	bl	80091b4 <xTaskRemoveFromEventList>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d007      	beq.n	8008338 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008328:	4b53      	ldr	r3, [pc, #332]	; (8008478 <xQueueSemaphoreTake+0x20c>)
 800832a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800832e:	601a      	str	r2, [r3, #0]
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008338:	f001 ff3e 	bl	800a1b8 <vPortExitCritical>
				return pdPASS;
 800833c:	2301      	movs	r3, #1
 800833e:	e096      	b.n	800846e <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d110      	bne.n	8008368 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008348:	2b00      	cmp	r3, #0
 800834a:	d009      	beq.n	8008360 <xQueueSemaphoreTake+0xf4>
 800834c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008350:	f383 8811 	msr	BASEPRI, r3
 8008354:	f3bf 8f6f 	isb	sy
 8008358:	f3bf 8f4f 	dsb	sy
 800835c:	617b      	str	r3, [r7, #20]
 800835e:	e7fe      	b.n	800835e <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008360:	f001 ff2a 	bl	800a1b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008364:	2300      	movs	r3, #0
 8008366:	e082      	b.n	800846e <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800836a:	2b00      	cmp	r3, #0
 800836c:	d106      	bne.n	800837c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800836e:	f107 030c 	add.w	r3, r7, #12
 8008372:	4618      	mov	r0, r3
 8008374:	f000 ff80 	bl	8009278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008378:	2301      	movs	r3, #1
 800837a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800837c:	f001 ff1c 	bl	800a1b8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008380:	f000 fcf6 	bl	8008d70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008384:	f001 feea 	bl	800a15c <vPortEnterCritical>
 8008388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800838a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800838e:	b25b      	sxtb	r3, r3
 8008390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008394:	d103      	bne.n	800839e <xQueueSemaphoreTake+0x132>
 8008396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800839e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083a4:	b25b      	sxtb	r3, r3
 80083a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083aa:	d103      	bne.n	80083b4 <xQueueSemaphoreTake+0x148>
 80083ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083b4:	f001 ff00 	bl	800a1b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083b8:	463a      	mov	r2, r7
 80083ba:	f107 030c 	add.w	r3, r7, #12
 80083be:	4611      	mov	r1, r2
 80083c0:	4618      	mov	r0, r3
 80083c2:	f000 ff6f 	bl	80092a4 <xTaskCheckForTimeOut>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d132      	bne.n	8008432 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80083ce:	f000 f9ee 	bl	80087ae <prvIsQueueEmpty>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d026      	beq.n	8008426 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d109      	bne.n	80083f4 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80083e0:	f001 febc 	bl	800a15c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80083e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	4618      	mov	r0, r3
 80083ea:	f001 f8bd 	bl	8009568 <xTaskPriorityInherit>
 80083ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80083f0:	f001 fee2 	bl	800a1b8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80083f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f6:	3324      	adds	r3, #36	; 0x24
 80083f8:	683a      	ldr	r2, [r7, #0]
 80083fa:	4611      	mov	r1, r2
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 fe8b 	bl	8009118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008402:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008404:	f000 f981 	bl	800870a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008408:	f000 fcc0 	bl	8008d8c <xTaskResumeAll>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	f47f af69 	bne.w	80082e6 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8008414:	4b18      	ldr	r3, [pc, #96]	; (8008478 <xQueueSemaphoreTake+0x20c>)
 8008416:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800841a:	601a      	str	r2, [r3, #0]
 800841c:	f3bf 8f4f 	dsb	sy
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	e75f      	b.n	80082e6 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008426:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008428:	f000 f96f 	bl	800870a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800842c:	f000 fcae 	bl	8008d8c <xTaskResumeAll>
 8008430:	e759      	b.n	80082e6 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008432:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008434:	f000 f969 	bl	800870a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008438:	f000 fca8 	bl	8008d8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800843c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800843e:	f000 f9b6 	bl	80087ae <prvIsQueueEmpty>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	f43f af4e 	beq.w	80082e6 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844c:	2b00      	cmp	r3, #0
 800844e:	d00d      	beq.n	800846c <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8008450:	f001 fe84 	bl	800a15c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008454:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008456:	f000 f8b0 	bl	80085ba <prvGetDisinheritPriorityAfterTimeout>
 800845a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800845c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008462:	4618      	mov	r0, r3
 8008464:	f001 f95a 	bl	800971c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008468:	f001 fea6 	bl	800a1b8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800846c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800846e:	4618      	mov	r0, r3
 8008470:	3738      	adds	r7, #56	; 0x38
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
 8008476:	bf00      	nop
 8008478:	e000ed04 	.word	0xe000ed04

0800847c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b08e      	sub	sp, #56	; 0x38
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800848c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848e:	2b00      	cmp	r3, #0
 8008490:	d109      	bne.n	80084a6 <xQueueReceiveFromISR+0x2a>
 8008492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	623b      	str	r3, [r7, #32]
 80084a4:	e7fe      	b.n	80084a4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d103      	bne.n	80084b4 <xQueueReceiveFromISR+0x38>
 80084ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <xQueueReceiveFromISR+0x3c>
 80084b4:	2301      	movs	r3, #1
 80084b6:	e000      	b.n	80084ba <xQueueReceiveFromISR+0x3e>
 80084b8:	2300      	movs	r3, #0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d109      	bne.n	80084d2 <xQueueReceiveFromISR+0x56>
 80084be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c2:	f383 8811 	msr	BASEPRI, r3
 80084c6:	f3bf 8f6f 	isb	sy
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	61fb      	str	r3, [r7, #28]
 80084d0:	e7fe      	b.n	80084d0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80084d2:	f001 ff1f 	bl	800a314 <vPortValidateInterruptPriority>
	__asm volatile
 80084d6:	f3ef 8211 	mrs	r2, BASEPRI
 80084da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084de:	f383 8811 	msr	BASEPRI, r3
 80084e2:	f3bf 8f6f 	isb	sy
 80084e6:	f3bf 8f4f 	dsb	sy
 80084ea:	61ba      	str	r2, [r7, #24]
 80084ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80084ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80084f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d02f      	beq.n	800855e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80084fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008500:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008508:	68b9      	ldr	r1, [r7, #8]
 800850a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800850c:	f000 f8d7 	bl	80086be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008512:	1e5a      	subs	r2, r3, #1
 8008514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008516:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008518:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800851c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008520:	d112      	bne.n	8008548 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d016      	beq.n	8008558 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800852a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852c:	3310      	adds	r3, #16
 800852e:	4618      	mov	r0, r3
 8008530:	f000 fe40 	bl	80091b4 <xTaskRemoveFromEventList>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d00e      	beq.n	8008558 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00b      	beq.n	8008558 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	601a      	str	r2, [r3, #0]
 8008546:	e007      	b.n	8008558 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008548:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800854c:	3301      	adds	r3, #1
 800854e:	b2db      	uxtb	r3, r3
 8008550:	b25a      	sxtb	r2, r3
 8008552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008554:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008558:	2301      	movs	r3, #1
 800855a:	637b      	str	r3, [r7, #52]	; 0x34
 800855c:	e001      	b.n	8008562 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800855e:	2300      	movs	r3, #0
 8008560:	637b      	str	r3, [r7, #52]	; 0x34
 8008562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008564:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800856c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800856e:	4618      	mov	r0, r3
 8008570:	3738      	adds	r7, #56	; 0x38
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b084      	sub	sp, #16
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d109      	bne.n	800859c <vQueueDelete+0x26>
	__asm volatile
 8008588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800858c:	f383 8811 	msr	BASEPRI, r3
 8008590:	f3bf 8f6f 	isb	sy
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	60bb      	str	r3, [r7, #8]
 800859a:	e7fe      	b.n	800859a <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f000 f95d 	bl	800885c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d102      	bne.n	80085b2 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	f001 ffb1 	bl	800a514 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80085b2:	bf00      	nop
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80085ba:	b480      	push	{r7}
 80085bc:	b085      	sub	sp, #20
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d006      	beq.n	80085d8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	e001      	b.n	80085dc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80085d8:	2300      	movs	r3, #0
 80085da:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80085dc:	68fb      	ldr	r3, [r7, #12]
	}
 80085de:	4618      	mov	r0, r3
 80085e0:	3714      	adds	r7, #20
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b086      	sub	sp, #24
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	60f8      	str	r0, [r7, #12]
 80085f2:	60b9      	str	r1, [r7, #8]
 80085f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80085f6:	2300      	movs	r3, #0
 80085f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10d      	bne.n	8008624 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d14d      	bne.n	80086ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	4618      	mov	r0, r3
 8008616:	f001 f815 	bl	8009644 <xTaskPriorityDisinherit>
 800861a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	605a      	str	r2, [r3, #4]
 8008622:	e043      	b.n	80086ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d119      	bne.n	800865e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6898      	ldr	r0, [r3, #8]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008632:	461a      	mov	r2, r3
 8008634:	68b9      	ldr	r1, [r7, #8]
 8008636:	f002 f8ab 	bl	800a790 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	689a      	ldr	r2, [r3, #8]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008642:	441a      	add	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	689a      	ldr	r2, [r3, #8]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	429a      	cmp	r2, r3
 8008652:	d32b      	bcc.n	80086ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	609a      	str	r2, [r3, #8]
 800865c:	e026      	b.n	80086ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	68d8      	ldr	r0, [r3, #12]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008666:	461a      	mov	r2, r3
 8008668:	68b9      	ldr	r1, [r7, #8]
 800866a:	f002 f891 	bl	800a790 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	68da      	ldr	r2, [r3, #12]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008676:	425b      	negs	r3, r3
 8008678:	441a      	add	r2, r3
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	429a      	cmp	r2, r3
 8008688:	d207      	bcs.n	800869a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008692:	425b      	negs	r3, r3
 8008694:	441a      	add	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2b02      	cmp	r3, #2
 800869e:	d105      	bne.n	80086ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d002      	beq.n	80086ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80086b4:	697b      	ldr	r3, [r7, #20]
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3718      	adds	r7, #24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b082      	sub	sp, #8
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
 80086c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d018      	beq.n	8008702 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68da      	ldr	r2, [r3, #12]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d8:	441a      	add	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	68da      	ldr	r2, [r3, #12]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d303      	bcc.n	80086f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68d9      	ldr	r1, [r3, #12]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fa:	461a      	mov	r2, r3
 80086fc:	6838      	ldr	r0, [r7, #0]
 80086fe:	f002 f847 	bl	800a790 <memcpy>
	}
}
 8008702:	bf00      	nop
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b084      	sub	sp, #16
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008712:	f001 fd23 	bl	800a15c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800871c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800871e:	e011      	b.n	8008744 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008724:	2b00      	cmp	r3, #0
 8008726:	d012      	beq.n	800874e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	3324      	adds	r3, #36	; 0x24
 800872c:	4618      	mov	r0, r3
 800872e:	f000 fd41 	bl	80091b4 <xTaskRemoveFromEventList>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d001      	beq.n	800873c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008738:	f000 fe14 	bl	8009364 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800873c:	7bfb      	ldrb	r3, [r7, #15]
 800873e:	3b01      	subs	r3, #1
 8008740:	b2db      	uxtb	r3, r3
 8008742:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008744:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008748:	2b00      	cmp	r3, #0
 800874a:	dce9      	bgt.n	8008720 <prvUnlockQueue+0x16>
 800874c:	e000      	b.n	8008750 <prvUnlockQueue+0x46>
					break;
 800874e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	22ff      	movs	r2, #255	; 0xff
 8008754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008758:	f001 fd2e 	bl	800a1b8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800875c:	f001 fcfe 	bl	800a15c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008766:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008768:	e011      	b.n	800878e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d012      	beq.n	8008798 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	3310      	adds	r3, #16
 8008776:	4618      	mov	r0, r3
 8008778:	f000 fd1c 	bl	80091b4 <xTaskRemoveFromEventList>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008782:	f000 fdef 	bl	8009364 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008786:	7bbb      	ldrb	r3, [r7, #14]
 8008788:	3b01      	subs	r3, #1
 800878a:	b2db      	uxtb	r3, r3
 800878c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800878e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008792:	2b00      	cmp	r3, #0
 8008794:	dce9      	bgt.n	800876a <prvUnlockQueue+0x60>
 8008796:	e000      	b.n	800879a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008798:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	22ff      	movs	r2, #255	; 0xff
 800879e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80087a2:	f001 fd09 	bl	800a1b8 <vPortExitCritical>
}
 80087a6:	bf00      	nop
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b084      	sub	sp, #16
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80087b6:	f001 fcd1 	bl	800a15c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d102      	bne.n	80087c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80087c2:	2301      	movs	r3, #1
 80087c4:	60fb      	str	r3, [r7, #12]
 80087c6:	e001      	b.n	80087cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80087c8:	2300      	movs	r3, #0
 80087ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087cc:	f001 fcf4 	bl	800a1b8 <vPortExitCritical>

	return xReturn;
 80087d0:	68fb      	ldr	r3, [r7, #12]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80087e2:	f001 fcbb 	bl	800a15c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d102      	bne.n	80087f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80087f2:	2301      	movs	r3, #1
 80087f4:	60fb      	str	r3, [r7, #12]
 80087f6:	e001      	b.n	80087fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80087f8:	2300      	movs	r3, #0
 80087fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087fc:	f001 fcdc 	bl	800a1b8 <vPortExitCritical>

	return xReturn;
 8008800:	68fb      	ldr	r3, [r7, #12]
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008816:	2300      	movs	r3, #0
 8008818:	60fb      	str	r3, [r7, #12]
 800881a:	e014      	b.n	8008846 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800881c:	4a0e      	ldr	r2, [pc, #56]	; (8008858 <vQueueAddToRegistry+0x4c>)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10b      	bne.n	8008840 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008828:	490b      	ldr	r1, [pc, #44]	; (8008858 <vQueueAddToRegistry+0x4c>)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	683a      	ldr	r2, [r7, #0]
 800882e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008832:	4a09      	ldr	r2, [pc, #36]	; (8008858 <vQueueAddToRegistry+0x4c>)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	00db      	lsls	r3, r3, #3
 8008838:	4413      	add	r3, r2
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800883e:	e005      	b.n	800884c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	3301      	adds	r3, #1
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2b07      	cmp	r3, #7
 800884a:	d9e7      	bls.n	800881c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800884c:	bf00      	nop
 800884e:	3714      	adds	r7, #20
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	200021d8 	.word	0x200021d8

0800885c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008864:	2300      	movs	r3, #0
 8008866:	60fb      	str	r3, [r7, #12]
 8008868:	e016      	b.n	8008898 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800886a:	4a10      	ldr	r2, [pc, #64]	; (80088ac <vQueueUnregisterQueue+0x50>)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	00db      	lsls	r3, r3, #3
 8008870:	4413      	add	r3, r2
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	429a      	cmp	r2, r3
 8008878:	d10b      	bne.n	8008892 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800887a:	4a0c      	ldr	r2, [pc, #48]	; (80088ac <vQueueUnregisterQueue+0x50>)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2100      	movs	r1, #0
 8008880:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008884:	4a09      	ldr	r2, [pc, #36]	; (80088ac <vQueueUnregisterQueue+0x50>)
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	00db      	lsls	r3, r3, #3
 800888a:	4413      	add	r3, r2
 800888c:	2200      	movs	r2, #0
 800888e:	605a      	str	r2, [r3, #4]
				break;
 8008890:	e005      	b.n	800889e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	3301      	adds	r3, #1
 8008896:	60fb      	str	r3, [r7, #12]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2b07      	cmp	r3, #7
 800889c:	d9e5      	bls.n	800886a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800889e:	bf00      	nop
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	200021d8 	.word	0x200021d8

080088b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b086      	sub	sp, #24
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80088c0:	f001 fc4c 	bl	800a15c <vPortEnterCritical>
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088ca:	b25b      	sxtb	r3, r3
 80088cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d0:	d103      	bne.n	80088da <vQueueWaitForMessageRestricted+0x2a>
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088e0:	b25b      	sxtb	r3, r3
 80088e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e6:	d103      	bne.n	80088f0 <vQueueWaitForMessageRestricted+0x40>
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80088f0:	f001 fc62 	bl	800a1b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d106      	bne.n	800890a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	3324      	adds	r3, #36	; 0x24
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	68b9      	ldr	r1, [r7, #8]
 8008904:	4618      	mov	r0, r3
 8008906:	f000 fc2b 	bl	8009160 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800890a:	6978      	ldr	r0, [r7, #20]
 800890c:	f7ff fefd 	bl	800870a <prvUnlockQueue>
	}
 8008910:	bf00      	nop
 8008912:	3718      	adds	r7, #24
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008918:	b580      	push	{r7, lr}
 800891a:	b08e      	sub	sp, #56	; 0x38
 800891c:	af04      	add	r7, sp, #16
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
 8008924:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008928:	2b00      	cmp	r3, #0
 800892a:	d109      	bne.n	8008940 <xTaskCreateStatic+0x28>
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	623b      	str	r3, [r7, #32]
 800893e:	e7fe      	b.n	800893e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008942:	2b00      	cmp	r3, #0
 8008944:	d109      	bne.n	800895a <xTaskCreateStatic+0x42>
 8008946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800894a:	f383 8811 	msr	BASEPRI, r3
 800894e:	f3bf 8f6f 	isb	sy
 8008952:	f3bf 8f4f 	dsb	sy
 8008956:	61fb      	str	r3, [r7, #28]
 8008958:	e7fe      	b.n	8008958 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800895a:	235c      	movs	r3, #92	; 0x5c
 800895c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	2b5c      	cmp	r3, #92	; 0x5c
 8008962:	d009      	beq.n	8008978 <xTaskCreateStatic+0x60>
 8008964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008968:	f383 8811 	msr	BASEPRI, r3
 800896c:	f3bf 8f6f 	isb	sy
 8008970:	f3bf 8f4f 	dsb	sy
 8008974:	61bb      	str	r3, [r7, #24]
 8008976:	e7fe      	b.n	8008976 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800897a:	2b00      	cmp	r3, #0
 800897c:	d01e      	beq.n	80089bc <xTaskCreateStatic+0xa4>
 800897e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008980:	2b00      	cmp	r3, #0
 8008982:	d01b      	beq.n	80089bc <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008986:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800898c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	2202      	movs	r2, #2
 8008992:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008996:	2300      	movs	r3, #0
 8008998:	9303      	str	r3, [sp, #12]
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899c:	9302      	str	r3, [sp, #8]
 800899e:	f107 0314 	add.w	r3, r7, #20
 80089a2:	9301      	str	r3, [sp, #4]
 80089a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	68b9      	ldr	r1, [r7, #8]
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f000 f850 	bl	8008a54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089b6:	f000 f8d3 	bl	8008b60 <prvAddNewTaskToReadyList>
 80089ba:	e001      	b.n	80089c0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80089bc:	2300      	movs	r3, #0
 80089be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80089c0:	697b      	ldr	r3, [r7, #20]
	}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3728      	adds	r7, #40	; 0x28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b08c      	sub	sp, #48	; 0x30
 80089ce:	af04      	add	r7, sp, #16
 80089d0:	60f8      	str	r0, [r7, #12]
 80089d2:	60b9      	str	r1, [r7, #8]
 80089d4:	603b      	str	r3, [r7, #0]
 80089d6:	4613      	mov	r3, r2
 80089d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089da:	88fb      	ldrh	r3, [r7, #6]
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4618      	mov	r0, r3
 80089e0:	f001 fcd6 	bl	800a390 <pvPortMalloc>
 80089e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d00e      	beq.n	8008a0a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80089ec:	205c      	movs	r0, #92	; 0x5c
 80089ee:	f001 fccf 	bl	800a390 <pvPortMalloc>
 80089f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d003      	beq.n	8008a02 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	631a      	str	r2, [r3, #48]	; 0x30
 8008a00:	e005      	b.n	8008a0e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008a02:	6978      	ldr	r0, [r7, #20]
 8008a04:	f001 fd86 	bl	800a514 <vPortFree>
 8008a08:	e001      	b.n	8008a0e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d017      	beq.n	8008a44 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008a1c:	88fa      	ldrh	r2, [r7, #6]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	9303      	str	r3, [sp, #12]
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	9302      	str	r3, [sp, #8]
 8008a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a28:	9301      	str	r3, [sp, #4]
 8008a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a2c:	9300      	str	r3, [sp, #0]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	68b9      	ldr	r1, [r7, #8]
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f000 f80e 	bl	8008a54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a38:	69f8      	ldr	r0, [r7, #28]
 8008a3a:	f000 f891 	bl	8008b60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	61bb      	str	r3, [r7, #24]
 8008a42:	e002      	b.n	8008a4a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008a44:	f04f 33ff 	mov.w	r3, #4294967295
 8008a48:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008a4a:	69bb      	ldr	r3, [r7, #24]
	}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3720      	adds	r7, #32
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b088      	sub	sp, #32
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
 8008a60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	21a5      	movs	r1, #165	; 0xa5
 8008a6e:	f001 fe9a 	bl	800a7a6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	4413      	add	r3, r2
 8008a82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	f023 0307 	bic.w	r3, r3, #7
 8008a8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	f003 0307 	and.w	r3, r3, #7
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d009      	beq.n	8008aaa <prvInitialiseNewTask+0x56>
 8008a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	617b      	str	r3, [r7, #20]
 8008aa8:	e7fe      	b.n	8008aa8 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008aaa:	2300      	movs	r3, #0
 8008aac:	61fb      	str	r3, [r7, #28]
 8008aae:	e012      	b.n	8008ad6 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	7819      	ldrb	r1, [r3, #0]
 8008ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	4413      	add	r3, r2
 8008abe:	3334      	adds	r3, #52	; 0x34
 8008ac0:	460a      	mov	r2, r1
 8008ac2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	4413      	add	r3, r2
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d006      	beq.n	8008ade <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	61fb      	str	r3, [r7, #28]
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	2b0f      	cmp	r3, #15
 8008ada:	d9e9      	bls.n	8008ab0 <prvInitialiseNewTask+0x5c>
 8008adc:	e000      	b.n	8008ae0 <prvInitialiseNewTask+0x8c>
		{
			break;
 8008ade:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	2b37      	cmp	r3, #55	; 0x37
 8008aec:	d901      	bls.n	8008af2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008aee:	2337      	movs	r3, #55	; 0x37
 8008af0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008af6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008afc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b00:	2200      	movs	r2, #0
 8008b02:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b06:	3304      	adds	r3, #4
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fe fe39 	bl	8007780 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b10:	3318      	adds	r3, #24
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe fe34 	bl	8007780 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b2c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b30:	2200      	movs	r2, #0
 8008b32:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b36:	2200      	movs	r2, #0
 8008b38:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008b3c:	683a      	ldr	r2, [r7, #0]
 8008b3e:	68f9      	ldr	r1, [r7, #12]
 8008b40:	69b8      	ldr	r0, [r7, #24]
 8008b42:	f001 f9e1 	bl	8009f08 <pxPortInitialiseStack>
 8008b46:	4602      	mov	r2, r0
 8008b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b4a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d002      	beq.n	8008b58 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b56:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b58:	bf00      	nop
 8008b5a:	3720      	adds	r7, #32
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b082      	sub	sp, #8
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b68:	f001 faf8 	bl	800a15c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b6c:	4b2d      	ldr	r3, [pc, #180]	; (8008c24 <prvAddNewTaskToReadyList+0xc4>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	3301      	adds	r3, #1
 8008b72:	4a2c      	ldr	r2, [pc, #176]	; (8008c24 <prvAddNewTaskToReadyList+0xc4>)
 8008b74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b76:	4b2c      	ldr	r3, [pc, #176]	; (8008c28 <prvAddNewTaskToReadyList+0xc8>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d109      	bne.n	8008b92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b7e:	4a2a      	ldr	r2, [pc, #168]	; (8008c28 <prvAddNewTaskToReadyList+0xc8>)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b84:	4b27      	ldr	r3, [pc, #156]	; (8008c24 <prvAddNewTaskToReadyList+0xc4>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d110      	bne.n	8008bae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b8c:	f000 fc0e 	bl	80093ac <prvInitialiseTaskLists>
 8008b90:	e00d      	b.n	8008bae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b92:	4b26      	ldr	r3, [pc, #152]	; (8008c2c <prvAddNewTaskToReadyList+0xcc>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d109      	bne.n	8008bae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b9a:	4b23      	ldr	r3, [pc, #140]	; (8008c28 <prvAddNewTaskToReadyList+0xc8>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d802      	bhi.n	8008bae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ba8:	4a1f      	ldr	r2, [pc, #124]	; (8008c28 <prvAddNewTaskToReadyList+0xc8>)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008bae:	4b20      	ldr	r3, [pc, #128]	; (8008c30 <prvAddNewTaskToReadyList+0xd0>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	4a1e      	ldr	r2, [pc, #120]	; (8008c30 <prvAddNewTaskToReadyList+0xd0>)
 8008bb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008bb8:	4b1d      	ldr	r3, [pc, #116]	; (8008c30 <prvAddNewTaskToReadyList+0xd0>)
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bc4:	4b1b      	ldr	r3, [pc, #108]	; (8008c34 <prvAddNewTaskToReadyList+0xd4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d903      	bls.n	8008bd4 <prvAddNewTaskToReadyList+0x74>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd0:	4a18      	ldr	r2, [pc, #96]	; (8008c34 <prvAddNewTaskToReadyList+0xd4>)
 8008bd2:	6013      	str	r3, [r2, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bd8:	4613      	mov	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4413      	add	r3, r2
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4a15      	ldr	r2, [pc, #84]	; (8008c38 <prvAddNewTaskToReadyList+0xd8>)
 8008be2:	441a      	add	r2, r3
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	3304      	adds	r3, #4
 8008be8:	4619      	mov	r1, r3
 8008bea:	4610      	mov	r0, r2
 8008bec:	f7fe fdd5 	bl	800779a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008bf0:	f001 fae2 	bl	800a1b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008bf4:	4b0d      	ldr	r3, [pc, #52]	; (8008c2c <prvAddNewTaskToReadyList+0xcc>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00e      	beq.n	8008c1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008bfc:	4b0a      	ldr	r3, [pc, #40]	; (8008c28 <prvAddNewTaskToReadyList+0xc8>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d207      	bcs.n	8008c1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008c0a:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <prvAddNewTaskToReadyList+0xdc>)
 8008c0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c10:	601a      	str	r2, [r3, #0]
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c1a:	bf00      	nop
 8008c1c:	3708      	adds	r7, #8
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	20000d3c 	.word	0x20000d3c
 8008c28:	20000868 	.word	0x20000868
 8008c2c:	20000d48 	.word	0x20000d48
 8008c30:	20000d58 	.word	0x20000d58
 8008c34:	20000d44 	.word	0x20000d44
 8008c38:	2000086c 	.word	0x2000086c
 8008c3c:	e000ed04 	.word	0xe000ed04

08008c40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d016      	beq.n	8008c80 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008c52:	4b13      	ldr	r3, [pc, #76]	; (8008ca0 <vTaskDelay+0x60>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d009      	beq.n	8008c6e <vTaskDelay+0x2e>
 8008c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5e:	f383 8811 	msr	BASEPRI, r3
 8008c62:	f3bf 8f6f 	isb	sy
 8008c66:	f3bf 8f4f 	dsb	sy
 8008c6a:	60bb      	str	r3, [r7, #8]
 8008c6c:	e7fe      	b.n	8008c6c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008c6e:	f000 f87f 	bl	8008d70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c72:	2100      	movs	r1, #0
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fde9 	bl	800984c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c7a:	f000 f887 	bl	8008d8c <xTaskResumeAll>
 8008c7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d107      	bne.n	8008c96 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008c86:	4b07      	ldr	r3, [pc, #28]	; (8008ca4 <vTaskDelay+0x64>)
 8008c88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c96:	bf00      	nop
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	20000d64 	.word	0x20000d64
 8008ca4:	e000ed04 	.word	0xe000ed04

08008ca8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08a      	sub	sp, #40	; 0x28
 8008cac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008cb6:	463a      	mov	r2, r7
 8008cb8:	1d39      	adds	r1, r7, #4
 8008cba:	f107 0308 	add.w	r3, r7, #8
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7fe fd0a 	bl	80076d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008cc4:	6839      	ldr	r1, [r7, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	9202      	str	r2, [sp, #8]
 8008ccc:	9301      	str	r3, [sp, #4]
 8008cce:	2300      	movs	r3, #0
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	460a      	mov	r2, r1
 8008cd6:	4920      	ldr	r1, [pc, #128]	; (8008d58 <vTaskStartScheduler+0xb0>)
 8008cd8:	4820      	ldr	r0, [pc, #128]	; (8008d5c <vTaskStartScheduler+0xb4>)
 8008cda:	f7ff fe1d 	bl	8008918 <xTaskCreateStatic>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	4b1f      	ldr	r3, [pc, #124]	; (8008d60 <vTaskStartScheduler+0xb8>)
 8008ce2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008ce4:	4b1e      	ldr	r3, [pc, #120]	; (8008d60 <vTaskStartScheduler+0xb8>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d002      	beq.n	8008cf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008cec:	2301      	movs	r3, #1
 8008cee:	617b      	str	r3, [r7, #20]
 8008cf0:	e001      	b.n	8008cf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d102      	bne.n	8008d02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008cfc:	f000 fdfa 	bl	80098f4 <xTimerCreateTimerTask>
 8008d00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d115      	bne.n	8008d34 <vTaskStartScheduler+0x8c>
 8008d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0c:	f383 8811 	msr	BASEPRI, r3
 8008d10:	f3bf 8f6f 	isb	sy
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d1a:	4b12      	ldr	r3, [pc, #72]	; (8008d64 <vTaskStartScheduler+0xbc>)
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d22:	4b11      	ldr	r3, [pc, #68]	; (8008d68 <vTaskStartScheduler+0xc0>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008d28:	4b10      	ldr	r3, [pc, #64]	; (8008d6c <vTaskStartScheduler+0xc4>)
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d2e:	f001 f977 	bl	800a020 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d32:	e00d      	b.n	8008d50 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3a:	d109      	bne.n	8008d50 <vTaskStartScheduler+0xa8>
 8008d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d40:	f383 8811 	msr	BASEPRI, r3
 8008d44:	f3bf 8f6f 	isb	sy
 8008d48:	f3bf 8f4f 	dsb	sy
 8008d4c:	60fb      	str	r3, [r7, #12]
 8008d4e:	e7fe      	b.n	8008d4e <vTaskStartScheduler+0xa6>
}
 8008d50:	bf00      	nop
 8008d52:	3718      	adds	r7, #24
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}
 8008d58:	0800c180 	.word	0x0800c180
 8008d5c:	0800937d 	.word	0x0800937d
 8008d60:	20000d60 	.word	0x20000d60
 8008d64:	20000d5c 	.word	0x20000d5c
 8008d68:	20000d48 	.word	0x20000d48
 8008d6c:	20000d40 	.word	0x20000d40

08008d70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d70:	b480      	push	{r7}
 8008d72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008d74:	4b04      	ldr	r3, [pc, #16]	; (8008d88 <vTaskSuspendAll+0x18>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	4a03      	ldr	r2, [pc, #12]	; (8008d88 <vTaskSuspendAll+0x18>)
 8008d7c:	6013      	str	r3, [r2, #0]
}
 8008d7e:	bf00      	nop
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr
 8008d88:	20000d64 	.word	0x20000d64

08008d8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d92:	2300      	movs	r3, #0
 8008d94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d96:	2300      	movs	r3, #0
 8008d98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d9a:	4b41      	ldr	r3, [pc, #260]	; (8008ea0 <xTaskResumeAll+0x114>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d109      	bne.n	8008db6 <xTaskResumeAll+0x2a>
 8008da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	e7fe      	b.n	8008db4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008db6:	f001 f9d1 	bl	800a15c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008dba:	4b39      	ldr	r3, [pc, #228]	; (8008ea0 <xTaskResumeAll+0x114>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	4a37      	ldr	r2, [pc, #220]	; (8008ea0 <xTaskResumeAll+0x114>)
 8008dc2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dc4:	4b36      	ldr	r3, [pc, #216]	; (8008ea0 <xTaskResumeAll+0x114>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d162      	bne.n	8008e92 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008dcc:	4b35      	ldr	r3, [pc, #212]	; (8008ea4 <xTaskResumeAll+0x118>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d05e      	beq.n	8008e92 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dd4:	e02f      	b.n	8008e36 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008dd6:	4b34      	ldr	r3, [pc, #208]	; (8008ea8 <xTaskResumeAll+0x11c>)
 8008dd8:	68db      	ldr	r3, [r3, #12]
 8008dda:	68db      	ldr	r3, [r3, #12]
 8008ddc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3318      	adds	r3, #24
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe fd36 	bl	8007854 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	3304      	adds	r3, #4
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fe fd31 	bl	8007854 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008df6:	4b2d      	ldr	r3, [pc, #180]	; (8008eac <xTaskResumeAll+0x120>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d903      	bls.n	8008e06 <xTaskResumeAll+0x7a>
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e02:	4a2a      	ldr	r2, [pc, #168]	; (8008eac <xTaskResumeAll+0x120>)
 8008e04:	6013      	str	r3, [r2, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	4413      	add	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4a27      	ldr	r2, [pc, #156]	; (8008eb0 <xTaskResumeAll+0x124>)
 8008e14:	441a      	add	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	3304      	adds	r3, #4
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	4610      	mov	r0, r2
 8008e1e:	f7fe fcbc 	bl	800779a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e26:	4b23      	ldr	r3, [pc, #140]	; (8008eb4 <xTaskResumeAll+0x128>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d302      	bcc.n	8008e36 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008e30:	4b21      	ldr	r3, [pc, #132]	; (8008eb8 <xTaskResumeAll+0x12c>)
 8008e32:	2201      	movs	r2, #1
 8008e34:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e36:	4b1c      	ldr	r3, [pc, #112]	; (8008ea8 <xTaskResumeAll+0x11c>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1cb      	bne.n	8008dd6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d001      	beq.n	8008e48 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e44:	f000 fb4c 	bl	80094e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008e48:	4b1c      	ldr	r3, [pc, #112]	; (8008ebc <xTaskResumeAll+0x130>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d010      	beq.n	8008e76 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e54:	f000 f846 	bl	8008ee4 <xTaskIncrementTick>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d002      	beq.n	8008e64 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008e5e:	4b16      	ldr	r3, [pc, #88]	; (8008eb8 <xTaskResumeAll+0x12c>)
 8008e60:	2201      	movs	r2, #1
 8008e62:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d1f1      	bne.n	8008e54 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008e70:	4b12      	ldr	r3, [pc, #72]	; (8008ebc <xTaskResumeAll+0x130>)
 8008e72:	2200      	movs	r2, #0
 8008e74:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e76:	4b10      	ldr	r3, [pc, #64]	; (8008eb8 <xTaskResumeAll+0x12c>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d009      	beq.n	8008e92 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e82:	4b0f      	ldr	r3, [pc, #60]	; (8008ec0 <xTaskResumeAll+0x134>)
 8008e84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e88:	601a      	str	r2, [r3, #0]
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e92:	f001 f991 	bl	800a1b8 <vPortExitCritical>

	return xAlreadyYielded;
 8008e96:	68bb      	ldr	r3, [r7, #8]
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3710      	adds	r7, #16
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	20000d64 	.word	0x20000d64
 8008ea4:	20000d3c 	.word	0x20000d3c
 8008ea8:	20000cfc 	.word	0x20000cfc
 8008eac:	20000d44 	.word	0x20000d44
 8008eb0:	2000086c 	.word	0x2000086c
 8008eb4:	20000868 	.word	0x20000868
 8008eb8:	20000d50 	.word	0x20000d50
 8008ebc:	20000d4c 	.word	0x20000d4c
 8008ec0:	e000ed04 	.word	0xe000ed04

08008ec4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008eca:	4b05      	ldr	r3, [pc, #20]	; (8008ee0 <xTaskGetTickCount+0x1c>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ed0:	687b      	ldr	r3, [r7, #4]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	20000d40 	.word	0x20000d40

08008ee4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b086      	sub	sp, #24
 8008ee8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008eea:	2300      	movs	r3, #0
 8008eec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eee:	4b51      	ldr	r3, [pc, #324]	; (8009034 <xTaskIncrementTick+0x150>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f040 808d 	bne.w	8009012 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ef8:	4b4f      	ldr	r3, [pc, #316]	; (8009038 <xTaskIncrementTick+0x154>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3301      	adds	r3, #1
 8008efe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008f00:	4a4d      	ldr	r2, [pc, #308]	; (8009038 <xTaskIncrementTick+0x154>)
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d11f      	bne.n	8008f4c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008f0c:	4b4b      	ldr	r3, [pc, #300]	; (800903c <xTaskIncrementTick+0x158>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d009      	beq.n	8008f2a <xTaskIncrementTick+0x46>
 8008f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	603b      	str	r3, [r7, #0]
 8008f28:	e7fe      	b.n	8008f28 <xTaskIncrementTick+0x44>
 8008f2a:	4b44      	ldr	r3, [pc, #272]	; (800903c <xTaskIncrementTick+0x158>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	60fb      	str	r3, [r7, #12]
 8008f30:	4b43      	ldr	r3, [pc, #268]	; (8009040 <xTaskIncrementTick+0x15c>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4a41      	ldr	r2, [pc, #260]	; (800903c <xTaskIncrementTick+0x158>)
 8008f36:	6013      	str	r3, [r2, #0]
 8008f38:	4a41      	ldr	r2, [pc, #260]	; (8009040 <xTaskIncrementTick+0x15c>)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6013      	str	r3, [r2, #0]
 8008f3e:	4b41      	ldr	r3, [pc, #260]	; (8009044 <xTaskIncrementTick+0x160>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3301      	adds	r3, #1
 8008f44:	4a3f      	ldr	r2, [pc, #252]	; (8009044 <xTaskIncrementTick+0x160>)
 8008f46:	6013      	str	r3, [r2, #0]
 8008f48:	f000 faca 	bl	80094e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f4c:	4b3e      	ldr	r3, [pc, #248]	; (8009048 <xTaskIncrementTick+0x164>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d34e      	bcc.n	8008ff4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f56:	4b39      	ldr	r3, [pc, #228]	; (800903c <xTaskIncrementTick+0x158>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d101      	bne.n	8008f64 <xTaskIncrementTick+0x80>
 8008f60:	2301      	movs	r3, #1
 8008f62:	e000      	b.n	8008f66 <xTaskIncrementTick+0x82>
 8008f64:	2300      	movs	r3, #0
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d004      	beq.n	8008f74 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f6a:	4b37      	ldr	r3, [pc, #220]	; (8009048 <xTaskIncrementTick+0x164>)
 8008f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f70:	601a      	str	r2, [r3, #0]
					break;
 8008f72:	e03f      	b.n	8008ff4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008f74:	4b31      	ldr	r3, [pc, #196]	; (800903c <xTaskIncrementTick+0x158>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d203      	bcs.n	8008f94 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f8c:	4a2e      	ldr	r2, [pc, #184]	; (8009048 <xTaskIncrementTick+0x164>)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6013      	str	r3, [r2, #0]
						break;
 8008f92:	e02f      	b.n	8008ff4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	3304      	adds	r3, #4
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7fe fc5b 	bl	8007854 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d004      	beq.n	8008fb0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	3318      	adds	r3, #24
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7fe fc52 	bl	8007854 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb4:	4b25      	ldr	r3, [pc, #148]	; (800904c <xTaskIncrementTick+0x168>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d903      	bls.n	8008fc4 <xTaskIncrementTick+0xe0>
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fc0:	4a22      	ldr	r2, [pc, #136]	; (800904c <xTaskIncrementTick+0x168>)
 8008fc2:	6013      	str	r3, [r2, #0]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fc8:	4613      	mov	r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	4413      	add	r3, r2
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4a1f      	ldr	r2, [pc, #124]	; (8009050 <xTaskIncrementTick+0x16c>)
 8008fd2:	441a      	add	r2, r3
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	3304      	adds	r3, #4
 8008fd8:	4619      	mov	r1, r3
 8008fda:	4610      	mov	r0, r2
 8008fdc:	f7fe fbdd 	bl	800779a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fe4:	4b1b      	ldr	r3, [pc, #108]	; (8009054 <xTaskIncrementTick+0x170>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d3b3      	bcc.n	8008f56 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ff2:	e7b0      	b.n	8008f56 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ff4:	4b17      	ldr	r3, [pc, #92]	; (8009054 <xTaskIncrementTick+0x170>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ffa:	4915      	ldr	r1, [pc, #84]	; (8009050 <xTaskIncrementTick+0x16c>)
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	4413      	add	r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	440b      	add	r3, r1
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b01      	cmp	r3, #1
 800900a:	d907      	bls.n	800901c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800900c:	2301      	movs	r3, #1
 800900e:	617b      	str	r3, [r7, #20]
 8009010:	e004      	b.n	800901c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009012:	4b11      	ldr	r3, [pc, #68]	; (8009058 <xTaskIncrementTick+0x174>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	3301      	adds	r3, #1
 8009018:	4a0f      	ldr	r2, [pc, #60]	; (8009058 <xTaskIncrementTick+0x174>)
 800901a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800901c:	4b0f      	ldr	r3, [pc, #60]	; (800905c <xTaskIncrementTick+0x178>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d001      	beq.n	8009028 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8009024:	2301      	movs	r3, #1
 8009026:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009028:	697b      	ldr	r3, [r7, #20]
}
 800902a:	4618      	mov	r0, r3
 800902c:	3718      	adds	r7, #24
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop
 8009034:	20000d64 	.word	0x20000d64
 8009038:	20000d40 	.word	0x20000d40
 800903c:	20000cf4 	.word	0x20000cf4
 8009040:	20000cf8 	.word	0x20000cf8
 8009044:	20000d54 	.word	0x20000d54
 8009048:	20000d5c 	.word	0x20000d5c
 800904c:	20000d44 	.word	0x20000d44
 8009050:	2000086c 	.word	0x2000086c
 8009054:	20000868 	.word	0x20000868
 8009058:	20000d4c 	.word	0x20000d4c
 800905c:	20000d50 	.word	0x20000d50

08009060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009066:	4b27      	ldr	r3, [pc, #156]	; (8009104 <vTaskSwitchContext+0xa4>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d003      	beq.n	8009076 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800906e:	4b26      	ldr	r3, [pc, #152]	; (8009108 <vTaskSwitchContext+0xa8>)
 8009070:	2201      	movs	r2, #1
 8009072:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009074:	e040      	b.n	80090f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8009076:	4b24      	ldr	r3, [pc, #144]	; (8009108 <vTaskSwitchContext+0xa8>)
 8009078:	2200      	movs	r2, #0
 800907a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800907c:	4b23      	ldr	r3, [pc, #140]	; (800910c <vTaskSwitchContext+0xac>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	60fb      	str	r3, [r7, #12]
 8009082:	e00f      	b.n	80090a4 <vTaskSwitchContext+0x44>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d109      	bne.n	800909e <vTaskSwitchContext+0x3e>
 800908a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	607b      	str	r3, [r7, #4]
 800909c:	e7fe      	b.n	800909c <vTaskSwitchContext+0x3c>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3b01      	subs	r3, #1
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	491a      	ldr	r1, [pc, #104]	; (8009110 <vTaskSwitchContext+0xb0>)
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	4613      	mov	r3, r2
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	4413      	add	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	440b      	add	r3, r1
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d0e5      	beq.n	8009084 <vTaskSwitchContext+0x24>
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	4613      	mov	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4413      	add	r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	4a13      	ldr	r2, [pc, #76]	; (8009110 <vTaskSwitchContext+0xb0>)
 80090c4:	4413      	add	r3, r2
 80090c6:	60bb      	str	r3, [r7, #8]
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	685a      	ldr	r2, [r3, #4]
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	605a      	str	r2, [r3, #4]
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	685a      	ldr	r2, [r3, #4]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	3308      	adds	r3, #8
 80090da:	429a      	cmp	r2, r3
 80090dc:	d104      	bne.n	80090e8 <vTaskSwitchContext+0x88>
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	685a      	ldr	r2, [r3, #4]
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	605a      	str	r2, [r3, #4]
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	4a09      	ldr	r2, [pc, #36]	; (8009114 <vTaskSwitchContext+0xb4>)
 80090f0:	6013      	str	r3, [r2, #0]
 80090f2:	4a06      	ldr	r2, [pc, #24]	; (800910c <vTaskSwitchContext+0xac>)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6013      	str	r3, [r2, #0]
}
 80090f8:	bf00      	nop
 80090fa:	3714      	adds	r7, #20
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr
 8009104:	20000d64 	.word	0x20000d64
 8009108:	20000d50 	.word	0x20000d50
 800910c:	20000d44 	.word	0x20000d44
 8009110:	2000086c 	.word	0x2000086c
 8009114:	20000868 	.word	0x20000868

08009118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d109      	bne.n	800913c <vTaskPlaceOnEventList+0x24>
 8009128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912c:	f383 8811 	msr	BASEPRI, r3
 8009130:	f3bf 8f6f 	isb	sy
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	e7fe      	b.n	800913a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800913c:	4b07      	ldr	r3, [pc, #28]	; (800915c <vTaskPlaceOnEventList+0x44>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3318      	adds	r3, #24
 8009142:	4619      	mov	r1, r3
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f7fe fb4c 	bl	80077e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800914a:	2101      	movs	r1, #1
 800914c:	6838      	ldr	r0, [r7, #0]
 800914e:	f000 fb7d 	bl	800984c <prvAddCurrentTaskToDelayedList>
}
 8009152:	bf00      	nop
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	20000868 	.word	0x20000868

08009160 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009160:	b580      	push	{r7, lr}
 8009162:	b086      	sub	sp, #24
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d109      	bne.n	8009186 <vTaskPlaceOnEventListRestricted+0x26>
 8009172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009176:	f383 8811 	msr	BASEPRI, r3
 800917a:	f3bf 8f6f 	isb	sy
 800917e:	f3bf 8f4f 	dsb	sy
 8009182:	617b      	str	r3, [r7, #20]
 8009184:	e7fe      	b.n	8009184 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009186:	4b0a      	ldr	r3, [pc, #40]	; (80091b0 <vTaskPlaceOnEventListRestricted+0x50>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3318      	adds	r3, #24
 800918c:	4619      	mov	r1, r3
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	f7fe fb03 	bl	800779a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d002      	beq.n	80091a0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800919a:	f04f 33ff 	mov.w	r3, #4294967295
 800919e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80091a0:	6879      	ldr	r1, [r7, #4]
 80091a2:	68b8      	ldr	r0, [r7, #8]
 80091a4:	f000 fb52 	bl	800984c <prvAddCurrentTaskToDelayedList>
	}
 80091a8:	bf00      	nop
 80091aa:	3718      	adds	r7, #24
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	20000868 	.word	0x20000868

080091b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b086      	sub	sp, #24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	68db      	ldr	r3, [r3, #12]
 80091c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d109      	bne.n	80091de <xTaskRemoveFromEventList+0x2a>
 80091ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	60fb      	str	r3, [r7, #12]
 80091dc:	e7fe      	b.n	80091dc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	3318      	adds	r3, #24
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7fe fb36 	bl	8007854 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091e8:	4b1d      	ldr	r3, [pc, #116]	; (8009260 <xTaskRemoveFromEventList+0xac>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d11d      	bne.n	800922c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	3304      	adds	r3, #4
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7fe fb2d 	bl	8007854 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091fe:	4b19      	ldr	r3, [pc, #100]	; (8009264 <xTaskRemoveFromEventList+0xb0>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	429a      	cmp	r2, r3
 8009204:	d903      	bls.n	800920e <xTaskRemoveFromEventList+0x5a>
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800920a:	4a16      	ldr	r2, [pc, #88]	; (8009264 <xTaskRemoveFromEventList+0xb0>)
 800920c:	6013      	str	r3, [r2, #0]
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009212:	4613      	mov	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4413      	add	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4a13      	ldr	r2, [pc, #76]	; (8009268 <xTaskRemoveFromEventList+0xb4>)
 800921c:	441a      	add	r2, r3
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	3304      	adds	r3, #4
 8009222:	4619      	mov	r1, r3
 8009224:	4610      	mov	r0, r2
 8009226:	f7fe fab8 	bl	800779a <vListInsertEnd>
 800922a:	e005      	b.n	8009238 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	3318      	adds	r3, #24
 8009230:	4619      	mov	r1, r3
 8009232:	480e      	ldr	r0, [pc, #56]	; (800926c <xTaskRemoveFromEventList+0xb8>)
 8009234:	f7fe fab1 	bl	800779a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800923c:	4b0c      	ldr	r3, [pc, #48]	; (8009270 <xTaskRemoveFromEventList+0xbc>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009242:	429a      	cmp	r2, r3
 8009244:	d905      	bls.n	8009252 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009246:	2301      	movs	r3, #1
 8009248:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800924a:	4b0a      	ldr	r3, [pc, #40]	; (8009274 <xTaskRemoveFromEventList+0xc0>)
 800924c:	2201      	movs	r2, #1
 800924e:	601a      	str	r2, [r3, #0]
 8009250:	e001      	b.n	8009256 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009252:	2300      	movs	r3, #0
 8009254:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8009256:	697b      	ldr	r3, [r7, #20]
}
 8009258:	4618      	mov	r0, r3
 800925a:	3718      	adds	r7, #24
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}
 8009260:	20000d64 	.word	0x20000d64
 8009264:	20000d44 	.word	0x20000d44
 8009268:	2000086c 	.word	0x2000086c
 800926c:	20000cfc 	.word	0x20000cfc
 8009270:	20000868 	.word	0x20000868
 8009274:	20000d50 	.word	0x20000d50

08009278 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009280:	4b06      	ldr	r3, [pc, #24]	; (800929c <vTaskInternalSetTimeOutState+0x24>)
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009288:	4b05      	ldr	r3, [pc, #20]	; (80092a0 <vTaskInternalSetTimeOutState+0x28>)
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	605a      	str	r2, [r3, #4]
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	20000d54 	.word	0x20000d54
 80092a0:	20000d40 	.word	0x20000d40

080092a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b088      	sub	sp, #32
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d109      	bne.n	80092c8 <xTaskCheckForTimeOut+0x24>
 80092b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b8:	f383 8811 	msr	BASEPRI, r3
 80092bc:	f3bf 8f6f 	isb	sy
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	613b      	str	r3, [r7, #16]
 80092c6:	e7fe      	b.n	80092c6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d109      	bne.n	80092e2 <xTaskCheckForTimeOut+0x3e>
 80092ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d2:	f383 8811 	msr	BASEPRI, r3
 80092d6:	f3bf 8f6f 	isb	sy
 80092da:	f3bf 8f4f 	dsb	sy
 80092de:	60fb      	str	r3, [r7, #12]
 80092e0:	e7fe      	b.n	80092e0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80092e2:	f000 ff3b 	bl	800a15c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092e6:	4b1d      	ldr	r3, [pc, #116]	; (800935c <xTaskCheckForTimeOut+0xb8>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	1ad3      	subs	r3, r2, r3
 80092f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092fe:	d102      	bne.n	8009306 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009300:	2300      	movs	r3, #0
 8009302:	61fb      	str	r3, [r7, #28]
 8009304:	e023      	b.n	800934e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	4b15      	ldr	r3, [pc, #84]	; (8009360 <xTaskCheckForTimeOut+0xbc>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d007      	beq.n	8009322 <xTaskCheckForTimeOut+0x7e>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	69ba      	ldr	r2, [r7, #24]
 8009318:	429a      	cmp	r2, r3
 800931a:	d302      	bcc.n	8009322 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800931c:	2301      	movs	r3, #1
 800931e:	61fb      	str	r3, [r7, #28]
 8009320:	e015      	b.n	800934e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	697a      	ldr	r2, [r7, #20]
 8009328:	429a      	cmp	r2, r3
 800932a:	d20b      	bcs.n	8009344 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	1ad2      	subs	r2, r2, r3
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f7ff ff9d 	bl	8009278 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800933e:	2300      	movs	r3, #0
 8009340:	61fb      	str	r3, [r7, #28]
 8009342:	e004      	b.n	800934e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800934a:	2301      	movs	r3, #1
 800934c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800934e:	f000 ff33 	bl	800a1b8 <vPortExitCritical>

	return xReturn;
 8009352:	69fb      	ldr	r3, [r7, #28]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3720      	adds	r7, #32
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	20000d40 	.word	0x20000d40
 8009360:	20000d54 	.word	0x20000d54

08009364 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009364:	b480      	push	{r7}
 8009366:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009368:	4b03      	ldr	r3, [pc, #12]	; (8009378 <vTaskMissedYield+0x14>)
 800936a:	2201      	movs	r2, #1
 800936c:	601a      	str	r2, [r3, #0]
}
 800936e:	bf00      	nop
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	20000d50 	.word	0x20000d50

0800937c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009384:	f000 f852 	bl	800942c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009388:	4b06      	ldr	r3, [pc, #24]	; (80093a4 <prvIdleTask+0x28>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b01      	cmp	r3, #1
 800938e:	d9f9      	bls.n	8009384 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009390:	4b05      	ldr	r3, [pc, #20]	; (80093a8 <prvIdleTask+0x2c>)
 8009392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009396:	601a      	str	r2, [r3, #0]
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80093a0:	e7f0      	b.n	8009384 <prvIdleTask+0x8>
 80093a2:	bf00      	nop
 80093a4:	2000086c 	.word	0x2000086c
 80093a8:	e000ed04 	.word	0xe000ed04

080093ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b082      	sub	sp, #8
 80093b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093b2:	2300      	movs	r3, #0
 80093b4:	607b      	str	r3, [r7, #4]
 80093b6:	e00c      	b.n	80093d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4a12      	ldr	r2, [pc, #72]	; (800940c <prvInitialiseTaskLists+0x60>)
 80093c4:	4413      	add	r3, r2
 80093c6:	4618      	mov	r0, r3
 80093c8:	f7fe f9ba 	bl	8007740 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	3301      	adds	r3, #1
 80093d0:	607b      	str	r3, [r7, #4]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b37      	cmp	r3, #55	; 0x37
 80093d6:	d9ef      	bls.n	80093b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093d8:	480d      	ldr	r0, [pc, #52]	; (8009410 <prvInitialiseTaskLists+0x64>)
 80093da:	f7fe f9b1 	bl	8007740 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093de:	480d      	ldr	r0, [pc, #52]	; (8009414 <prvInitialiseTaskLists+0x68>)
 80093e0:	f7fe f9ae 	bl	8007740 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093e4:	480c      	ldr	r0, [pc, #48]	; (8009418 <prvInitialiseTaskLists+0x6c>)
 80093e6:	f7fe f9ab 	bl	8007740 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ea:	480c      	ldr	r0, [pc, #48]	; (800941c <prvInitialiseTaskLists+0x70>)
 80093ec:	f7fe f9a8 	bl	8007740 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093f0:	480b      	ldr	r0, [pc, #44]	; (8009420 <prvInitialiseTaskLists+0x74>)
 80093f2:	f7fe f9a5 	bl	8007740 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093f6:	4b0b      	ldr	r3, [pc, #44]	; (8009424 <prvInitialiseTaskLists+0x78>)
 80093f8:	4a05      	ldr	r2, [pc, #20]	; (8009410 <prvInitialiseTaskLists+0x64>)
 80093fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093fc:	4b0a      	ldr	r3, [pc, #40]	; (8009428 <prvInitialiseTaskLists+0x7c>)
 80093fe:	4a05      	ldr	r2, [pc, #20]	; (8009414 <prvInitialiseTaskLists+0x68>)
 8009400:	601a      	str	r2, [r3, #0]
}
 8009402:	bf00      	nop
 8009404:	3708      	adds	r7, #8
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}
 800940a:	bf00      	nop
 800940c:	2000086c 	.word	0x2000086c
 8009410:	20000ccc 	.word	0x20000ccc
 8009414:	20000ce0 	.word	0x20000ce0
 8009418:	20000cfc 	.word	0x20000cfc
 800941c:	20000d10 	.word	0x20000d10
 8009420:	20000d28 	.word	0x20000d28
 8009424:	20000cf4 	.word	0x20000cf4
 8009428:	20000cf8 	.word	0x20000cf8

0800942c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009432:	e019      	b.n	8009468 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009434:	f000 fe92 	bl	800a15c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009438:	4b0f      	ldr	r3, [pc, #60]	; (8009478 <prvCheckTasksWaitingTermination+0x4c>)
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	3304      	adds	r3, #4
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe fa05 	bl	8007854 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800944a:	4b0c      	ldr	r3, [pc, #48]	; (800947c <prvCheckTasksWaitingTermination+0x50>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3b01      	subs	r3, #1
 8009450:	4a0a      	ldr	r2, [pc, #40]	; (800947c <prvCheckTasksWaitingTermination+0x50>)
 8009452:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009454:	4b0a      	ldr	r3, [pc, #40]	; (8009480 <prvCheckTasksWaitingTermination+0x54>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	3b01      	subs	r3, #1
 800945a:	4a09      	ldr	r2, [pc, #36]	; (8009480 <prvCheckTasksWaitingTermination+0x54>)
 800945c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800945e:	f000 feab 	bl	800a1b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 f80e 	bl	8009484 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009468:	4b05      	ldr	r3, [pc, #20]	; (8009480 <prvCheckTasksWaitingTermination+0x54>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d1e1      	bne.n	8009434 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009470:	bf00      	nop
 8009472:	3708      	adds	r7, #8
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20000d10 	.word	0x20000d10
 800947c:	20000d3c 	.word	0x20000d3c
 8009480:	20000d24 	.word	0x20000d24

08009484 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009484:	b580      	push	{r7, lr}
 8009486:	b084      	sub	sp, #16
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009492:	2b00      	cmp	r3, #0
 8009494:	d108      	bne.n	80094a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800949a:	4618      	mov	r0, r3
 800949c:	f001 f83a 	bl	800a514 <vPortFree>
				vPortFree( pxTCB );
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f001 f837 	bl	800a514 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094a6:	e017      	b.n	80094d8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d103      	bne.n	80094ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f001 f82e 	bl	800a514 <vPortFree>
	}
 80094b8:	e00e      	b.n	80094d8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d009      	beq.n	80094d8 <prvDeleteTCB+0x54>
 80094c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	60fb      	str	r3, [r7, #12]
 80094d6:	e7fe      	b.n	80094d6 <prvDeleteTCB+0x52>
	}
 80094d8:	bf00      	nop
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094e6:	4b0f      	ldr	r3, [pc, #60]	; (8009524 <prvResetNextTaskUnblockTime+0x44>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d101      	bne.n	80094f4 <prvResetNextTaskUnblockTime+0x14>
 80094f0:	2301      	movs	r3, #1
 80094f2:	e000      	b.n	80094f6 <prvResetNextTaskUnblockTime+0x16>
 80094f4:	2300      	movs	r3, #0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d004      	beq.n	8009504 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094fa:	4b0b      	ldr	r3, [pc, #44]	; (8009528 <prvResetNextTaskUnblockTime+0x48>)
 80094fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009500:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009502:	e008      	b.n	8009516 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009504:	4b07      	ldr	r3, [pc, #28]	; (8009524 <prvResetNextTaskUnblockTime+0x44>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	4a05      	ldr	r2, [pc, #20]	; (8009528 <prvResetNextTaskUnblockTime+0x48>)
 8009514:	6013      	str	r3, [r2, #0]
}
 8009516:	bf00      	nop
 8009518:	370c      	adds	r7, #12
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	20000cf4 	.word	0x20000cf4
 8009528:	20000d5c 	.word	0x20000d5c

0800952c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009532:	4b0b      	ldr	r3, [pc, #44]	; (8009560 <xTaskGetSchedulerState+0x34>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d102      	bne.n	8009540 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800953a:	2301      	movs	r3, #1
 800953c:	607b      	str	r3, [r7, #4]
 800953e:	e008      	b.n	8009552 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009540:	4b08      	ldr	r3, [pc, #32]	; (8009564 <xTaskGetSchedulerState+0x38>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009548:	2302      	movs	r3, #2
 800954a:	607b      	str	r3, [r7, #4]
 800954c:	e001      	b.n	8009552 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800954e:	2300      	movs	r3, #0
 8009550:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009552:	687b      	ldr	r3, [r7, #4]
	}
 8009554:	4618      	mov	r0, r3
 8009556:	370c      	adds	r7, #12
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr
 8009560:	20000d48 	.word	0x20000d48
 8009564:	20000d64 	.word	0x20000d64

08009568 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009574:	2300      	movs	r3, #0
 8009576:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d056      	beq.n	800962c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009582:	4b2d      	ldr	r3, [pc, #180]	; (8009638 <xTaskPriorityInherit+0xd0>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009588:	429a      	cmp	r2, r3
 800958a:	d246      	bcs.n	800961a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	2b00      	cmp	r3, #0
 8009592:	db06      	blt.n	80095a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009594:	4b28      	ldr	r3, [pc, #160]	; (8009638 <xTaskPriorityInherit+0xd0>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	6959      	ldr	r1, [r3, #20]
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095aa:	4613      	mov	r3, r2
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	4413      	add	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4a22      	ldr	r2, [pc, #136]	; (800963c <xTaskPriorityInherit+0xd4>)
 80095b4:	4413      	add	r3, r2
 80095b6:	4299      	cmp	r1, r3
 80095b8:	d101      	bne.n	80095be <xTaskPriorityInherit+0x56>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e000      	b.n	80095c0 <xTaskPriorityInherit+0x58>
 80095be:	2300      	movs	r3, #0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d022      	beq.n	800960a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	3304      	adds	r3, #4
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fe f943 	bl	8007854 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095ce:	4b1a      	ldr	r3, [pc, #104]	; (8009638 <xTaskPriorityInherit+0xd0>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095dc:	4b18      	ldr	r3, [pc, #96]	; (8009640 <xTaskPriorityInherit+0xd8>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d903      	bls.n	80095ec <xTaskPriorityInherit+0x84>
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095e8:	4a15      	ldr	r2, [pc, #84]	; (8009640 <xTaskPriorityInherit+0xd8>)
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f0:	4613      	mov	r3, r2
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	4413      	add	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4a10      	ldr	r2, [pc, #64]	; (800963c <xTaskPriorityInherit+0xd4>)
 80095fa:	441a      	add	r2, r3
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	3304      	adds	r3, #4
 8009600:	4619      	mov	r1, r3
 8009602:	4610      	mov	r0, r2
 8009604:	f7fe f8c9 	bl	800779a <vListInsertEnd>
 8009608:	e004      	b.n	8009614 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800960a:	4b0b      	ldr	r3, [pc, #44]	; (8009638 <xTaskPriorityInherit+0xd0>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009614:	2301      	movs	r3, #1
 8009616:	60fb      	str	r3, [r7, #12]
 8009618:	e008      	b.n	800962c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800961e:	4b06      	ldr	r3, [pc, #24]	; (8009638 <xTaskPriorityInherit+0xd0>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009624:	429a      	cmp	r2, r3
 8009626:	d201      	bcs.n	800962c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009628:	2301      	movs	r3, #1
 800962a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800962c:	68fb      	ldr	r3, [r7, #12]
	}
 800962e:	4618      	mov	r0, r3
 8009630:	3710      	adds	r7, #16
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	20000868 	.word	0x20000868
 800963c:	2000086c 	.word	0x2000086c
 8009640:	20000d44 	.word	0x20000d44

08009644 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009644:	b580      	push	{r7, lr}
 8009646:	b086      	sub	sp, #24
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009650:	2300      	movs	r3, #0
 8009652:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d054      	beq.n	8009704 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800965a:	4b2d      	ldr	r3, [pc, #180]	; (8009710 <xTaskPriorityDisinherit+0xcc>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	693a      	ldr	r2, [r7, #16]
 8009660:	429a      	cmp	r2, r3
 8009662:	d009      	beq.n	8009678 <xTaskPriorityDisinherit+0x34>
 8009664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	60fb      	str	r3, [r7, #12]
 8009676:	e7fe      	b.n	8009676 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800967c:	2b00      	cmp	r3, #0
 800967e:	d109      	bne.n	8009694 <xTaskPriorityDisinherit+0x50>
 8009680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	60bb      	str	r3, [r7, #8]
 8009692:	e7fe      	b.n	8009692 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009698:	1e5a      	subs	r2, r3, #1
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d02c      	beq.n	8009704 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d128      	bne.n	8009704 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	3304      	adds	r3, #4
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7fe f8cc 	bl	8007854 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096d4:	4b0f      	ldr	r3, [pc, #60]	; (8009714 <xTaskPriorityDisinherit+0xd0>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d903      	bls.n	80096e4 <xTaskPriorityDisinherit+0xa0>
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e0:	4a0c      	ldr	r2, [pc, #48]	; (8009714 <xTaskPriorityDisinherit+0xd0>)
 80096e2:	6013      	str	r3, [r2, #0]
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096e8:	4613      	mov	r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	4413      	add	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4a09      	ldr	r2, [pc, #36]	; (8009718 <xTaskPriorityDisinherit+0xd4>)
 80096f2:	441a      	add	r2, r3
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	3304      	adds	r3, #4
 80096f8:	4619      	mov	r1, r3
 80096fa:	4610      	mov	r0, r2
 80096fc:	f7fe f84d 	bl	800779a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009700:	2301      	movs	r3, #1
 8009702:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009704:	697b      	ldr	r3, [r7, #20]
	}
 8009706:	4618      	mov	r0, r3
 8009708:	3718      	adds	r7, #24
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	20000868 	.word	0x20000868
 8009714:	20000d44 	.word	0x20000d44
 8009718:	2000086c 	.word	0x2000086c

0800971c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800971c:	b580      	push	{r7, lr}
 800971e:	b088      	sub	sp, #32
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800972a:	2301      	movs	r3, #1
 800972c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d06d      	beq.n	8009810 <vTaskPriorityDisinheritAfterTimeout+0xf4>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009738:	2b00      	cmp	r3, #0
 800973a:	d109      	bne.n	8009750 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800973c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009740:	f383 8811 	msr	BASEPRI, r3
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	f3bf 8f4f 	dsb	sy
 800974c:	60fb      	str	r3, [r7, #12]
 800974e:	e7fe      	b.n	800974e <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009754:	683a      	ldr	r2, [r7, #0]
 8009756:	429a      	cmp	r2, r3
 8009758:	d902      	bls.n	8009760 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	61fb      	str	r3, [r7, #28]
 800975e:	e002      	b.n	8009766 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009764:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800976a:	69fa      	ldr	r2, [r7, #28]
 800976c:	429a      	cmp	r2, r3
 800976e:	d04f      	beq.n	8009810 <vTaskPriorityDisinheritAfterTimeout+0xf4>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009770:	69bb      	ldr	r3, [r7, #24]
 8009772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009774:	697a      	ldr	r2, [r7, #20]
 8009776:	429a      	cmp	r2, r3
 8009778:	d14a      	bne.n	8009810 <vTaskPriorityDisinheritAfterTimeout+0xf4>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800977a:	4b27      	ldr	r3, [pc, #156]	; (8009818 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	69ba      	ldr	r2, [r7, #24]
 8009780:	429a      	cmp	r2, r3
 8009782:	d109      	bne.n	8009798 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8009784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009788:	f383 8811 	msr	BASEPRI, r3
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	60bb      	str	r3, [r7, #8]
 8009796:	e7fe      	b.n	8009796 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	69fa      	ldr	r2, [r7, #28]
 80097a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	699b      	ldr	r3, [r3, #24]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	db04      	blt.n	80097b6 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80097b2:	69bb      	ldr	r3, [r7, #24]
 80097b4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	6959      	ldr	r1, [r3, #20]
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	4613      	mov	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	4413      	add	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4a15      	ldr	r2, [pc, #84]	; (800981c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097c6:	4413      	add	r3, r2
 80097c8:	4299      	cmp	r1, r3
 80097ca:	d101      	bne.n	80097d0 <vTaskPriorityDisinheritAfterTimeout+0xb4>
 80097cc:	2301      	movs	r3, #1
 80097ce:	e000      	b.n	80097d2 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80097d0:	2300      	movs	r3, #0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d01c      	beq.n	8009810 <vTaskPriorityDisinheritAfterTimeout+0xf4>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	3304      	adds	r3, #4
 80097da:	4618      	mov	r0, r3
 80097dc:	f7fe f83a 	bl	8007854 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e4:	4b0e      	ldr	r3, [pc, #56]	; (8009820 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d903      	bls.n	80097f4 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097f0:	4a0b      	ldr	r2, [pc, #44]	; (8009820 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097f2:	6013      	str	r3, [r2, #0]
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097f8:	4613      	mov	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	4a06      	ldr	r2, [pc, #24]	; (800981c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009802:	441a      	add	r2, r3
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	3304      	adds	r3, #4
 8009808:	4619      	mov	r1, r3
 800980a:	4610      	mov	r0, r2
 800980c:	f7fd ffc5 	bl	800779a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009810:	bf00      	nop
 8009812:	3720      	adds	r7, #32
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	20000868 	.word	0x20000868
 800981c:	2000086c 	.word	0x2000086c
 8009820:	20000d44 	.word	0x20000d44

08009824 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8009824:	b480      	push	{r7}
 8009826:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009828:	4b07      	ldr	r3, [pc, #28]	; (8009848 <pvTaskIncrementMutexHeldCount+0x24>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d004      	beq.n	800983a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009830:	4b05      	ldr	r3, [pc, #20]	; (8009848 <pvTaskIncrementMutexHeldCount+0x24>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009836:	3201      	adds	r2, #1
 8009838:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800983a:	4b03      	ldr	r3, [pc, #12]	; (8009848 <pvTaskIncrementMutexHeldCount+0x24>)
 800983c:	681b      	ldr	r3, [r3, #0]
	}
 800983e:	4618      	mov	r0, r3
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr
 8009848:	20000868 	.word	0x20000868

0800984c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009856:	4b21      	ldr	r3, [pc, #132]	; (80098dc <prvAddCurrentTaskToDelayedList+0x90>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800985c:	4b20      	ldr	r3, [pc, #128]	; (80098e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	3304      	adds	r3, #4
 8009862:	4618      	mov	r0, r3
 8009864:	f7fd fff6 	bl	8007854 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800986e:	d10a      	bne.n	8009886 <prvAddCurrentTaskToDelayedList+0x3a>
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d007      	beq.n	8009886 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009876:	4b1a      	ldr	r3, [pc, #104]	; (80098e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	3304      	adds	r3, #4
 800987c:	4619      	mov	r1, r3
 800987e:	4819      	ldr	r0, [pc, #100]	; (80098e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009880:	f7fd ff8b 	bl	800779a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009884:	e026      	b.n	80098d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4413      	add	r3, r2
 800988c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800988e:	4b14      	ldr	r3, [pc, #80]	; (80098e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68ba      	ldr	r2, [r7, #8]
 8009894:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	429a      	cmp	r2, r3
 800989c:	d209      	bcs.n	80098b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800989e:	4b12      	ldr	r3, [pc, #72]	; (80098e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	4b0f      	ldr	r3, [pc, #60]	; (80098e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3304      	adds	r3, #4
 80098a8:	4619      	mov	r1, r3
 80098aa:	4610      	mov	r0, r2
 80098ac:	f7fd ff99 	bl	80077e2 <vListInsert>
}
 80098b0:	e010      	b.n	80098d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098b2:	4b0e      	ldr	r3, [pc, #56]	; (80098ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	4b0a      	ldr	r3, [pc, #40]	; (80098e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	3304      	adds	r3, #4
 80098bc:	4619      	mov	r1, r3
 80098be:	4610      	mov	r0, r2
 80098c0:	f7fd ff8f 	bl	80077e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80098c4:	4b0a      	ldr	r3, [pc, #40]	; (80098f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	68ba      	ldr	r2, [r7, #8]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d202      	bcs.n	80098d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80098ce:	4a08      	ldr	r2, [pc, #32]	; (80098f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	6013      	str	r3, [r2, #0]
}
 80098d4:	bf00      	nop
 80098d6:	3710      	adds	r7, #16
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	20000d40 	.word	0x20000d40
 80098e0:	20000868 	.word	0x20000868
 80098e4:	20000d28 	.word	0x20000d28
 80098e8:	20000cf8 	.word	0x20000cf8
 80098ec:	20000cf4 	.word	0x20000cf4
 80098f0:	20000d5c 	.word	0x20000d5c

080098f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b08a      	sub	sp, #40	; 0x28
 80098f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80098fa:	2300      	movs	r3, #0
 80098fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80098fe:	f000 fac3 	bl	8009e88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009902:	4b1c      	ldr	r3, [pc, #112]	; (8009974 <xTimerCreateTimerTask+0x80>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d021      	beq.n	800994e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800990a:	2300      	movs	r3, #0
 800990c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800990e:	2300      	movs	r3, #0
 8009910:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009912:	1d3a      	adds	r2, r7, #4
 8009914:	f107 0108 	add.w	r1, r7, #8
 8009918:	f107 030c 	add.w	r3, r7, #12
 800991c:	4618      	mov	r0, r3
 800991e:	f7fd fef5 	bl	800770c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009922:	6879      	ldr	r1, [r7, #4]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	68fa      	ldr	r2, [r7, #12]
 8009928:	9202      	str	r2, [sp, #8]
 800992a:	9301      	str	r3, [sp, #4]
 800992c:	2302      	movs	r3, #2
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	2300      	movs	r3, #0
 8009932:	460a      	mov	r2, r1
 8009934:	4910      	ldr	r1, [pc, #64]	; (8009978 <xTimerCreateTimerTask+0x84>)
 8009936:	4811      	ldr	r0, [pc, #68]	; (800997c <xTimerCreateTimerTask+0x88>)
 8009938:	f7fe ffee 	bl	8008918 <xTaskCreateStatic>
 800993c:	4602      	mov	r2, r0
 800993e:	4b10      	ldr	r3, [pc, #64]	; (8009980 <xTimerCreateTimerTask+0x8c>)
 8009940:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009942:	4b0f      	ldr	r3, [pc, #60]	; (8009980 <xTimerCreateTimerTask+0x8c>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d001      	beq.n	800994e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800994a:	2301      	movs	r3, #1
 800994c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d109      	bne.n	8009968 <xTimerCreateTimerTask+0x74>
 8009954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	613b      	str	r3, [r7, #16]
 8009966:	e7fe      	b.n	8009966 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009968:	697b      	ldr	r3, [r7, #20]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3718      	adds	r7, #24
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	20000d98 	.word	0x20000d98
 8009978:	0800c188 	.word	0x0800c188
 800997c:	08009a9d 	.word	0x08009a9d
 8009980:	20000d9c 	.word	0x20000d9c

08009984 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b08a      	sub	sp, #40	; 0x28
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
 8009990:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009992:	2300      	movs	r3, #0
 8009994:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d109      	bne.n	80099b0 <xTimerGenericCommand+0x2c>
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	623b      	str	r3, [r7, #32]
 80099ae:	e7fe      	b.n	80099ae <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80099b0:	4b19      	ldr	r3, [pc, #100]	; (8009a18 <xTimerGenericCommand+0x94>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d02a      	beq.n	8009a0e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	2b05      	cmp	r3, #5
 80099c8:	dc18      	bgt.n	80099fc <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80099ca:	f7ff fdaf 	bl	800952c <xTaskGetSchedulerState>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d109      	bne.n	80099e8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80099d4:	4b10      	ldr	r3, [pc, #64]	; (8009a18 <xTimerGenericCommand+0x94>)
 80099d6:	6818      	ldr	r0, [r3, #0]
 80099d8:	f107 0110 	add.w	r1, r7, #16
 80099dc:	2300      	movs	r3, #0
 80099de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099e0:	f7fe f950 	bl	8007c84 <xQueueGenericSend>
 80099e4:	6278      	str	r0, [r7, #36]	; 0x24
 80099e6:	e012      	b.n	8009a0e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80099e8:	4b0b      	ldr	r3, [pc, #44]	; (8009a18 <xTimerGenericCommand+0x94>)
 80099ea:	6818      	ldr	r0, [r3, #0]
 80099ec:	f107 0110 	add.w	r1, r7, #16
 80099f0:	2300      	movs	r3, #0
 80099f2:	2200      	movs	r2, #0
 80099f4:	f7fe f946 	bl	8007c84 <xQueueGenericSend>
 80099f8:	6278      	str	r0, [r7, #36]	; 0x24
 80099fa:	e008      	b.n	8009a0e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80099fc:	4b06      	ldr	r3, [pc, #24]	; (8009a18 <xTimerGenericCommand+0x94>)
 80099fe:	6818      	ldr	r0, [r3, #0]
 8009a00:	f107 0110 	add.w	r1, r7, #16
 8009a04:	2300      	movs	r3, #0
 8009a06:	683a      	ldr	r2, [r7, #0]
 8009a08:	f7fe fa36 	bl	8007e78 <xQueueGenericSendFromISR>
 8009a0c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3728      	adds	r7, #40	; 0x28
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	20000d98 	.word	0x20000d98

08009a1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b088      	sub	sp, #32
 8009a20:	af02      	add	r7, sp, #8
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a26:	4b1c      	ldr	r3, [pc, #112]	; (8009a98 <prvProcessExpiredTimer+0x7c>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	3304      	adds	r3, #4
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7fd ff0d 	bl	8007854 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	69db      	ldr	r3, [r3, #28]
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d121      	bne.n	8009a86 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	699a      	ldr	r2, [r3, #24]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	18d1      	adds	r1, r2, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	683a      	ldr	r2, [r7, #0]
 8009a4e:	6978      	ldr	r0, [r7, #20]
 8009a50:	f000 f8c8 	bl	8009be4 <prvInsertTimerInActiveList>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d015      	beq.n	8009a86 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	2300      	movs	r3, #0
 8009a60:	687a      	ldr	r2, [r7, #4]
 8009a62:	2100      	movs	r1, #0
 8009a64:	6978      	ldr	r0, [r7, #20]
 8009a66:	f7ff ff8d 	bl	8009984 <xTimerGenericCommand>
 8009a6a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d109      	bne.n	8009a86 <prvProcessExpiredTimer+0x6a>
 8009a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	60fb      	str	r3, [r7, #12]
 8009a84:	e7fe      	b.n	8009a84 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	6978      	ldr	r0, [r7, #20]
 8009a8c:	4798      	blx	r3
}
 8009a8e:	bf00      	nop
 8009a90:	3718      	adds	r7, #24
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	20000d90 	.word	0x20000d90

08009a9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009aa4:	f107 0308 	add.w	r3, r7, #8
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f000 f857 	bl	8009b5c <prvGetNextExpireTime>
 8009aae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 f803 	bl	8009ac0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009aba:	f000 f8d5 	bl	8009c68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009abe:	e7f1      	b.n	8009aa4 <prvTimerTask+0x8>

08009ac0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009aca:	f7ff f951 	bl	8008d70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ace:	f107 0308 	add.w	r3, r7, #8
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f000 f866 	bl	8009ba4 <prvSampleTimeNow>
 8009ad8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d130      	bne.n	8009b42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d10a      	bne.n	8009afc <prvProcessTimerOrBlockTask+0x3c>
 8009ae6:	687a      	ldr	r2, [r7, #4]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d806      	bhi.n	8009afc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009aee:	f7ff f94d 	bl	8008d8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009af2:	68f9      	ldr	r1, [r7, #12]
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f7ff ff91 	bl	8009a1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009afa:	e024      	b.n	8009b46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d008      	beq.n	8009b14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009b02:	4b13      	ldr	r3, [pc, #76]	; (8009b50 <prvProcessTimerOrBlockTask+0x90>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	bf0c      	ite	eq
 8009b0c:	2301      	moveq	r3, #1
 8009b0e:	2300      	movne	r3, #0
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009b14:	4b0f      	ldr	r3, [pc, #60]	; (8009b54 <prvProcessTimerOrBlockTask+0x94>)
 8009b16:	6818      	ldr	r0, [r3, #0]
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	1ad3      	subs	r3, r2, r3
 8009b1e:	683a      	ldr	r2, [r7, #0]
 8009b20:	4619      	mov	r1, r3
 8009b22:	f7fe fec5 	bl	80088b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009b26:	f7ff f931 	bl	8008d8c <xTaskResumeAll>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d10a      	bne.n	8009b46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009b30:	4b09      	ldr	r3, [pc, #36]	; (8009b58 <prvProcessTimerOrBlockTask+0x98>)
 8009b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	f3bf 8f6f 	isb	sy
}
 8009b40:	e001      	b.n	8009b46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009b42:	f7ff f923 	bl	8008d8c <xTaskResumeAll>
}
 8009b46:	bf00      	nop
 8009b48:	3710      	adds	r7, #16
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	20000d94 	.word	0x20000d94
 8009b54:	20000d98 	.word	0x20000d98
 8009b58:	e000ed04 	.word	0xe000ed04

08009b5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009b64:	4b0e      	ldr	r3, [pc, #56]	; (8009ba0 <prvGetNextExpireTime+0x44>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bf0c      	ite	eq
 8009b6e:	2301      	moveq	r3, #1
 8009b70:	2300      	movne	r3, #0
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	461a      	mov	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d105      	bne.n	8009b8e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b82:	4b07      	ldr	r3, [pc, #28]	; (8009ba0 <prvGetNextExpireTime+0x44>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	e001      	b.n	8009b92 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009b92:	68fb      	ldr	r3, [r7, #12]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr
 8009ba0:	20000d90 	.word	0x20000d90

08009ba4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009bac:	f7ff f98a 	bl	8008ec4 <xTaskGetTickCount>
 8009bb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009bb2:	4b0b      	ldr	r3, [pc, #44]	; (8009be0 <prvSampleTimeNow+0x3c>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d205      	bcs.n	8009bc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009bbc:	f000 f904 	bl	8009dc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	601a      	str	r2, [r3, #0]
 8009bc6:	e002      	b.n	8009bce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009bce:	4a04      	ldr	r2, [pc, #16]	; (8009be0 <prvSampleTimeNow+0x3c>)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3710      	adds	r7, #16
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
 8009bde:	bf00      	nop
 8009be0:	20000da0 	.word	0x20000da0

08009be4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b086      	sub	sp, #24
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
 8009bf0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	68fa      	ldr	r2, [r7, #12]
 8009c00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d812      	bhi.n	8009c30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c0a:	687a      	ldr	r2, [r7, #4]
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	1ad2      	subs	r2, r2, r3
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d302      	bcc.n	8009c1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	617b      	str	r3, [r7, #20]
 8009c1c:	e01b      	b.n	8009c56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009c1e:	4b10      	ldr	r3, [pc, #64]	; (8009c60 <prvInsertTimerInActiveList+0x7c>)
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	3304      	adds	r3, #4
 8009c26:	4619      	mov	r1, r3
 8009c28:	4610      	mov	r0, r2
 8009c2a:	f7fd fdda 	bl	80077e2 <vListInsert>
 8009c2e:	e012      	b.n	8009c56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d206      	bcs.n	8009c46 <prvInsertTimerInActiveList+0x62>
 8009c38:	68ba      	ldr	r2, [r7, #8]
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d302      	bcc.n	8009c46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009c40:	2301      	movs	r3, #1
 8009c42:	617b      	str	r3, [r7, #20]
 8009c44:	e007      	b.n	8009c56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c46:	4b07      	ldr	r3, [pc, #28]	; (8009c64 <prvInsertTimerInActiveList+0x80>)
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	3304      	adds	r3, #4
 8009c4e:	4619      	mov	r1, r3
 8009c50:	4610      	mov	r0, r2
 8009c52:	f7fd fdc6 	bl	80077e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009c56:	697b      	ldr	r3, [r7, #20]
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}
 8009c60:	20000d94 	.word	0x20000d94
 8009c64:	20000d90 	.word	0x20000d90

08009c68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b08e      	sub	sp, #56	; 0x38
 8009c6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c6e:	e099      	b.n	8009da4 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	da17      	bge.n	8009ca6 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009c76:	1d3b      	adds	r3, r7, #4
 8009c78:	3304      	adds	r3, #4
 8009c7a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d109      	bne.n	8009c96 <prvProcessReceivedCommands+0x2e>
 8009c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c86:	f383 8811 	msr	BASEPRI, r3
 8009c8a:	f3bf 8f6f 	isb	sy
 8009c8e:	f3bf 8f4f 	dsb	sy
 8009c92:	61fb      	str	r3, [r7, #28]
 8009c94:	e7fe      	b.n	8009c94 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c9c:	6850      	ldr	r0, [r2, #4]
 8009c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ca0:	6892      	ldr	r2, [r2, #8]
 8009ca2:	4611      	mov	r1, r2
 8009ca4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	db7a      	blt.n	8009da2 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb2:	695b      	ldr	r3, [r3, #20]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d004      	beq.n	8009cc2 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cba:	3304      	adds	r3, #4
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7fd fdc9 	bl	8007854 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009cc2:	463b      	mov	r3, r7
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7ff ff6d 	bl	8009ba4 <prvSampleTimeNow>
 8009cca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b09      	cmp	r3, #9
 8009cd0:	d868      	bhi.n	8009da4 <prvProcessReceivedCommands+0x13c>
 8009cd2:	a201      	add	r2, pc, #4	; (adr r2, 8009cd8 <prvProcessReceivedCommands+0x70>)
 8009cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd8:	08009d01 	.word	0x08009d01
 8009cdc:	08009d01 	.word	0x08009d01
 8009ce0:	08009d01 	.word	0x08009d01
 8009ce4:	08009da5 	.word	0x08009da5
 8009ce8:	08009d5b 	.word	0x08009d5b
 8009cec:	08009d91 	.word	0x08009d91
 8009cf0:	08009d01 	.word	0x08009d01
 8009cf4:	08009d01 	.word	0x08009d01
 8009cf8:	08009da5 	.word	0x08009da5
 8009cfc:	08009d5b 	.word	0x08009d5b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d04:	699b      	ldr	r3, [r3, #24]
 8009d06:	18d1      	adds	r1, r2, r3
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d0e:	f7ff ff69 	bl	8009be4 <prvInsertTimerInActiveList>
 8009d12:	4603      	mov	r3, r0
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d045      	beq.n	8009da4 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d1e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d22:	69db      	ldr	r3, [r3, #28]
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d13d      	bne.n	8009da4 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009d28:	68ba      	ldr	r2, [r7, #8]
 8009d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	441a      	add	r2, r3
 8009d30:	2300      	movs	r3, #0
 8009d32:	9300      	str	r3, [sp, #0]
 8009d34:	2300      	movs	r3, #0
 8009d36:	2100      	movs	r1, #0
 8009d38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d3a:	f7ff fe23 	bl	8009984 <xTimerGenericCommand>
 8009d3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d12e      	bne.n	8009da4 <prvProcessReceivedCommands+0x13c>
 8009d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4a:	f383 8811 	msr	BASEPRI, r3
 8009d4e:	f3bf 8f6f 	isb	sy
 8009d52:	f3bf 8f4f 	dsb	sy
 8009d56:	61bb      	str	r3, [r7, #24]
 8009d58:	e7fe      	b.n	8009d58 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d5e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d62:	699b      	ldr	r3, [r3, #24]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d109      	bne.n	8009d7c <prvProcessReceivedCommands+0x114>
 8009d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6c:	f383 8811 	msr	BASEPRI, r3
 8009d70:	f3bf 8f6f 	isb	sy
 8009d74:	f3bf 8f4f 	dsb	sy
 8009d78:	617b      	str	r3, [r7, #20]
 8009d7a:	e7fe      	b.n	8009d7a <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7e:	699a      	ldr	r2, [r3, #24]
 8009d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d82:	18d1      	adds	r1, r2, r3
 8009d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d8a:	f7ff ff2b 	bl	8009be4 <prvInsertTimerInActiveList>
					break;
 8009d8e:	e009      	b.n	8009da4 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d92:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d104      	bne.n	8009da4 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8009d9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d9c:	f000 fbba 	bl	800a514 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009da0:	e000      	b.n	8009da4 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009da2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009da4:	4b07      	ldr	r3, [pc, #28]	; (8009dc4 <prvProcessReceivedCommands+0x15c>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	1d39      	adds	r1, r7, #4
 8009daa:	2200      	movs	r2, #0
 8009dac:	4618      	mov	r0, r3
 8009dae:	f7fe f981 	bl	80080b4 <xQueueReceive>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f47f af5b 	bne.w	8009c70 <prvProcessReceivedCommands+0x8>
	}
}
 8009dba:	bf00      	nop
 8009dbc:	3730      	adds	r7, #48	; 0x30
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	20000d98 	.word	0x20000d98

08009dc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b088      	sub	sp, #32
 8009dcc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009dce:	e044      	b.n	8009e5a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009dd0:	4b2b      	ldr	r3, [pc, #172]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009dda:	4b29      	ldr	r3, [pc, #164]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	68db      	ldr	r3, [r3, #12]
 8009de2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	3304      	adds	r3, #4
 8009de8:	4618      	mov	r0, r3
 8009dea:	f7fd fd33 	bl	8007854 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	69db      	ldr	r3, [r3, #28]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d12d      	bne.n	8009e5a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	693a      	ldr	r2, [r7, #16]
 8009e04:	4413      	add	r3, r2
 8009e06:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d90e      	bls.n	8009e2e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	68fa      	ldr	r2, [r7, #12]
 8009e1a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e1c:	4b18      	ldr	r3, [pc, #96]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	3304      	adds	r3, #4
 8009e24:	4619      	mov	r1, r3
 8009e26:	4610      	mov	r0, r2
 8009e28:	f7fd fcdb 	bl	80077e2 <vListInsert>
 8009e2c:	e015      	b.n	8009e5a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e2e:	2300      	movs	r3, #0
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	2300      	movs	r3, #0
 8009e34:	693a      	ldr	r2, [r7, #16]
 8009e36:	2100      	movs	r1, #0
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f7ff fda3 	bl	8009984 <xTimerGenericCommand>
 8009e3e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d109      	bne.n	8009e5a <prvSwitchTimerLists+0x92>
 8009e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e4a:	f383 8811 	msr	BASEPRI, r3
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f3bf 8f4f 	dsb	sy
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	e7fe      	b.n	8009e58 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e5a:	4b09      	ldr	r3, [pc, #36]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1b5      	bne.n	8009dd0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e64:	4b06      	ldr	r3, [pc, #24]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e6a:	4b06      	ldr	r3, [pc, #24]	; (8009e84 <prvSwitchTimerLists+0xbc>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a04      	ldr	r2, [pc, #16]	; (8009e80 <prvSwitchTimerLists+0xb8>)
 8009e70:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e72:	4a04      	ldr	r2, [pc, #16]	; (8009e84 <prvSwitchTimerLists+0xbc>)
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	6013      	str	r3, [r2, #0]
}
 8009e78:	bf00      	nop
 8009e7a:	3718      	adds	r7, #24
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	20000d90 	.word	0x20000d90
 8009e84:	20000d94 	.word	0x20000d94

08009e88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e8e:	f000 f965 	bl	800a15c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e92:	4b15      	ldr	r3, [pc, #84]	; (8009ee8 <prvCheckForValidListAndQueue+0x60>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d120      	bne.n	8009edc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e9a:	4814      	ldr	r0, [pc, #80]	; (8009eec <prvCheckForValidListAndQueue+0x64>)
 8009e9c:	f7fd fc50 	bl	8007740 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ea0:	4813      	ldr	r0, [pc, #76]	; (8009ef0 <prvCheckForValidListAndQueue+0x68>)
 8009ea2:	f7fd fc4d 	bl	8007740 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009ea6:	4b13      	ldr	r3, [pc, #76]	; (8009ef4 <prvCheckForValidListAndQueue+0x6c>)
 8009ea8:	4a10      	ldr	r2, [pc, #64]	; (8009eec <prvCheckForValidListAndQueue+0x64>)
 8009eaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009eac:	4b12      	ldr	r3, [pc, #72]	; (8009ef8 <prvCheckForValidListAndQueue+0x70>)
 8009eae:	4a10      	ldr	r2, [pc, #64]	; (8009ef0 <prvCheckForValidListAndQueue+0x68>)
 8009eb0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	4b11      	ldr	r3, [pc, #68]	; (8009efc <prvCheckForValidListAndQueue+0x74>)
 8009eb8:	4a11      	ldr	r2, [pc, #68]	; (8009f00 <prvCheckForValidListAndQueue+0x78>)
 8009eba:	2110      	movs	r1, #16
 8009ebc:	200a      	movs	r0, #10
 8009ebe:	f7fd fd5b 	bl	8007978 <xQueueGenericCreateStatic>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	4b08      	ldr	r3, [pc, #32]	; (8009ee8 <prvCheckForValidListAndQueue+0x60>)
 8009ec6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009ec8:	4b07      	ldr	r3, [pc, #28]	; (8009ee8 <prvCheckForValidListAndQueue+0x60>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d005      	beq.n	8009edc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009ed0:	4b05      	ldr	r3, [pc, #20]	; (8009ee8 <prvCheckForValidListAndQueue+0x60>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	490b      	ldr	r1, [pc, #44]	; (8009f04 <prvCheckForValidListAndQueue+0x7c>)
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7fe fc98 	bl	800880c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009edc:	f000 f96c 	bl	800a1b8 <vPortExitCritical>
}
 8009ee0:	bf00      	nop
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	20000d98 	.word	0x20000d98
 8009eec:	20000d68 	.word	0x20000d68
 8009ef0:	20000d7c 	.word	0x20000d7c
 8009ef4:	20000d90 	.word	0x20000d90
 8009ef8:	20000d94 	.word	0x20000d94
 8009efc:	20000e44 	.word	0x20000e44
 8009f00:	20000da4 	.word	0x20000da4
 8009f04:	0800c190 	.word	0x0800c190

08009f08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3b04      	subs	r3, #4
 8009f18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009f20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	3b04      	subs	r3, #4
 8009f26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	f023 0201 	bic.w	r2, r3, #1
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	3b04      	subs	r3, #4
 8009f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f38:	4a0c      	ldr	r2, [pc, #48]	; (8009f6c <pxPortInitialiseStack+0x64>)
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	3b14      	subs	r3, #20
 8009f42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	3b04      	subs	r3, #4
 8009f4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f06f 0202 	mvn.w	r2, #2
 8009f56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	3b20      	subs	r3, #32
 8009f5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3714      	adds	r7, #20
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	08009f71 	.word	0x08009f71

08009f70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f76:	2300      	movs	r3, #0
 8009f78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f7a:	4b11      	ldr	r3, [pc, #68]	; (8009fc0 <prvTaskExitError+0x50>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f82:	d009      	beq.n	8009f98 <prvTaskExitError+0x28>
 8009f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f88:	f383 8811 	msr	BASEPRI, r3
 8009f8c:	f3bf 8f6f 	isb	sy
 8009f90:	f3bf 8f4f 	dsb	sy
 8009f94:	60fb      	str	r3, [r7, #12]
 8009f96:	e7fe      	b.n	8009f96 <prvTaskExitError+0x26>
 8009f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f9c:	f383 8811 	msr	BASEPRI, r3
 8009fa0:	f3bf 8f6f 	isb	sy
 8009fa4:	f3bf 8f4f 	dsb	sy
 8009fa8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009faa:	bf00      	nop
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d0fc      	beq.n	8009fac <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009fb2:	bf00      	nop
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	200000e4 	.word	0x200000e4
	...

08009fd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009fd0:	4b07      	ldr	r3, [pc, #28]	; (8009ff0 <pxCurrentTCBConst2>)
 8009fd2:	6819      	ldr	r1, [r3, #0]
 8009fd4:	6808      	ldr	r0, [r1, #0]
 8009fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fda:	f380 8809 	msr	PSP, r0
 8009fde:	f3bf 8f6f 	isb	sy
 8009fe2:	f04f 0000 	mov.w	r0, #0
 8009fe6:	f380 8811 	msr	BASEPRI, r0
 8009fea:	4770      	bx	lr
 8009fec:	f3af 8000 	nop.w

08009ff0 <pxCurrentTCBConst2>:
 8009ff0:	20000868 	.word	0x20000868
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ff4:	bf00      	nop
 8009ff6:	bf00      	nop

08009ff8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ff8:	4808      	ldr	r0, [pc, #32]	; (800a01c <prvPortStartFirstTask+0x24>)
 8009ffa:	6800      	ldr	r0, [r0, #0]
 8009ffc:	6800      	ldr	r0, [r0, #0]
 8009ffe:	f380 8808 	msr	MSP, r0
 800a002:	f04f 0000 	mov.w	r0, #0
 800a006:	f380 8814 	msr	CONTROL, r0
 800a00a:	b662      	cpsie	i
 800a00c:	b661      	cpsie	f
 800a00e:	f3bf 8f4f 	dsb	sy
 800a012:	f3bf 8f6f 	isb	sy
 800a016:	df00      	svc	0
 800a018:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a01a:	bf00      	nop
 800a01c:	e000ed08 	.word	0xe000ed08

0800a020 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a026:	4b44      	ldr	r3, [pc, #272]	; (800a138 <xPortStartScheduler+0x118>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a44      	ldr	r2, [pc, #272]	; (800a13c <xPortStartScheduler+0x11c>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d109      	bne.n	800a044 <xPortStartScheduler+0x24>
 800a030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a034:	f383 8811 	msr	BASEPRI, r3
 800a038:	f3bf 8f6f 	isb	sy
 800a03c:	f3bf 8f4f 	dsb	sy
 800a040:	613b      	str	r3, [r7, #16]
 800a042:	e7fe      	b.n	800a042 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a044:	4b3c      	ldr	r3, [pc, #240]	; (800a138 <xPortStartScheduler+0x118>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a3d      	ldr	r2, [pc, #244]	; (800a140 <xPortStartScheduler+0x120>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d109      	bne.n	800a062 <xPortStartScheduler+0x42>
 800a04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a052:	f383 8811 	msr	BASEPRI, r3
 800a056:	f3bf 8f6f 	isb	sy
 800a05a:	f3bf 8f4f 	dsb	sy
 800a05e:	60fb      	str	r3, [r7, #12]
 800a060:	e7fe      	b.n	800a060 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a062:	4b38      	ldr	r3, [pc, #224]	; (800a144 <xPortStartScheduler+0x124>)
 800a064:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	22ff      	movs	r2, #255	; 0xff
 800a072:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a07c:	78fb      	ldrb	r3, [r7, #3]
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a084:	b2da      	uxtb	r2, r3
 800a086:	4b30      	ldr	r3, [pc, #192]	; (800a148 <xPortStartScheduler+0x128>)
 800a088:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a08a:	4b30      	ldr	r3, [pc, #192]	; (800a14c <xPortStartScheduler+0x12c>)
 800a08c:	2207      	movs	r2, #7
 800a08e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a090:	e009      	b.n	800a0a6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800a092:	4b2e      	ldr	r3, [pc, #184]	; (800a14c <xPortStartScheduler+0x12c>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	3b01      	subs	r3, #1
 800a098:	4a2c      	ldr	r2, [pc, #176]	; (800a14c <xPortStartScheduler+0x12c>)
 800a09a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a09c:	78fb      	ldrb	r3, [r7, #3]
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	005b      	lsls	r3, r3, #1
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0a6:	78fb      	ldrb	r3, [r7, #3]
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ae:	2b80      	cmp	r3, #128	; 0x80
 800a0b0:	d0ef      	beq.n	800a092 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a0b2:	4b26      	ldr	r3, [pc, #152]	; (800a14c <xPortStartScheduler+0x12c>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f1c3 0307 	rsb	r3, r3, #7
 800a0ba:	2b04      	cmp	r3, #4
 800a0bc:	d009      	beq.n	800a0d2 <xPortStartScheduler+0xb2>
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	60bb      	str	r3, [r7, #8]
 800a0d0:	e7fe      	b.n	800a0d0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a0d2:	4b1e      	ldr	r3, [pc, #120]	; (800a14c <xPortStartScheduler+0x12c>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	4a1c      	ldr	r2, [pc, #112]	; (800a14c <xPortStartScheduler+0x12c>)
 800a0da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a0dc:	4b1b      	ldr	r3, [pc, #108]	; (800a14c <xPortStartScheduler+0x12c>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a0e4:	4a19      	ldr	r2, [pc, #100]	; (800a14c <xPortStartScheduler+0x12c>)
 800a0e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	b2da      	uxtb	r2, r3
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a0f0:	4b17      	ldr	r3, [pc, #92]	; (800a150 <xPortStartScheduler+0x130>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a16      	ldr	r2, [pc, #88]	; (800a150 <xPortStartScheduler+0x130>)
 800a0f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a0fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0fc:	4b14      	ldr	r3, [pc, #80]	; (800a150 <xPortStartScheduler+0x130>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a13      	ldr	r2, [pc, #76]	; (800a150 <xPortStartScheduler+0x130>)
 800a102:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a106:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a108:	f000 f8d6 	bl	800a2b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a10c:	4b11      	ldr	r3, [pc, #68]	; (800a154 <xPortStartScheduler+0x134>)
 800a10e:	2200      	movs	r2, #0
 800a110:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a112:	f000 f8f5 	bl	800a300 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a116:	4b10      	ldr	r3, [pc, #64]	; (800a158 <xPortStartScheduler+0x138>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a0f      	ldr	r2, [pc, #60]	; (800a158 <xPortStartScheduler+0x138>)
 800a11c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a120:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a122:	f7ff ff69 	bl	8009ff8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a126:	f7fe ff9b 	bl	8009060 <vTaskSwitchContext>
	prvTaskExitError();
 800a12a:	f7ff ff21 	bl	8009f70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3718      	adds	r7, #24
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	e000ed00 	.word	0xe000ed00
 800a13c:	410fc271 	.word	0x410fc271
 800a140:	410fc270 	.word	0x410fc270
 800a144:	e000e400 	.word	0xe000e400
 800a148:	20000e94 	.word	0x20000e94
 800a14c:	20000e98 	.word	0x20000e98
 800a150:	e000ed20 	.word	0xe000ed20
 800a154:	200000e4 	.word	0x200000e4
 800a158:	e000ef34 	.word	0xe000ef34

0800a15c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a166:	f383 8811 	msr	BASEPRI, r3
 800a16a:	f3bf 8f6f 	isb	sy
 800a16e:	f3bf 8f4f 	dsb	sy
 800a172:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a174:	4b0e      	ldr	r3, [pc, #56]	; (800a1b0 <vPortEnterCritical+0x54>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	3301      	adds	r3, #1
 800a17a:	4a0d      	ldr	r2, [pc, #52]	; (800a1b0 <vPortEnterCritical+0x54>)
 800a17c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a17e:	4b0c      	ldr	r3, [pc, #48]	; (800a1b0 <vPortEnterCritical+0x54>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d10e      	bne.n	800a1a4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a186:	4b0b      	ldr	r3, [pc, #44]	; (800a1b4 <vPortEnterCritical+0x58>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d009      	beq.n	800a1a4 <vPortEnterCritical+0x48>
 800a190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a194:	f383 8811 	msr	BASEPRI, r3
 800a198:	f3bf 8f6f 	isb	sy
 800a19c:	f3bf 8f4f 	dsb	sy
 800a1a0:	603b      	str	r3, [r7, #0]
 800a1a2:	e7fe      	b.n	800a1a2 <vPortEnterCritical+0x46>
	}
}
 800a1a4:	bf00      	nop
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr
 800a1b0:	200000e4 	.word	0x200000e4
 800a1b4:	e000ed04 	.word	0xe000ed04

0800a1b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a1be:	4b11      	ldr	r3, [pc, #68]	; (800a204 <vPortExitCritical+0x4c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d109      	bne.n	800a1da <vPortExitCritical+0x22>
 800a1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ca:	f383 8811 	msr	BASEPRI, r3
 800a1ce:	f3bf 8f6f 	isb	sy
 800a1d2:	f3bf 8f4f 	dsb	sy
 800a1d6:	607b      	str	r3, [r7, #4]
 800a1d8:	e7fe      	b.n	800a1d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800a1da:	4b0a      	ldr	r3, [pc, #40]	; (800a204 <vPortExitCritical+0x4c>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	4a08      	ldr	r2, [pc, #32]	; (800a204 <vPortExitCritical+0x4c>)
 800a1e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a1e4:	4b07      	ldr	r3, [pc, #28]	; (800a204 <vPortExitCritical+0x4c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d104      	bne.n	800a1f6 <vPortExitCritical+0x3e>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1f6:	bf00      	nop
 800a1f8:	370c      	adds	r7, #12
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	200000e4 	.word	0x200000e4
	...

0800a210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a210:	f3ef 8009 	mrs	r0, PSP
 800a214:	f3bf 8f6f 	isb	sy
 800a218:	4b15      	ldr	r3, [pc, #84]	; (800a270 <pxCurrentTCBConst>)
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	f01e 0f10 	tst.w	lr, #16
 800a220:	bf08      	it	eq
 800a222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22a:	6010      	str	r0, [r2, #0]
 800a22c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a230:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a234:	f380 8811 	msr	BASEPRI, r0
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	f3bf 8f6f 	isb	sy
 800a240:	f7fe ff0e 	bl	8009060 <vTaskSwitchContext>
 800a244:	f04f 0000 	mov.w	r0, #0
 800a248:	f380 8811 	msr	BASEPRI, r0
 800a24c:	bc09      	pop	{r0, r3}
 800a24e:	6819      	ldr	r1, [r3, #0]
 800a250:	6808      	ldr	r0, [r1, #0]
 800a252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a256:	f01e 0f10 	tst.w	lr, #16
 800a25a:	bf08      	it	eq
 800a25c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a260:	f380 8809 	msr	PSP, r0
 800a264:	f3bf 8f6f 	isb	sy
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	f3af 8000 	nop.w

0800a270 <pxCurrentTCBConst>:
 800a270:	20000868 	.word	0x20000868
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a274:	bf00      	nop
 800a276:	bf00      	nop

0800a278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
	__asm volatile
 800a27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a282:	f383 8811 	msr	BASEPRI, r3
 800a286:	f3bf 8f6f 	isb	sy
 800a28a:	f3bf 8f4f 	dsb	sy
 800a28e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a290:	f7fe fe28 	bl	8008ee4 <xTaskIncrementTick>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d003      	beq.n	800a2a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a29a:	4b06      	ldr	r3, [pc, #24]	; (800a2b4 <SysTick_Handler+0x3c>)
 800a29c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a2ac:	bf00      	nop
 800a2ae:	3708      	adds	r7, #8
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	e000ed04 	.word	0xe000ed04

0800a2b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a2bc:	4b0b      	ldr	r3, [pc, #44]	; (800a2ec <vPortSetupTimerInterrupt+0x34>)
 800a2be:	2200      	movs	r2, #0
 800a2c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a2c2:	4b0b      	ldr	r3, [pc, #44]	; (800a2f0 <vPortSetupTimerInterrupt+0x38>)
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a2c8:	4b0a      	ldr	r3, [pc, #40]	; (800a2f4 <vPortSetupTimerInterrupt+0x3c>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a0a      	ldr	r2, [pc, #40]	; (800a2f8 <vPortSetupTimerInterrupt+0x40>)
 800a2ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a2d2:	099b      	lsrs	r3, r3, #6
 800a2d4:	4a09      	ldr	r2, [pc, #36]	; (800a2fc <vPortSetupTimerInterrupt+0x44>)
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a2da:	4b04      	ldr	r3, [pc, #16]	; (800a2ec <vPortSetupTimerInterrupt+0x34>)
 800a2dc:	2207      	movs	r2, #7
 800a2de:	601a      	str	r2, [r3, #0]
}
 800a2e0:	bf00      	nop
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
 800a2ea:	bf00      	nop
 800a2ec:	e000e010 	.word	0xe000e010
 800a2f0:	e000e018 	.word	0xe000e018
 800a2f4:	200000bc 	.word	0x200000bc
 800a2f8:	10624dd3 	.word	0x10624dd3
 800a2fc:	e000e014 	.word	0xe000e014

0800a300 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a300:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a310 <vPortEnableVFP+0x10>
 800a304:	6801      	ldr	r1, [r0, #0]
 800a306:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a30a:	6001      	str	r1, [r0, #0]
 800a30c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a30e:	bf00      	nop
 800a310:	e000ed88 	.word	0xe000ed88

0800a314 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a31a:	f3ef 8305 	mrs	r3, IPSR
 800a31e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2b0f      	cmp	r3, #15
 800a324:	d913      	bls.n	800a34e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a326:	4a16      	ldr	r2, [pc, #88]	; (800a380 <vPortValidateInterruptPriority+0x6c>)
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	4413      	add	r3, r2
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a330:	4b14      	ldr	r3, [pc, #80]	; (800a384 <vPortValidateInterruptPriority+0x70>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	7afa      	ldrb	r2, [r7, #11]
 800a336:	429a      	cmp	r2, r3
 800a338:	d209      	bcs.n	800a34e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	607b      	str	r3, [r7, #4]
 800a34c:	e7fe      	b.n	800a34c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a34e:	4b0e      	ldr	r3, [pc, #56]	; (800a388 <vPortValidateInterruptPriority+0x74>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a356:	4b0d      	ldr	r3, [pc, #52]	; (800a38c <vPortValidateInterruptPriority+0x78>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d909      	bls.n	800a372 <vPortValidateInterruptPriority+0x5e>
 800a35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	603b      	str	r3, [r7, #0]
 800a370:	e7fe      	b.n	800a370 <vPortValidateInterruptPriority+0x5c>
	}
 800a372:	bf00      	nop
 800a374:	3714      	adds	r7, #20
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	e000e3f0 	.word	0xe000e3f0
 800a384:	20000e94 	.word	0x20000e94
 800a388:	e000ed0c 	.word	0xe000ed0c
 800a38c:	20000e98 	.word	0x20000e98

0800a390 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b08a      	sub	sp, #40	; 0x28
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a398:	2300      	movs	r3, #0
 800a39a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a39c:	f7fe fce8 	bl	8008d70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a3a0:	4b57      	ldr	r3, [pc, #348]	; (800a500 <pvPortMalloc+0x170>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d101      	bne.n	800a3ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a3a8:	f000 f90c 	bl	800a5c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a3ac:	4b55      	ldr	r3, [pc, #340]	; (800a504 <pvPortMalloc+0x174>)
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4013      	ands	r3, r2
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f040 808c 	bne.w	800a4d2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d01c      	beq.n	800a3fa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800a3c0:	2208      	movs	r2, #8
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4413      	add	r3, r2
 800a3c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f003 0307 	and.w	r3, r3, #7
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d013      	beq.n	800a3fa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f023 0307 	bic.w	r3, r3, #7
 800a3d8:	3308      	adds	r3, #8
 800a3da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f003 0307 	and.w	r3, r3, #7
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d009      	beq.n	800a3fa <pvPortMalloc+0x6a>
 800a3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ea:	f383 8811 	msr	BASEPRI, r3
 800a3ee:	f3bf 8f6f 	isb	sy
 800a3f2:	f3bf 8f4f 	dsb	sy
 800a3f6:	617b      	str	r3, [r7, #20]
 800a3f8:	e7fe      	b.n	800a3f8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d068      	beq.n	800a4d2 <pvPortMalloc+0x142>
 800a400:	4b41      	ldr	r3, [pc, #260]	; (800a508 <pvPortMalloc+0x178>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	429a      	cmp	r2, r3
 800a408:	d863      	bhi.n	800a4d2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a40a:	4b40      	ldr	r3, [pc, #256]	; (800a50c <pvPortMalloc+0x17c>)
 800a40c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a40e:	4b3f      	ldr	r3, [pc, #252]	; (800a50c <pvPortMalloc+0x17c>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a414:	e004      	b.n	800a420 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a418:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	429a      	cmp	r2, r3
 800a428:	d903      	bls.n	800a432 <pvPortMalloc+0xa2>
 800a42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1f1      	bne.n	800a416 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a432:	4b33      	ldr	r3, [pc, #204]	; (800a500 <pvPortMalloc+0x170>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a438:	429a      	cmp	r2, r3
 800a43a:	d04a      	beq.n	800a4d2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2208      	movs	r2, #8
 800a442:	4413      	add	r3, r2
 800a444:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	6a3b      	ldr	r3, [r7, #32]
 800a44c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	1ad2      	subs	r2, r2, r3
 800a456:	2308      	movs	r3, #8
 800a458:	005b      	lsls	r3, r3, #1
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d91e      	bls.n	800a49c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a45e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	4413      	add	r3, r2
 800a464:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	f003 0307 	and.w	r3, r3, #7
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d009      	beq.n	800a484 <pvPortMalloc+0xf4>
 800a470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	613b      	str	r3, [r7, #16]
 800a482:	e7fe      	b.n	800a482 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	1ad2      	subs	r2, r2, r3
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a496:	69b8      	ldr	r0, [r7, #24]
 800a498:	f000 f8f6 	bl	800a688 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a49c:	4b1a      	ldr	r3, [pc, #104]	; (800a508 <pvPortMalloc+0x178>)
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	1ad3      	subs	r3, r2, r3
 800a4a6:	4a18      	ldr	r2, [pc, #96]	; (800a508 <pvPortMalloc+0x178>)
 800a4a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a4aa:	4b17      	ldr	r3, [pc, #92]	; (800a508 <pvPortMalloc+0x178>)
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	4b18      	ldr	r3, [pc, #96]	; (800a510 <pvPortMalloc+0x180>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d203      	bcs.n	800a4be <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a4b6:	4b14      	ldr	r3, [pc, #80]	; (800a508 <pvPortMalloc+0x178>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a15      	ldr	r2, [pc, #84]	; (800a510 <pvPortMalloc+0x180>)
 800a4bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4c0:	685a      	ldr	r2, [r3, #4]
 800a4c2:	4b10      	ldr	r3, [pc, #64]	; (800a504 <pvPortMalloc+0x174>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	431a      	orrs	r2, r3
 800a4c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a4d2:	f7fe fc5b 	bl	8008d8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4d6:	69fb      	ldr	r3, [r7, #28]
 800a4d8:	f003 0307 	and.w	r3, r3, #7
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d009      	beq.n	800a4f4 <pvPortMalloc+0x164>
 800a4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e4:	f383 8811 	msr	BASEPRI, r3
 800a4e8:	f3bf 8f6f 	isb	sy
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	60fb      	str	r3, [r7, #12]
 800a4f2:	e7fe      	b.n	800a4f2 <pvPortMalloc+0x162>
	return pvReturn;
 800a4f4:	69fb      	ldr	r3, [r7, #28]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3728      	adds	r7, #40	; 0x28
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20001a5c 	.word	0x20001a5c
 800a504:	20001a68 	.word	0x20001a68
 800a508:	20001a60 	.word	0x20001a60
 800a50c:	20001a54 	.word	0x20001a54
 800a510:	20001a64 	.word	0x20001a64

0800a514 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d046      	beq.n	800a5b4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a526:	2308      	movs	r3, #8
 800a528:	425b      	negs	r3, r3
 800a52a:	697a      	ldr	r2, [r7, #20]
 800a52c:	4413      	add	r3, r2
 800a52e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	4b20      	ldr	r3, [pc, #128]	; (800a5bc <vPortFree+0xa8>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4013      	ands	r3, r2
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d109      	bne.n	800a556 <vPortFree+0x42>
 800a542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a546:	f383 8811 	msr	BASEPRI, r3
 800a54a:	f3bf 8f6f 	isb	sy
 800a54e:	f3bf 8f4f 	dsb	sy
 800a552:	60fb      	str	r3, [r7, #12]
 800a554:	e7fe      	b.n	800a554 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d009      	beq.n	800a572 <vPortFree+0x5e>
 800a55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a562:	f383 8811 	msr	BASEPRI, r3
 800a566:	f3bf 8f6f 	isb	sy
 800a56a:	f3bf 8f4f 	dsb	sy
 800a56e:	60bb      	str	r3, [r7, #8]
 800a570:	e7fe      	b.n	800a570 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	685a      	ldr	r2, [r3, #4]
 800a576:	4b11      	ldr	r3, [pc, #68]	; (800a5bc <vPortFree+0xa8>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4013      	ands	r3, r2
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d019      	beq.n	800a5b4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d115      	bne.n	800a5b4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	685a      	ldr	r2, [r3, #4]
 800a58c:	4b0b      	ldr	r3, [pc, #44]	; (800a5bc <vPortFree+0xa8>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	43db      	mvns	r3, r3
 800a592:	401a      	ands	r2, r3
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a598:	f7fe fbea 	bl	8008d70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	685a      	ldr	r2, [r3, #4]
 800a5a0:	4b07      	ldr	r3, [pc, #28]	; (800a5c0 <vPortFree+0xac>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	4a06      	ldr	r2, [pc, #24]	; (800a5c0 <vPortFree+0xac>)
 800a5a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a5aa:	6938      	ldr	r0, [r7, #16]
 800a5ac:	f000 f86c 	bl	800a688 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a5b0:	f7fe fbec 	bl	8008d8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a5b4:	bf00      	nop
 800a5b6:	3718      	adds	r7, #24
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	20001a68 	.word	0x20001a68
 800a5c0:	20001a60 	.word	0x20001a60

0800a5c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b085      	sub	sp, #20
 800a5c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800a5ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5d0:	4b27      	ldr	r3, [pc, #156]	; (800a670 <prvHeapInit+0xac>)
 800a5d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f003 0307 	and.w	r3, r3, #7
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00c      	beq.n	800a5f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	3307      	adds	r3, #7
 800a5e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	f023 0307 	bic.w	r3, r3, #7
 800a5ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	1ad3      	subs	r3, r2, r3
 800a5f2:	4a1f      	ldr	r2, [pc, #124]	; (800a670 <prvHeapInit+0xac>)
 800a5f4:	4413      	add	r3, r2
 800a5f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a5fc:	4a1d      	ldr	r2, [pc, #116]	; (800a674 <prvHeapInit+0xb0>)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a602:	4b1c      	ldr	r3, [pc, #112]	; (800a674 <prvHeapInit+0xb0>)
 800a604:	2200      	movs	r2, #0
 800a606:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68ba      	ldr	r2, [r7, #8]
 800a60c:	4413      	add	r3, r2
 800a60e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a610:	2208      	movs	r2, #8
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	1a9b      	subs	r3, r3, r2
 800a616:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 0307 	bic.w	r3, r3, #7
 800a61e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4a15      	ldr	r2, [pc, #84]	; (800a678 <prvHeapInit+0xb4>)
 800a624:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a626:	4b14      	ldr	r3, [pc, #80]	; (800a678 <prvHeapInit+0xb4>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2200      	movs	r2, #0
 800a62c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a62e:	4b12      	ldr	r3, [pc, #72]	; (800a678 <prvHeapInit+0xb4>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	2200      	movs	r2, #0
 800a634:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	1ad2      	subs	r2, r2, r3
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a644:	4b0c      	ldr	r3, [pc, #48]	; (800a678 <prvHeapInit+0xb4>)
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	4a0a      	ldr	r2, [pc, #40]	; (800a67c <prvHeapInit+0xb8>)
 800a652:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	4a09      	ldr	r2, [pc, #36]	; (800a680 <prvHeapInit+0xbc>)
 800a65a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a65c:	4b09      	ldr	r3, [pc, #36]	; (800a684 <prvHeapInit+0xc0>)
 800a65e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a662:	601a      	str	r2, [r3, #0]
}
 800a664:	bf00      	nop
 800a666:	3714      	adds	r7, #20
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr
 800a670:	20000e9c 	.word	0x20000e9c
 800a674:	20001a54 	.word	0x20001a54
 800a678:	20001a5c 	.word	0x20001a5c
 800a67c:	20001a64 	.word	0x20001a64
 800a680:	20001a60 	.word	0x20001a60
 800a684:	20001a68 	.word	0x20001a68

0800a688 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a688:	b480      	push	{r7}
 800a68a:	b085      	sub	sp, #20
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a690:	4b28      	ldr	r3, [pc, #160]	; (800a734 <prvInsertBlockIntoFreeList+0xac>)
 800a692:	60fb      	str	r3, [r7, #12]
 800a694:	e002      	b.n	800a69c <prvInsertBlockIntoFreeList+0x14>
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	60fb      	str	r3, [r7, #12]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d8f7      	bhi.n	800a696 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	68ba      	ldr	r2, [r7, #8]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d108      	bne.n	800a6ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	441a      	add	r2, r3
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	441a      	add	r2, r3
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	429a      	cmp	r2, r3
 800a6dc:	d118      	bne.n	800a710 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	4b15      	ldr	r3, [pc, #84]	; (800a738 <prvInsertBlockIntoFreeList+0xb0>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d00d      	beq.n	800a706 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	685a      	ldr	r2, [r3, #4]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	441a      	add	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	601a      	str	r2, [r3, #0]
 800a704:	e008      	b.n	800a718 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a706:	4b0c      	ldr	r3, [pc, #48]	; (800a738 <prvInsertBlockIntoFreeList+0xb0>)
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	601a      	str	r2, [r3, #0]
 800a70e:	e003      	b.n	800a718 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d002      	beq.n	800a726 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a726:	bf00      	nop
 800a728:	3714      	adds	r7, #20
 800a72a:	46bd      	mov	sp, r7
 800a72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop
 800a734:	20001a54 	.word	0x20001a54
 800a738:	20001a5c 	.word	0x20001a5c

0800a73c <__errno>:
 800a73c:	4b01      	ldr	r3, [pc, #4]	; (800a744 <__errno+0x8>)
 800a73e:	6818      	ldr	r0, [r3, #0]
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	200000e8 	.word	0x200000e8

0800a748 <__libc_init_array>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	4e0d      	ldr	r6, [pc, #52]	; (800a780 <__libc_init_array+0x38>)
 800a74c:	4c0d      	ldr	r4, [pc, #52]	; (800a784 <__libc_init_array+0x3c>)
 800a74e:	1ba4      	subs	r4, r4, r6
 800a750:	10a4      	asrs	r4, r4, #2
 800a752:	2500      	movs	r5, #0
 800a754:	42a5      	cmp	r5, r4
 800a756:	d109      	bne.n	800a76c <__libc_init_array+0x24>
 800a758:	4e0b      	ldr	r6, [pc, #44]	; (800a788 <__libc_init_array+0x40>)
 800a75a:	4c0c      	ldr	r4, [pc, #48]	; (800a78c <__libc_init_array+0x44>)
 800a75c:	f001 fcce 	bl	800c0fc <_init>
 800a760:	1ba4      	subs	r4, r4, r6
 800a762:	10a4      	asrs	r4, r4, #2
 800a764:	2500      	movs	r5, #0
 800a766:	42a5      	cmp	r5, r4
 800a768:	d105      	bne.n	800a776 <__libc_init_array+0x2e>
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a770:	4798      	blx	r3
 800a772:	3501      	adds	r5, #1
 800a774:	e7ee      	b.n	800a754 <__libc_init_array+0xc>
 800a776:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a77a:	4798      	blx	r3
 800a77c:	3501      	adds	r5, #1
 800a77e:	e7f2      	b.n	800a766 <__libc_init_array+0x1e>
 800a780:	0800c260 	.word	0x0800c260
 800a784:	0800c260 	.word	0x0800c260
 800a788:	0800c260 	.word	0x0800c260
 800a78c:	0800c264 	.word	0x0800c264

0800a790 <memcpy>:
 800a790:	b510      	push	{r4, lr}
 800a792:	1e43      	subs	r3, r0, #1
 800a794:	440a      	add	r2, r1
 800a796:	4291      	cmp	r1, r2
 800a798:	d100      	bne.n	800a79c <memcpy+0xc>
 800a79a:	bd10      	pop	{r4, pc}
 800a79c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7a4:	e7f7      	b.n	800a796 <memcpy+0x6>

0800a7a6 <memset>:
 800a7a6:	4402      	add	r2, r0
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d100      	bne.n	800a7b0 <memset+0xa>
 800a7ae:	4770      	bx	lr
 800a7b0:	f803 1b01 	strb.w	r1, [r3], #1
 800a7b4:	e7f9      	b.n	800a7aa <memset+0x4>
	...

0800a7b8 <sniprintf>:
 800a7b8:	b40c      	push	{r2, r3}
 800a7ba:	b530      	push	{r4, r5, lr}
 800a7bc:	4b17      	ldr	r3, [pc, #92]	; (800a81c <sniprintf+0x64>)
 800a7be:	1e0c      	subs	r4, r1, #0
 800a7c0:	b09d      	sub	sp, #116	; 0x74
 800a7c2:	681d      	ldr	r5, [r3, #0]
 800a7c4:	da08      	bge.n	800a7d8 <sniprintf+0x20>
 800a7c6:	238b      	movs	r3, #139	; 0x8b
 800a7c8:	602b      	str	r3, [r5, #0]
 800a7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ce:	b01d      	add	sp, #116	; 0x74
 800a7d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a7d4:	b002      	add	sp, #8
 800a7d6:	4770      	bx	lr
 800a7d8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a7dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a7e0:	bf14      	ite	ne
 800a7e2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a7e6:	4623      	moveq	r3, r4
 800a7e8:	9304      	str	r3, [sp, #16]
 800a7ea:	9307      	str	r3, [sp, #28]
 800a7ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a7f0:	9002      	str	r0, [sp, #8]
 800a7f2:	9006      	str	r0, [sp, #24]
 800a7f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a7f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a7fa:	ab21      	add	r3, sp, #132	; 0x84
 800a7fc:	a902      	add	r1, sp, #8
 800a7fe:	4628      	mov	r0, r5
 800a800:	9301      	str	r3, [sp, #4]
 800a802:	f000 f867 	bl	800a8d4 <_svfiprintf_r>
 800a806:	1c43      	adds	r3, r0, #1
 800a808:	bfbc      	itt	lt
 800a80a:	238b      	movlt	r3, #139	; 0x8b
 800a80c:	602b      	strlt	r3, [r5, #0]
 800a80e:	2c00      	cmp	r4, #0
 800a810:	d0dd      	beq.n	800a7ce <sniprintf+0x16>
 800a812:	9b02      	ldr	r3, [sp, #8]
 800a814:	2200      	movs	r2, #0
 800a816:	701a      	strb	r2, [r3, #0]
 800a818:	e7d9      	b.n	800a7ce <sniprintf+0x16>
 800a81a:	bf00      	nop
 800a81c:	200000e8 	.word	0x200000e8

0800a820 <__ssputs_r>:
 800a820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a824:	688e      	ldr	r6, [r1, #8]
 800a826:	429e      	cmp	r6, r3
 800a828:	4682      	mov	sl, r0
 800a82a:	460c      	mov	r4, r1
 800a82c:	4690      	mov	r8, r2
 800a82e:	4699      	mov	r9, r3
 800a830:	d837      	bhi.n	800a8a2 <__ssputs_r+0x82>
 800a832:	898a      	ldrh	r2, [r1, #12]
 800a834:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a838:	d031      	beq.n	800a89e <__ssputs_r+0x7e>
 800a83a:	6825      	ldr	r5, [r4, #0]
 800a83c:	6909      	ldr	r1, [r1, #16]
 800a83e:	1a6f      	subs	r7, r5, r1
 800a840:	6965      	ldr	r5, [r4, #20]
 800a842:	2302      	movs	r3, #2
 800a844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a848:	fb95 f5f3 	sdiv	r5, r5, r3
 800a84c:	f109 0301 	add.w	r3, r9, #1
 800a850:	443b      	add	r3, r7
 800a852:	429d      	cmp	r5, r3
 800a854:	bf38      	it	cc
 800a856:	461d      	movcc	r5, r3
 800a858:	0553      	lsls	r3, r2, #21
 800a85a:	d530      	bpl.n	800a8be <__ssputs_r+0x9e>
 800a85c:	4629      	mov	r1, r5
 800a85e:	f000 fb21 	bl	800aea4 <_malloc_r>
 800a862:	4606      	mov	r6, r0
 800a864:	b950      	cbnz	r0, 800a87c <__ssputs_r+0x5c>
 800a866:	230c      	movs	r3, #12
 800a868:	f8ca 3000 	str.w	r3, [sl]
 800a86c:	89a3      	ldrh	r3, [r4, #12]
 800a86e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a872:	81a3      	strh	r3, [r4, #12]
 800a874:	f04f 30ff 	mov.w	r0, #4294967295
 800a878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a87c:	463a      	mov	r2, r7
 800a87e:	6921      	ldr	r1, [r4, #16]
 800a880:	f7ff ff86 	bl	800a790 <memcpy>
 800a884:	89a3      	ldrh	r3, [r4, #12]
 800a886:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a88a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a88e:	81a3      	strh	r3, [r4, #12]
 800a890:	6126      	str	r6, [r4, #16]
 800a892:	6165      	str	r5, [r4, #20]
 800a894:	443e      	add	r6, r7
 800a896:	1bed      	subs	r5, r5, r7
 800a898:	6026      	str	r6, [r4, #0]
 800a89a:	60a5      	str	r5, [r4, #8]
 800a89c:	464e      	mov	r6, r9
 800a89e:	454e      	cmp	r6, r9
 800a8a0:	d900      	bls.n	800a8a4 <__ssputs_r+0x84>
 800a8a2:	464e      	mov	r6, r9
 800a8a4:	4632      	mov	r2, r6
 800a8a6:	4641      	mov	r1, r8
 800a8a8:	6820      	ldr	r0, [r4, #0]
 800a8aa:	f000 fa93 	bl	800add4 <memmove>
 800a8ae:	68a3      	ldr	r3, [r4, #8]
 800a8b0:	1b9b      	subs	r3, r3, r6
 800a8b2:	60a3      	str	r3, [r4, #8]
 800a8b4:	6823      	ldr	r3, [r4, #0]
 800a8b6:	441e      	add	r6, r3
 800a8b8:	6026      	str	r6, [r4, #0]
 800a8ba:	2000      	movs	r0, #0
 800a8bc:	e7dc      	b.n	800a878 <__ssputs_r+0x58>
 800a8be:	462a      	mov	r2, r5
 800a8c0:	f000 fb4a 	bl	800af58 <_realloc_r>
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	2800      	cmp	r0, #0
 800a8c8:	d1e2      	bne.n	800a890 <__ssputs_r+0x70>
 800a8ca:	6921      	ldr	r1, [r4, #16]
 800a8cc:	4650      	mov	r0, sl
 800a8ce:	f000 fa9b 	bl	800ae08 <_free_r>
 800a8d2:	e7c8      	b.n	800a866 <__ssputs_r+0x46>

0800a8d4 <_svfiprintf_r>:
 800a8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d8:	461d      	mov	r5, r3
 800a8da:	898b      	ldrh	r3, [r1, #12]
 800a8dc:	061f      	lsls	r7, r3, #24
 800a8de:	b09d      	sub	sp, #116	; 0x74
 800a8e0:	4680      	mov	r8, r0
 800a8e2:	460c      	mov	r4, r1
 800a8e4:	4616      	mov	r6, r2
 800a8e6:	d50f      	bpl.n	800a908 <_svfiprintf_r+0x34>
 800a8e8:	690b      	ldr	r3, [r1, #16]
 800a8ea:	b96b      	cbnz	r3, 800a908 <_svfiprintf_r+0x34>
 800a8ec:	2140      	movs	r1, #64	; 0x40
 800a8ee:	f000 fad9 	bl	800aea4 <_malloc_r>
 800a8f2:	6020      	str	r0, [r4, #0]
 800a8f4:	6120      	str	r0, [r4, #16]
 800a8f6:	b928      	cbnz	r0, 800a904 <_svfiprintf_r+0x30>
 800a8f8:	230c      	movs	r3, #12
 800a8fa:	f8c8 3000 	str.w	r3, [r8]
 800a8fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a902:	e0c8      	b.n	800aa96 <_svfiprintf_r+0x1c2>
 800a904:	2340      	movs	r3, #64	; 0x40
 800a906:	6163      	str	r3, [r4, #20]
 800a908:	2300      	movs	r3, #0
 800a90a:	9309      	str	r3, [sp, #36]	; 0x24
 800a90c:	2320      	movs	r3, #32
 800a90e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a912:	2330      	movs	r3, #48	; 0x30
 800a914:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a918:	9503      	str	r5, [sp, #12]
 800a91a:	f04f 0b01 	mov.w	fp, #1
 800a91e:	4637      	mov	r7, r6
 800a920:	463d      	mov	r5, r7
 800a922:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a926:	b10b      	cbz	r3, 800a92c <_svfiprintf_r+0x58>
 800a928:	2b25      	cmp	r3, #37	; 0x25
 800a92a:	d13e      	bne.n	800a9aa <_svfiprintf_r+0xd6>
 800a92c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a930:	d00b      	beq.n	800a94a <_svfiprintf_r+0x76>
 800a932:	4653      	mov	r3, sl
 800a934:	4632      	mov	r2, r6
 800a936:	4621      	mov	r1, r4
 800a938:	4640      	mov	r0, r8
 800a93a:	f7ff ff71 	bl	800a820 <__ssputs_r>
 800a93e:	3001      	adds	r0, #1
 800a940:	f000 80a4 	beq.w	800aa8c <_svfiprintf_r+0x1b8>
 800a944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a946:	4453      	add	r3, sl
 800a948:	9309      	str	r3, [sp, #36]	; 0x24
 800a94a:	783b      	ldrb	r3, [r7, #0]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f000 809d 	beq.w	800aa8c <_svfiprintf_r+0x1b8>
 800a952:	2300      	movs	r3, #0
 800a954:	f04f 32ff 	mov.w	r2, #4294967295
 800a958:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a95c:	9304      	str	r3, [sp, #16]
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a964:	931a      	str	r3, [sp, #104]	; 0x68
 800a966:	462f      	mov	r7, r5
 800a968:	2205      	movs	r2, #5
 800a96a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a96e:	4850      	ldr	r0, [pc, #320]	; (800aab0 <_svfiprintf_r+0x1dc>)
 800a970:	f7f5 fc2e 	bl	80001d0 <memchr>
 800a974:	9b04      	ldr	r3, [sp, #16]
 800a976:	b9d0      	cbnz	r0, 800a9ae <_svfiprintf_r+0xda>
 800a978:	06d9      	lsls	r1, r3, #27
 800a97a:	bf44      	itt	mi
 800a97c:	2220      	movmi	r2, #32
 800a97e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a982:	071a      	lsls	r2, r3, #28
 800a984:	bf44      	itt	mi
 800a986:	222b      	movmi	r2, #43	; 0x2b
 800a988:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a98c:	782a      	ldrb	r2, [r5, #0]
 800a98e:	2a2a      	cmp	r2, #42	; 0x2a
 800a990:	d015      	beq.n	800a9be <_svfiprintf_r+0xea>
 800a992:	9a07      	ldr	r2, [sp, #28]
 800a994:	462f      	mov	r7, r5
 800a996:	2000      	movs	r0, #0
 800a998:	250a      	movs	r5, #10
 800a99a:	4639      	mov	r1, r7
 800a99c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9a0:	3b30      	subs	r3, #48	; 0x30
 800a9a2:	2b09      	cmp	r3, #9
 800a9a4:	d94d      	bls.n	800aa42 <_svfiprintf_r+0x16e>
 800a9a6:	b1b8      	cbz	r0, 800a9d8 <_svfiprintf_r+0x104>
 800a9a8:	e00f      	b.n	800a9ca <_svfiprintf_r+0xf6>
 800a9aa:	462f      	mov	r7, r5
 800a9ac:	e7b8      	b.n	800a920 <_svfiprintf_r+0x4c>
 800a9ae:	4a40      	ldr	r2, [pc, #256]	; (800aab0 <_svfiprintf_r+0x1dc>)
 800a9b0:	1a80      	subs	r0, r0, r2
 800a9b2:	fa0b f000 	lsl.w	r0, fp, r0
 800a9b6:	4318      	orrs	r0, r3
 800a9b8:	9004      	str	r0, [sp, #16]
 800a9ba:	463d      	mov	r5, r7
 800a9bc:	e7d3      	b.n	800a966 <_svfiprintf_r+0x92>
 800a9be:	9a03      	ldr	r2, [sp, #12]
 800a9c0:	1d11      	adds	r1, r2, #4
 800a9c2:	6812      	ldr	r2, [r2, #0]
 800a9c4:	9103      	str	r1, [sp, #12]
 800a9c6:	2a00      	cmp	r2, #0
 800a9c8:	db01      	blt.n	800a9ce <_svfiprintf_r+0xfa>
 800a9ca:	9207      	str	r2, [sp, #28]
 800a9cc:	e004      	b.n	800a9d8 <_svfiprintf_r+0x104>
 800a9ce:	4252      	negs	r2, r2
 800a9d0:	f043 0302 	orr.w	r3, r3, #2
 800a9d4:	9207      	str	r2, [sp, #28]
 800a9d6:	9304      	str	r3, [sp, #16]
 800a9d8:	783b      	ldrb	r3, [r7, #0]
 800a9da:	2b2e      	cmp	r3, #46	; 0x2e
 800a9dc:	d10c      	bne.n	800a9f8 <_svfiprintf_r+0x124>
 800a9de:	787b      	ldrb	r3, [r7, #1]
 800a9e0:	2b2a      	cmp	r3, #42	; 0x2a
 800a9e2:	d133      	bne.n	800aa4c <_svfiprintf_r+0x178>
 800a9e4:	9b03      	ldr	r3, [sp, #12]
 800a9e6:	1d1a      	adds	r2, r3, #4
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	9203      	str	r2, [sp, #12]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	bfb8      	it	lt
 800a9f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9f4:	3702      	adds	r7, #2
 800a9f6:	9305      	str	r3, [sp, #20]
 800a9f8:	4d2e      	ldr	r5, [pc, #184]	; (800aab4 <_svfiprintf_r+0x1e0>)
 800a9fa:	7839      	ldrb	r1, [r7, #0]
 800a9fc:	2203      	movs	r2, #3
 800a9fe:	4628      	mov	r0, r5
 800aa00:	f7f5 fbe6 	bl	80001d0 <memchr>
 800aa04:	b138      	cbz	r0, 800aa16 <_svfiprintf_r+0x142>
 800aa06:	2340      	movs	r3, #64	; 0x40
 800aa08:	1b40      	subs	r0, r0, r5
 800aa0a:	fa03 f000 	lsl.w	r0, r3, r0
 800aa0e:	9b04      	ldr	r3, [sp, #16]
 800aa10:	4303      	orrs	r3, r0
 800aa12:	3701      	adds	r7, #1
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	7839      	ldrb	r1, [r7, #0]
 800aa18:	4827      	ldr	r0, [pc, #156]	; (800aab8 <_svfiprintf_r+0x1e4>)
 800aa1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa1e:	2206      	movs	r2, #6
 800aa20:	1c7e      	adds	r6, r7, #1
 800aa22:	f7f5 fbd5 	bl	80001d0 <memchr>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d038      	beq.n	800aa9c <_svfiprintf_r+0x1c8>
 800aa2a:	4b24      	ldr	r3, [pc, #144]	; (800aabc <_svfiprintf_r+0x1e8>)
 800aa2c:	bb13      	cbnz	r3, 800aa74 <_svfiprintf_r+0x1a0>
 800aa2e:	9b03      	ldr	r3, [sp, #12]
 800aa30:	3307      	adds	r3, #7
 800aa32:	f023 0307 	bic.w	r3, r3, #7
 800aa36:	3308      	adds	r3, #8
 800aa38:	9303      	str	r3, [sp, #12]
 800aa3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa3c:	444b      	add	r3, r9
 800aa3e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa40:	e76d      	b.n	800a91e <_svfiprintf_r+0x4a>
 800aa42:	fb05 3202 	mla	r2, r5, r2, r3
 800aa46:	2001      	movs	r0, #1
 800aa48:	460f      	mov	r7, r1
 800aa4a:	e7a6      	b.n	800a99a <_svfiprintf_r+0xc6>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	3701      	adds	r7, #1
 800aa50:	9305      	str	r3, [sp, #20]
 800aa52:	4619      	mov	r1, r3
 800aa54:	250a      	movs	r5, #10
 800aa56:	4638      	mov	r0, r7
 800aa58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa5c:	3a30      	subs	r2, #48	; 0x30
 800aa5e:	2a09      	cmp	r2, #9
 800aa60:	d903      	bls.n	800aa6a <_svfiprintf_r+0x196>
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d0c8      	beq.n	800a9f8 <_svfiprintf_r+0x124>
 800aa66:	9105      	str	r1, [sp, #20]
 800aa68:	e7c6      	b.n	800a9f8 <_svfiprintf_r+0x124>
 800aa6a:	fb05 2101 	mla	r1, r5, r1, r2
 800aa6e:	2301      	movs	r3, #1
 800aa70:	4607      	mov	r7, r0
 800aa72:	e7f0      	b.n	800aa56 <_svfiprintf_r+0x182>
 800aa74:	ab03      	add	r3, sp, #12
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	4622      	mov	r2, r4
 800aa7a:	4b11      	ldr	r3, [pc, #68]	; (800aac0 <_svfiprintf_r+0x1ec>)
 800aa7c:	a904      	add	r1, sp, #16
 800aa7e:	4640      	mov	r0, r8
 800aa80:	f3af 8000 	nop.w
 800aa84:	f1b0 3fff 	cmp.w	r0, #4294967295
 800aa88:	4681      	mov	r9, r0
 800aa8a:	d1d6      	bne.n	800aa3a <_svfiprintf_r+0x166>
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	065b      	lsls	r3, r3, #25
 800aa90:	f53f af35 	bmi.w	800a8fe <_svfiprintf_r+0x2a>
 800aa94:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa96:	b01d      	add	sp, #116	; 0x74
 800aa98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9c:	ab03      	add	r3, sp, #12
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	4622      	mov	r2, r4
 800aaa2:	4b07      	ldr	r3, [pc, #28]	; (800aac0 <_svfiprintf_r+0x1ec>)
 800aaa4:	a904      	add	r1, sp, #16
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	f000 f882 	bl	800abb0 <_printf_i>
 800aaac:	e7ea      	b.n	800aa84 <_svfiprintf_r+0x1b0>
 800aaae:	bf00      	nop
 800aab0:	0800c1e0 	.word	0x0800c1e0
 800aab4:	0800c1e6 	.word	0x0800c1e6
 800aab8:	0800c1ea 	.word	0x0800c1ea
 800aabc:	00000000 	.word	0x00000000
 800aac0:	0800a821 	.word	0x0800a821

0800aac4 <_printf_common>:
 800aac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac8:	4691      	mov	r9, r2
 800aaca:	461f      	mov	r7, r3
 800aacc:	688a      	ldr	r2, [r1, #8]
 800aace:	690b      	ldr	r3, [r1, #16]
 800aad0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aad4:	4293      	cmp	r3, r2
 800aad6:	bfb8      	it	lt
 800aad8:	4613      	movlt	r3, r2
 800aada:	f8c9 3000 	str.w	r3, [r9]
 800aade:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aae2:	4606      	mov	r6, r0
 800aae4:	460c      	mov	r4, r1
 800aae6:	b112      	cbz	r2, 800aaee <_printf_common+0x2a>
 800aae8:	3301      	adds	r3, #1
 800aaea:	f8c9 3000 	str.w	r3, [r9]
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	0699      	lsls	r1, r3, #26
 800aaf2:	bf42      	ittt	mi
 800aaf4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800aaf8:	3302      	addmi	r3, #2
 800aafa:	f8c9 3000 	strmi.w	r3, [r9]
 800aafe:	6825      	ldr	r5, [r4, #0]
 800ab00:	f015 0506 	ands.w	r5, r5, #6
 800ab04:	d107      	bne.n	800ab16 <_printf_common+0x52>
 800ab06:	f104 0a19 	add.w	sl, r4, #25
 800ab0a:	68e3      	ldr	r3, [r4, #12]
 800ab0c:	f8d9 2000 	ldr.w	r2, [r9]
 800ab10:	1a9b      	subs	r3, r3, r2
 800ab12:	42ab      	cmp	r3, r5
 800ab14:	dc28      	bgt.n	800ab68 <_printf_common+0xa4>
 800ab16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ab1a:	6822      	ldr	r2, [r4, #0]
 800ab1c:	3300      	adds	r3, #0
 800ab1e:	bf18      	it	ne
 800ab20:	2301      	movne	r3, #1
 800ab22:	0692      	lsls	r2, r2, #26
 800ab24:	d42d      	bmi.n	800ab82 <_printf_common+0xbe>
 800ab26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab2a:	4639      	mov	r1, r7
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	47c0      	blx	r8
 800ab30:	3001      	adds	r0, #1
 800ab32:	d020      	beq.n	800ab76 <_printf_common+0xb2>
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	68e5      	ldr	r5, [r4, #12]
 800ab38:	f8d9 2000 	ldr.w	r2, [r9]
 800ab3c:	f003 0306 	and.w	r3, r3, #6
 800ab40:	2b04      	cmp	r3, #4
 800ab42:	bf08      	it	eq
 800ab44:	1aad      	subeq	r5, r5, r2
 800ab46:	68a3      	ldr	r3, [r4, #8]
 800ab48:	6922      	ldr	r2, [r4, #16]
 800ab4a:	bf0c      	ite	eq
 800ab4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab50:	2500      	movne	r5, #0
 800ab52:	4293      	cmp	r3, r2
 800ab54:	bfc4      	itt	gt
 800ab56:	1a9b      	subgt	r3, r3, r2
 800ab58:	18ed      	addgt	r5, r5, r3
 800ab5a:	f04f 0900 	mov.w	r9, #0
 800ab5e:	341a      	adds	r4, #26
 800ab60:	454d      	cmp	r5, r9
 800ab62:	d11a      	bne.n	800ab9a <_printf_common+0xd6>
 800ab64:	2000      	movs	r0, #0
 800ab66:	e008      	b.n	800ab7a <_printf_common+0xb6>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	4652      	mov	r2, sl
 800ab6c:	4639      	mov	r1, r7
 800ab6e:	4630      	mov	r0, r6
 800ab70:	47c0      	blx	r8
 800ab72:	3001      	adds	r0, #1
 800ab74:	d103      	bne.n	800ab7e <_printf_common+0xba>
 800ab76:	f04f 30ff 	mov.w	r0, #4294967295
 800ab7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab7e:	3501      	adds	r5, #1
 800ab80:	e7c3      	b.n	800ab0a <_printf_common+0x46>
 800ab82:	18e1      	adds	r1, r4, r3
 800ab84:	1c5a      	adds	r2, r3, #1
 800ab86:	2030      	movs	r0, #48	; 0x30
 800ab88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab8c:	4422      	add	r2, r4
 800ab8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab96:	3302      	adds	r3, #2
 800ab98:	e7c5      	b.n	800ab26 <_printf_common+0x62>
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	4622      	mov	r2, r4
 800ab9e:	4639      	mov	r1, r7
 800aba0:	4630      	mov	r0, r6
 800aba2:	47c0      	blx	r8
 800aba4:	3001      	adds	r0, #1
 800aba6:	d0e6      	beq.n	800ab76 <_printf_common+0xb2>
 800aba8:	f109 0901 	add.w	r9, r9, #1
 800abac:	e7d8      	b.n	800ab60 <_printf_common+0x9c>
	...

0800abb0 <_printf_i>:
 800abb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abb4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800abb8:	460c      	mov	r4, r1
 800abba:	7e09      	ldrb	r1, [r1, #24]
 800abbc:	b085      	sub	sp, #20
 800abbe:	296e      	cmp	r1, #110	; 0x6e
 800abc0:	4617      	mov	r7, r2
 800abc2:	4606      	mov	r6, r0
 800abc4:	4698      	mov	r8, r3
 800abc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800abc8:	f000 80b3 	beq.w	800ad32 <_printf_i+0x182>
 800abcc:	d822      	bhi.n	800ac14 <_printf_i+0x64>
 800abce:	2963      	cmp	r1, #99	; 0x63
 800abd0:	d036      	beq.n	800ac40 <_printf_i+0x90>
 800abd2:	d80a      	bhi.n	800abea <_printf_i+0x3a>
 800abd4:	2900      	cmp	r1, #0
 800abd6:	f000 80b9 	beq.w	800ad4c <_printf_i+0x19c>
 800abda:	2958      	cmp	r1, #88	; 0x58
 800abdc:	f000 8083 	beq.w	800ace6 <_printf_i+0x136>
 800abe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abe4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800abe8:	e032      	b.n	800ac50 <_printf_i+0xa0>
 800abea:	2964      	cmp	r1, #100	; 0x64
 800abec:	d001      	beq.n	800abf2 <_printf_i+0x42>
 800abee:	2969      	cmp	r1, #105	; 0x69
 800abf0:	d1f6      	bne.n	800abe0 <_printf_i+0x30>
 800abf2:	6820      	ldr	r0, [r4, #0]
 800abf4:	6813      	ldr	r3, [r2, #0]
 800abf6:	0605      	lsls	r5, r0, #24
 800abf8:	f103 0104 	add.w	r1, r3, #4
 800abfc:	d52a      	bpl.n	800ac54 <_printf_i+0xa4>
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	6011      	str	r1, [r2, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	da03      	bge.n	800ac0e <_printf_i+0x5e>
 800ac06:	222d      	movs	r2, #45	; 0x2d
 800ac08:	425b      	negs	r3, r3
 800ac0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ac0e:	486f      	ldr	r0, [pc, #444]	; (800adcc <_printf_i+0x21c>)
 800ac10:	220a      	movs	r2, #10
 800ac12:	e039      	b.n	800ac88 <_printf_i+0xd8>
 800ac14:	2973      	cmp	r1, #115	; 0x73
 800ac16:	f000 809d 	beq.w	800ad54 <_printf_i+0x1a4>
 800ac1a:	d808      	bhi.n	800ac2e <_printf_i+0x7e>
 800ac1c:	296f      	cmp	r1, #111	; 0x6f
 800ac1e:	d020      	beq.n	800ac62 <_printf_i+0xb2>
 800ac20:	2970      	cmp	r1, #112	; 0x70
 800ac22:	d1dd      	bne.n	800abe0 <_printf_i+0x30>
 800ac24:	6823      	ldr	r3, [r4, #0]
 800ac26:	f043 0320 	orr.w	r3, r3, #32
 800ac2a:	6023      	str	r3, [r4, #0]
 800ac2c:	e003      	b.n	800ac36 <_printf_i+0x86>
 800ac2e:	2975      	cmp	r1, #117	; 0x75
 800ac30:	d017      	beq.n	800ac62 <_printf_i+0xb2>
 800ac32:	2978      	cmp	r1, #120	; 0x78
 800ac34:	d1d4      	bne.n	800abe0 <_printf_i+0x30>
 800ac36:	2378      	movs	r3, #120	; 0x78
 800ac38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac3c:	4864      	ldr	r0, [pc, #400]	; (800add0 <_printf_i+0x220>)
 800ac3e:	e055      	b.n	800acec <_printf_i+0x13c>
 800ac40:	6813      	ldr	r3, [r2, #0]
 800ac42:	1d19      	adds	r1, r3, #4
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	6011      	str	r1, [r2, #0]
 800ac48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac50:	2301      	movs	r3, #1
 800ac52:	e08c      	b.n	800ad6e <_printf_i+0x1be>
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	6011      	str	r1, [r2, #0]
 800ac58:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac5c:	bf18      	it	ne
 800ac5e:	b21b      	sxthne	r3, r3
 800ac60:	e7cf      	b.n	800ac02 <_printf_i+0x52>
 800ac62:	6813      	ldr	r3, [r2, #0]
 800ac64:	6825      	ldr	r5, [r4, #0]
 800ac66:	1d18      	adds	r0, r3, #4
 800ac68:	6010      	str	r0, [r2, #0]
 800ac6a:	0628      	lsls	r0, r5, #24
 800ac6c:	d501      	bpl.n	800ac72 <_printf_i+0xc2>
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	e002      	b.n	800ac78 <_printf_i+0xc8>
 800ac72:	0668      	lsls	r0, r5, #25
 800ac74:	d5fb      	bpl.n	800ac6e <_printf_i+0xbe>
 800ac76:	881b      	ldrh	r3, [r3, #0]
 800ac78:	4854      	ldr	r0, [pc, #336]	; (800adcc <_printf_i+0x21c>)
 800ac7a:	296f      	cmp	r1, #111	; 0x6f
 800ac7c:	bf14      	ite	ne
 800ac7e:	220a      	movne	r2, #10
 800ac80:	2208      	moveq	r2, #8
 800ac82:	2100      	movs	r1, #0
 800ac84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac88:	6865      	ldr	r5, [r4, #4]
 800ac8a:	60a5      	str	r5, [r4, #8]
 800ac8c:	2d00      	cmp	r5, #0
 800ac8e:	f2c0 8095 	blt.w	800adbc <_printf_i+0x20c>
 800ac92:	6821      	ldr	r1, [r4, #0]
 800ac94:	f021 0104 	bic.w	r1, r1, #4
 800ac98:	6021      	str	r1, [r4, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d13d      	bne.n	800ad1a <_printf_i+0x16a>
 800ac9e:	2d00      	cmp	r5, #0
 800aca0:	f040 808e 	bne.w	800adc0 <_printf_i+0x210>
 800aca4:	4665      	mov	r5, ip
 800aca6:	2a08      	cmp	r2, #8
 800aca8:	d10b      	bne.n	800acc2 <_printf_i+0x112>
 800acaa:	6823      	ldr	r3, [r4, #0]
 800acac:	07db      	lsls	r3, r3, #31
 800acae:	d508      	bpl.n	800acc2 <_printf_i+0x112>
 800acb0:	6923      	ldr	r3, [r4, #16]
 800acb2:	6862      	ldr	r2, [r4, #4]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	bfde      	ittt	le
 800acb8:	2330      	movle	r3, #48	; 0x30
 800acba:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acbe:	f105 35ff 	addle.w	r5, r5, #4294967295
 800acc2:	ebac 0305 	sub.w	r3, ip, r5
 800acc6:	6123      	str	r3, [r4, #16]
 800acc8:	f8cd 8000 	str.w	r8, [sp]
 800accc:	463b      	mov	r3, r7
 800acce:	aa03      	add	r2, sp, #12
 800acd0:	4621      	mov	r1, r4
 800acd2:	4630      	mov	r0, r6
 800acd4:	f7ff fef6 	bl	800aac4 <_printf_common>
 800acd8:	3001      	adds	r0, #1
 800acda:	d14d      	bne.n	800ad78 <_printf_i+0x1c8>
 800acdc:	f04f 30ff 	mov.w	r0, #4294967295
 800ace0:	b005      	add	sp, #20
 800ace2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ace6:	4839      	ldr	r0, [pc, #228]	; (800adcc <_printf_i+0x21c>)
 800ace8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800acec:	6813      	ldr	r3, [r2, #0]
 800acee:	6821      	ldr	r1, [r4, #0]
 800acf0:	1d1d      	adds	r5, r3, #4
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	6015      	str	r5, [r2, #0]
 800acf6:	060a      	lsls	r2, r1, #24
 800acf8:	d50b      	bpl.n	800ad12 <_printf_i+0x162>
 800acfa:	07ca      	lsls	r2, r1, #31
 800acfc:	bf44      	itt	mi
 800acfe:	f041 0120 	orrmi.w	r1, r1, #32
 800ad02:	6021      	strmi	r1, [r4, #0]
 800ad04:	b91b      	cbnz	r3, 800ad0e <_printf_i+0x15e>
 800ad06:	6822      	ldr	r2, [r4, #0]
 800ad08:	f022 0220 	bic.w	r2, r2, #32
 800ad0c:	6022      	str	r2, [r4, #0]
 800ad0e:	2210      	movs	r2, #16
 800ad10:	e7b7      	b.n	800ac82 <_printf_i+0xd2>
 800ad12:	064d      	lsls	r5, r1, #25
 800ad14:	bf48      	it	mi
 800ad16:	b29b      	uxthmi	r3, r3
 800ad18:	e7ef      	b.n	800acfa <_printf_i+0x14a>
 800ad1a:	4665      	mov	r5, ip
 800ad1c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad20:	fb02 3311 	mls	r3, r2, r1, r3
 800ad24:	5cc3      	ldrb	r3, [r0, r3]
 800ad26:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ad2a:	460b      	mov	r3, r1
 800ad2c:	2900      	cmp	r1, #0
 800ad2e:	d1f5      	bne.n	800ad1c <_printf_i+0x16c>
 800ad30:	e7b9      	b.n	800aca6 <_printf_i+0xf6>
 800ad32:	6813      	ldr	r3, [r2, #0]
 800ad34:	6825      	ldr	r5, [r4, #0]
 800ad36:	6961      	ldr	r1, [r4, #20]
 800ad38:	1d18      	adds	r0, r3, #4
 800ad3a:	6010      	str	r0, [r2, #0]
 800ad3c:	0628      	lsls	r0, r5, #24
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	d501      	bpl.n	800ad46 <_printf_i+0x196>
 800ad42:	6019      	str	r1, [r3, #0]
 800ad44:	e002      	b.n	800ad4c <_printf_i+0x19c>
 800ad46:	066a      	lsls	r2, r5, #25
 800ad48:	d5fb      	bpl.n	800ad42 <_printf_i+0x192>
 800ad4a:	8019      	strh	r1, [r3, #0]
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	6123      	str	r3, [r4, #16]
 800ad50:	4665      	mov	r5, ip
 800ad52:	e7b9      	b.n	800acc8 <_printf_i+0x118>
 800ad54:	6813      	ldr	r3, [r2, #0]
 800ad56:	1d19      	adds	r1, r3, #4
 800ad58:	6011      	str	r1, [r2, #0]
 800ad5a:	681d      	ldr	r5, [r3, #0]
 800ad5c:	6862      	ldr	r2, [r4, #4]
 800ad5e:	2100      	movs	r1, #0
 800ad60:	4628      	mov	r0, r5
 800ad62:	f7f5 fa35 	bl	80001d0 <memchr>
 800ad66:	b108      	cbz	r0, 800ad6c <_printf_i+0x1bc>
 800ad68:	1b40      	subs	r0, r0, r5
 800ad6a:	6060      	str	r0, [r4, #4]
 800ad6c:	6863      	ldr	r3, [r4, #4]
 800ad6e:	6123      	str	r3, [r4, #16]
 800ad70:	2300      	movs	r3, #0
 800ad72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad76:	e7a7      	b.n	800acc8 <_printf_i+0x118>
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	462a      	mov	r2, r5
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	4630      	mov	r0, r6
 800ad80:	47c0      	blx	r8
 800ad82:	3001      	adds	r0, #1
 800ad84:	d0aa      	beq.n	800acdc <_printf_i+0x12c>
 800ad86:	6823      	ldr	r3, [r4, #0]
 800ad88:	079b      	lsls	r3, r3, #30
 800ad8a:	d413      	bmi.n	800adb4 <_printf_i+0x204>
 800ad8c:	68e0      	ldr	r0, [r4, #12]
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	4298      	cmp	r0, r3
 800ad92:	bfb8      	it	lt
 800ad94:	4618      	movlt	r0, r3
 800ad96:	e7a3      	b.n	800ace0 <_printf_i+0x130>
 800ad98:	2301      	movs	r3, #1
 800ad9a:	464a      	mov	r2, r9
 800ad9c:	4639      	mov	r1, r7
 800ad9e:	4630      	mov	r0, r6
 800ada0:	47c0      	blx	r8
 800ada2:	3001      	adds	r0, #1
 800ada4:	d09a      	beq.n	800acdc <_printf_i+0x12c>
 800ada6:	3501      	adds	r5, #1
 800ada8:	68e3      	ldr	r3, [r4, #12]
 800adaa:	9a03      	ldr	r2, [sp, #12]
 800adac:	1a9b      	subs	r3, r3, r2
 800adae:	42ab      	cmp	r3, r5
 800adb0:	dcf2      	bgt.n	800ad98 <_printf_i+0x1e8>
 800adb2:	e7eb      	b.n	800ad8c <_printf_i+0x1dc>
 800adb4:	2500      	movs	r5, #0
 800adb6:	f104 0919 	add.w	r9, r4, #25
 800adba:	e7f5      	b.n	800ada8 <_printf_i+0x1f8>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d1ac      	bne.n	800ad1a <_printf_i+0x16a>
 800adc0:	7803      	ldrb	r3, [r0, #0]
 800adc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800adc6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800adca:	e76c      	b.n	800aca6 <_printf_i+0xf6>
 800adcc:	0800c1f1 	.word	0x0800c1f1
 800add0:	0800c202 	.word	0x0800c202

0800add4 <memmove>:
 800add4:	4288      	cmp	r0, r1
 800add6:	b510      	push	{r4, lr}
 800add8:	eb01 0302 	add.w	r3, r1, r2
 800addc:	d807      	bhi.n	800adee <memmove+0x1a>
 800adde:	1e42      	subs	r2, r0, #1
 800ade0:	4299      	cmp	r1, r3
 800ade2:	d00a      	beq.n	800adfa <memmove+0x26>
 800ade4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ade8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800adec:	e7f8      	b.n	800ade0 <memmove+0xc>
 800adee:	4283      	cmp	r3, r0
 800adf0:	d9f5      	bls.n	800adde <memmove+0xa>
 800adf2:	1881      	adds	r1, r0, r2
 800adf4:	1ad2      	subs	r2, r2, r3
 800adf6:	42d3      	cmn	r3, r2
 800adf8:	d100      	bne.n	800adfc <memmove+0x28>
 800adfa:	bd10      	pop	{r4, pc}
 800adfc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae00:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ae04:	e7f7      	b.n	800adf6 <memmove+0x22>
	...

0800ae08 <_free_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4605      	mov	r5, r0
 800ae0c:	2900      	cmp	r1, #0
 800ae0e:	d045      	beq.n	800ae9c <_free_r+0x94>
 800ae10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae14:	1f0c      	subs	r4, r1, #4
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	bfb8      	it	lt
 800ae1a:	18e4      	addlt	r4, r4, r3
 800ae1c:	f000 f8d2 	bl	800afc4 <__malloc_lock>
 800ae20:	4a1f      	ldr	r2, [pc, #124]	; (800aea0 <_free_r+0x98>)
 800ae22:	6813      	ldr	r3, [r2, #0]
 800ae24:	4610      	mov	r0, r2
 800ae26:	b933      	cbnz	r3, 800ae36 <_free_r+0x2e>
 800ae28:	6063      	str	r3, [r4, #4]
 800ae2a:	6014      	str	r4, [r2, #0]
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae32:	f000 b8c8 	b.w	800afc6 <__malloc_unlock>
 800ae36:	42a3      	cmp	r3, r4
 800ae38:	d90c      	bls.n	800ae54 <_free_r+0x4c>
 800ae3a:	6821      	ldr	r1, [r4, #0]
 800ae3c:	1862      	adds	r2, r4, r1
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	bf04      	itt	eq
 800ae42:	681a      	ldreq	r2, [r3, #0]
 800ae44:	685b      	ldreq	r3, [r3, #4]
 800ae46:	6063      	str	r3, [r4, #4]
 800ae48:	bf04      	itt	eq
 800ae4a:	1852      	addeq	r2, r2, r1
 800ae4c:	6022      	streq	r2, [r4, #0]
 800ae4e:	6004      	str	r4, [r0, #0]
 800ae50:	e7ec      	b.n	800ae2c <_free_r+0x24>
 800ae52:	4613      	mov	r3, r2
 800ae54:	685a      	ldr	r2, [r3, #4]
 800ae56:	b10a      	cbz	r2, 800ae5c <_free_r+0x54>
 800ae58:	42a2      	cmp	r2, r4
 800ae5a:	d9fa      	bls.n	800ae52 <_free_r+0x4a>
 800ae5c:	6819      	ldr	r1, [r3, #0]
 800ae5e:	1858      	adds	r0, r3, r1
 800ae60:	42a0      	cmp	r0, r4
 800ae62:	d10b      	bne.n	800ae7c <_free_r+0x74>
 800ae64:	6820      	ldr	r0, [r4, #0]
 800ae66:	4401      	add	r1, r0
 800ae68:	1858      	adds	r0, r3, r1
 800ae6a:	4282      	cmp	r2, r0
 800ae6c:	6019      	str	r1, [r3, #0]
 800ae6e:	d1dd      	bne.n	800ae2c <_free_r+0x24>
 800ae70:	6810      	ldr	r0, [r2, #0]
 800ae72:	6852      	ldr	r2, [r2, #4]
 800ae74:	605a      	str	r2, [r3, #4]
 800ae76:	4401      	add	r1, r0
 800ae78:	6019      	str	r1, [r3, #0]
 800ae7a:	e7d7      	b.n	800ae2c <_free_r+0x24>
 800ae7c:	d902      	bls.n	800ae84 <_free_r+0x7c>
 800ae7e:	230c      	movs	r3, #12
 800ae80:	602b      	str	r3, [r5, #0]
 800ae82:	e7d3      	b.n	800ae2c <_free_r+0x24>
 800ae84:	6820      	ldr	r0, [r4, #0]
 800ae86:	1821      	adds	r1, r4, r0
 800ae88:	428a      	cmp	r2, r1
 800ae8a:	bf04      	itt	eq
 800ae8c:	6811      	ldreq	r1, [r2, #0]
 800ae8e:	6852      	ldreq	r2, [r2, #4]
 800ae90:	6062      	str	r2, [r4, #4]
 800ae92:	bf04      	itt	eq
 800ae94:	1809      	addeq	r1, r1, r0
 800ae96:	6021      	streq	r1, [r4, #0]
 800ae98:	605c      	str	r4, [r3, #4]
 800ae9a:	e7c7      	b.n	800ae2c <_free_r+0x24>
 800ae9c:	bd38      	pop	{r3, r4, r5, pc}
 800ae9e:	bf00      	nop
 800aea0:	20001a6c 	.word	0x20001a6c

0800aea4 <_malloc_r>:
 800aea4:	b570      	push	{r4, r5, r6, lr}
 800aea6:	1ccd      	adds	r5, r1, #3
 800aea8:	f025 0503 	bic.w	r5, r5, #3
 800aeac:	3508      	adds	r5, #8
 800aeae:	2d0c      	cmp	r5, #12
 800aeb0:	bf38      	it	cc
 800aeb2:	250c      	movcc	r5, #12
 800aeb4:	2d00      	cmp	r5, #0
 800aeb6:	4606      	mov	r6, r0
 800aeb8:	db01      	blt.n	800aebe <_malloc_r+0x1a>
 800aeba:	42a9      	cmp	r1, r5
 800aebc:	d903      	bls.n	800aec6 <_malloc_r+0x22>
 800aebe:	230c      	movs	r3, #12
 800aec0:	6033      	str	r3, [r6, #0]
 800aec2:	2000      	movs	r0, #0
 800aec4:	bd70      	pop	{r4, r5, r6, pc}
 800aec6:	f000 f87d 	bl	800afc4 <__malloc_lock>
 800aeca:	4a21      	ldr	r2, [pc, #132]	; (800af50 <_malloc_r+0xac>)
 800aecc:	6814      	ldr	r4, [r2, #0]
 800aece:	4621      	mov	r1, r4
 800aed0:	b991      	cbnz	r1, 800aef8 <_malloc_r+0x54>
 800aed2:	4c20      	ldr	r4, [pc, #128]	; (800af54 <_malloc_r+0xb0>)
 800aed4:	6823      	ldr	r3, [r4, #0]
 800aed6:	b91b      	cbnz	r3, 800aee0 <_malloc_r+0x3c>
 800aed8:	4630      	mov	r0, r6
 800aeda:	f000 f863 	bl	800afa4 <_sbrk_r>
 800aede:	6020      	str	r0, [r4, #0]
 800aee0:	4629      	mov	r1, r5
 800aee2:	4630      	mov	r0, r6
 800aee4:	f000 f85e 	bl	800afa4 <_sbrk_r>
 800aee8:	1c43      	adds	r3, r0, #1
 800aeea:	d124      	bne.n	800af36 <_malloc_r+0x92>
 800aeec:	230c      	movs	r3, #12
 800aeee:	6033      	str	r3, [r6, #0]
 800aef0:	4630      	mov	r0, r6
 800aef2:	f000 f868 	bl	800afc6 <__malloc_unlock>
 800aef6:	e7e4      	b.n	800aec2 <_malloc_r+0x1e>
 800aef8:	680b      	ldr	r3, [r1, #0]
 800aefa:	1b5b      	subs	r3, r3, r5
 800aefc:	d418      	bmi.n	800af30 <_malloc_r+0x8c>
 800aefe:	2b0b      	cmp	r3, #11
 800af00:	d90f      	bls.n	800af22 <_malloc_r+0x7e>
 800af02:	600b      	str	r3, [r1, #0]
 800af04:	50cd      	str	r5, [r1, r3]
 800af06:	18cc      	adds	r4, r1, r3
 800af08:	4630      	mov	r0, r6
 800af0a:	f000 f85c 	bl	800afc6 <__malloc_unlock>
 800af0e:	f104 000b 	add.w	r0, r4, #11
 800af12:	1d23      	adds	r3, r4, #4
 800af14:	f020 0007 	bic.w	r0, r0, #7
 800af18:	1ac3      	subs	r3, r0, r3
 800af1a:	d0d3      	beq.n	800aec4 <_malloc_r+0x20>
 800af1c:	425a      	negs	r2, r3
 800af1e:	50e2      	str	r2, [r4, r3]
 800af20:	e7d0      	b.n	800aec4 <_malloc_r+0x20>
 800af22:	428c      	cmp	r4, r1
 800af24:	684b      	ldr	r3, [r1, #4]
 800af26:	bf16      	itet	ne
 800af28:	6063      	strne	r3, [r4, #4]
 800af2a:	6013      	streq	r3, [r2, #0]
 800af2c:	460c      	movne	r4, r1
 800af2e:	e7eb      	b.n	800af08 <_malloc_r+0x64>
 800af30:	460c      	mov	r4, r1
 800af32:	6849      	ldr	r1, [r1, #4]
 800af34:	e7cc      	b.n	800aed0 <_malloc_r+0x2c>
 800af36:	1cc4      	adds	r4, r0, #3
 800af38:	f024 0403 	bic.w	r4, r4, #3
 800af3c:	42a0      	cmp	r0, r4
 800af3e:	d005      	beq.n	800af4c <_malloc_r+0xa8>
 800af40:	1a21      	subs	r1, r4, r0
 800af42:	4630      	mov	r0, r6
 800af44:	f000 f82e 	bl	800afa4 <_sbrk_r>
 800af48:	3001      	adds	r0, #1
 800af4a:	d0cf      	beq.n	800aeec <_malloc_r+0x48>
 800af4c:	6025      	str	r5, [r4, #0]
 800af4e:	e7db      	b.n	800af08 <_malloc_r+0x64>
 800af50:	20001a6c 	.word	0x20001a6c
 800af54:	20001a70 	.word	0x20001a70

0800af58 <_realloc_r>:
 800af58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af5a:	4607      	mov	r7, r0
 800af5c:	4614      	mov	r4, r2
 800af5e:	460e      	mov	r6, r1
 800af60:	b921      	cbnz	r1, 800af6c <_realloc_r+0x14>
 800af62:	4611      	mov	r1, r2
 800af64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af68:	f7ff bf9c 	b.w	800aea4 <_malloc_r>
 800af6c:	b922      	cbnz	r2, 800af78 <_realloc_r+0x20>
 800af6e:	f7ff ff4b 	bl	800ae08 <_free_r>
 800af72:	4625      	mov	r5, r4
 800af74:	4628      	mov	r0, r5
 800af76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af78:	f000 f826 	bl	800afc8 <_malloc_usable_size_r>
 800af7c:	42a0      	cmp	r0, r4
 800af7e:	d20f      	bcs.n	800afa0 <_realloc_r+0x48>
 800af80:	4621      	mov	r1, r4
 800af82:	4638      	mov	r0, r7
 800af84:	f7ff ff8e 	bl	800aea4 <_malloc_r>
 800af88:	4605      	mov	r5, r0
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d0f2      	beq.n	800af74 <_realloc_r+0x1c>
 800af8e:	4631      	mov	r1, r6
 800af90:	4622      	mov	r2, r4
 800af92:	f7ff fbfd 	bl	800a790 <memcpy>
 800af96:	4631      	mov	r1, r6
 800af98:	4638      	mov	r0, r7
 800af9a:	f7ff ff35 	bl	800ae08 <_free_r>
 800af9e:	e7e9      	b.n	800af74 <_realloc_r+0x1c>
 800afa0:	4635      	mov	r5, r6
 800afa2:	e7e7      	b.n	800af74 <_realloc_r+0x1c>

0800afa4 <_sbrk_r>:
 800afa4:	b538      	push	{r3, r4, r5, lr}
 800afa6:	4c06      	ldr	r4, [pc, #24]	; (800afc0 <_sbrk_r+0x1c>)
 800afa8:	2300      	movs	r3, #0
 800afaa:	4605      	mov	r5, r0
 800afac:	4608      	mov	r0, r1
 800afae:	6023      	str	r3, [r4, #0]
 800afb0:	f7f7 f9d4 	bl	800235c <_sbrk>
 800afb4:	1c43      	adds	r3, r0, #1
 800afb6:	d102      	bne.n	800afbe <_sbrk_r+0x1a>
 800afb8:	6823      	ldr	r3, [r4, #0]
 800afba:	b103      	cbz	r3, 800afbe <_sbrk_r+0x1a>
 800afbc:	602b      	str	r3, [r5, #0]
 800afbe:	bd38      	pop	{r3, r4, r5, pc}
 800afc0:	20002218 	.word	0x20002218

0800afc4 <__malloc_lock>:
 800afc4:	4770      	bx	lr

0800afc6 <__malloc_unlock>:
 800afc6:	4770      	bx	lr

0800afc8 <_malloc_usable_size_r>:
 800afc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afcc:	1f18      	subs	r0, r3, #4
 800afce:	2b00      	cmp	r3, #0
 800afd0:	bfbc      	itt	lt
 800afd2:	580b      	ldrlt	r3, [r1, r0]
 800afd4:	18c0      	addlt	r0, r0, r3
 800afd6:	4770      	bx	lr

0800afd8 <trunc>:
 800afd8:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800afdc:	ec5c bb10 	vmov	fp, ip, d0
 800afe0:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800afe4:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800afe8:	2913      	cmp	r1, #19
 800afea:	4664      	mov	r4, ip
 800afec:	dc11      	bgt.n	800b012 <trunc+0x3a>
 800afee:	2900      	cmp	r1, #0
 800aff0:	bfa7      	ittee	ge
 800aff2:	4b15      	ldrge	r3, [pc, #84]	; (800b048 <trunc+0x70>)
 800aff4:	fa43 f101 	asrge.w	r1, r3, r1
 800aff8:	2200      	movlt	r2, #0
 800affa:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800affe:	bfa4      	itt	ge
 800b000:	2200      	movge	r2, #0
 800b002:	ea2c 0301 	bicge.w	r3, ip, r1
 800b006:	4693      	mov	fp, r2
 800b008:	469c      	mov	ip, r3
 800b00a:	ec4c bb10 	vmov	d0, fp, ip
 800b00e:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800b012:	2933      	cmp	r1, #51	; 0x33
 800b014:	dd0d      	ble.n	800b032 <trunc+0x5a>
 800b016:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b01a:	d1f6      	bne.n	800b00a <trunc+0x32>
 800b01c:	4663      	mov	r3, ip
 800b01e:	ee10 2a10 	vmov	r2, s0
 800b022:	ee10 0a10 	vmov	r0, s0
 800b026:	4621      	mov	r1, r4
 800b028:	f7f5 f928 	bl	800027c <__adddf3>
 800b02c:	4683      	mov	fp, r0
 800b02e:	468c      	mov	ip, r1
 800b030:	e7eb      	b.n	800b00a <trunc+0x32>
 800b032:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800b036:	f04f 33ff 	mov.w	r3, #4294967295
 800b03a:	fa23 f000 	lsr.w	r0, r3, r0
 800b03e:	ea2b 0600 	bic.w	r6, fp, r0
 800b042:	46b3      	mov	fp, r6
 800b044:	46a4      	mov	ip, r4
 800b046:	e7e0      	b.n	800b00a <trunc+0x32>
 800b048:	000fffff 	.word	0x000fffff

0800b04c <pow>:
 800b04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b050:	ed2d 8b04 	vpush	{d8-d9}
 800b054:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800b328 <pow+0x2dc>
 800b058:	b08d      	sub	sp, #52	; 0x34
 800b05a:	ec57 6b10 	vmov	r6, r7, d0
 800b05e:	ec55 4b11 	vmov	r4, r5, d1
 800b062:	f000 f965 	bl	800b330 <__ieee754_pow>
 800b066:	f999 3000 	ldrsb.w	r3, [r9]
 800b06a:	9300      	str	r3, [sp, #0]
 800b06c:	3301      	adds	r3, #1
 800b06e:	eeb0 8a40 	vmov.f32	s16, s0
 800b072:	eef0 8a60 	vmov.f32	s17, s1
 800b076:	46c8      	mov	r8, r9
 800b078:	d05f      	beq.n	800b13a <pow+0xee>
 800b07a:	4622      	mov	r2, r4
 800b07c:	462b      	mov	r3, r5
 800b07e:	4620      	mov	r0, r4
 800b080:	4629      	mov	r1, r5
 800b082:	f7f5 fd4b 	bl	8000b1c <__aeabi_dcmpun>
 800b086:	4683      	mov	fp, r0
 800b088:	2800      	cmp	r0, #0
 800b08a:	d156      	bne.n	800b13a <pow+0xee>
 800b08c:	4632      	mov	r2, r6
 800b08e:	463b      	mov	r3, r7
 800b090:	4630      	mov	r0, r6
 800b092:	4639      	mov	r1, r7
 800b094:	f7f5 fd42 	bl	8000b1c <__aeabi_dcmpun>
 800b098:	9001      	str	r0, [sp, #4]
 800b09a:	b1e8      	cbz	r0, 800b0d8 <pow+0x8c>
 800b09c:	2200      	movs	r2, #0
 800b09e:	2300      	movs	r3, #0
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	f7f5 fd08 	bl	8000ab8 <__aeabi_dcmpeq>
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	d046      	beq.n	800b13a <pow+0xee>
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	9302      	str	r3, [sp, #8]
 800b0b0:	4b96      	ldr	r3, [pc, #600]	; (800b30c <pow+0x2c0>)
 800b0b2:	9303      	str	r3, [sp, #12]
 800b0b4:	4b96      	ldr	r3, [pc, #600]	; (800b310 <pow+0x2c4>)
 800b0b6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b0c0:	9b00      	ldr	r3, [sp, #0]
 800b0c2:	2b02      	cmp	r3, #2
 800b0c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b0c8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b0cc:	d033      	beq.n	800b136 <pow+0xea>
 800b0ce:	a802      	add	r0, sp, #8
 800b0d0:	f000 fefd 	bl	800bece <matherr>
 800b0d4:	bb48      	cbnz	r0, 800b12a <pow+0xde>
 800b0d6:	e05d      	b.n	800b194 <pow+0x148>
 800b0d8:	f04f 0a00 	mov.w	sl, #0
 800b0dc:	f04f 0b00 	mov.w	fp, #0
 800b0e0:	4652      	mov	r2, sl
 800b0e2:	465b      	mov	r3, fp
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	4639      	mov	r1, r7
 800b0e8:	f7f5 fce6 	bl	8000ab8 <__aeabi_dcmpeq>
 800b0ec:	ec4b ab19 	vmov	d9, sl, fp
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d054      	beq.n	800b19e <pow+0x152>
 800b0f4:	4652      	mov	r2, sl
 800b0f6:	465b      	mov	r3, fp
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	4629      	mov	r1, r5
 800b0fc:	f7f5 fcdc 	bl	8000ab8 <__aeabi_dcmpeq>
 800b100:	4680      	mov	r8, r0
 800b102:	b318      	cbz	r0, 800b14c <pow+0x100>
 800b104:	2301      	movs	r3, #1
 800b106:	9302      	str	r3, [sp, #8]
 800b108:	4b80      	ldr	r3, [pc, #512]	; (800b30c <pow+0x2c0>)
 800b10a:	9303      	str	r3, [sp, #12]
 800b10c:	9b01      	ldr	r3, [sp, #4]
 800b10e:	930a      	str	r3, [sp, #40]	; 0x28
 800b110:	9b00      	ldr	r3, [sp, #0]
 800b112:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b116:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b11a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d0d5      	beq.n	800b0ce <pow+0x82>
 800b122:	4b7b      	ldr	r3, [pc, #492]	; (800b310 <pow+0x2c4>)
 800b124:	2200      	movs	r2, #0
 800b126:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b12c:	b11b      	cbz	r3, 800b136 <pow+0xea>
 800b12e:	f7ff fb05 	bl	800a73c <__errno>
 800b132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b134:	6003      	str	r3, [r0, #0]
 800b136:	ed9d 8b08 	vldr	d8, [sp, #32]
 800b13a:	eeb0 0a48 	vmov.f32	s0, s16
 800b13e:	eef0 0a68 	vmov.f32	s1, s17
 800b142:	b00d      	add	sp, #52	; 0x34
 800b144:	ecbd 8b04 	vpop	{d8-d9}
 800b148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b14c:	ec45 4b10 	vmov	d0, r4, r5
 800b150:	f000 feb5 	bl	800bebe <finite>
 800b154:	2800      	cmp	r0, #0
 800b156:	d0f0      	beq.n	800b13a <pow+0xee>
 800b158:	4652      	mov	r2, sl
 800b15a:	465b      	mov	r3, fp
 800b15c:	4620      	mov	r0, r4
 800b15e:	4629      	mov	r1, r5
 800b160:	f7f5 fcb4 	bl	8000acc <__aeabi_dcmplt>
 800b164:	2800      	cmp	r0, #0
 800b166:	d0e8      	beq.n	800b13a <pow+0xee>
 800b168:	2301      	movs	r3, #1
 800b16a:	9302      	str	r3, [sp, #8]
 800b16c:	4b67      	ldr	r3, [pc, #412]	; (800b30c <pow+0x2c0>)
 800b16e:	9303      	str	r3, [sp, #12]
 800b170:	f999 3000 	ldrsb.w	r3, [r9]
 800b174:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800b178:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b17c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b180:	b913      	cbnz	r3, 800b188 <pow+0x13c>
 800b182:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800b186:	e7a2      	b.n	800b0ce <pow+0x82>
 800b188:	4962      	ldr	r1, [pc, #392]	; (800b314 <pow+0x2c8>)
 800b18a:	2000      	movs	r0, #0
 800b18c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b190:	2b02      	cmp	r3, #2
 800b192:	d19c      	bne.n	800b0ce <pow+0x82>
 800b194:	f7ff fad2 	bl	800a73c <__errno>
 800b198:	2321      	movs	r3, #33	; 0x21
 800b19a:	6003      	str	r3, [r0, #0]
 800b19c:	e7c5      	b.n	800b12a <pow+0xde>
 800b19e:	eeb0 0a48 	vmov.f32	s0, s16
 800b1a2:	eef0 0a68 	vmov.f32	s1, s17
 800b1a6:	f000 fe8a 	bl	800bebe <finite>
 800b1aa:	9000      	str	r0, [sp, #0]
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	f040 8081 	bne.w	800b2b4 <pow+0x268>
 800b1b2:	ec47 6b10 	vmov	d0, r6, r7
 800b1b6:	f000 fe82 	bl	800bebe <finite>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	d07a      	beq.n	800b2b4 <pow+0x268>
 800b1be:	ec45 4b10 	vmov	d0, r4, r5
 800b1c2:	f000 fe7c 	bl	800bebe <finite>
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	d074      	beq.n	800b2b4 <pow+0x268>
 800b1ca:	ec53 2b18 	vmov	r2, r3, d8
 800b1ce:	ee18 0a10 	vmov	r0, s16
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	f7f5 fca2 	bl	8000b1c <__aeabi_dcmpun>
 800b1d8:	f999 9000 	ldrsb.w	r9, [r9]
 800b1dc:	4b4b      	ldr	r3, [pc, #300]	; (800b30c <pow+0x2c0>)
 800b1de:	b1b0      	cbz	r0, 800b20e <pow+0x1c2>
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b1e6:	9b00      	ldr	r3, [sp, #0]
 800b1e8:	930a      	str	r3, [sp, #40]	; 0x28
 800b1ea:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b1ee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b1f2:	f1b9 0f00 	cmp.w	r9, #0
 800b1f6:	d0c4      	beq.n	800b182 <pow+0x136>
 800b1f8:	4652      	mov	r2, sl
 800b1fa:	465b      	mov	r3, fp
 800b1fc:	4650      	mov	r0, sl
 800b1fe:	4659      	mov	r1, fp
 800b200:	f7f5 fb1c 	bl	800083c <__aeabi_ddiv>
 800b204:	f1b9 0f02 	cmp.w	r9, #2
 800b208:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b20c:	e7c1      	b.n	800b192 <pow+0x146>
 800b20e:	2203      	movs	r2, #3
 800b210:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b214:	900a      	str	r0, [sp, #40]	; 0x28
 800b216:	4629      	mov	r1, r5
 800b218:	4620      	mov	r0, r4
 800b21a:	2200      	movs	r2, #0
 800b21c:	4b3e      	ldr	r3, [pc, #248]	; (800b318 <pow+0x2cc>)
 800b21e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b222:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b226:	f7f5 f9df 	bl	80005e8 <__aeabi_dmul>
 800b22a:	4604      	mov	r4, r0
 800b22c:	460d      	mov	r5, r1
 800b22e:	f1b9 0f00 	cmp.w	r9, #0
 800b232:	d124      	bne.n	800b27e <pow+0x232>
 800b234:	4b39      	ldr	r3, [pc, #228]	; (800b31c <pow+0x2d0>)
 800b236:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b23a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b23e:	4630      	mov	r0, r6
 800b240:	4652      	mov	r2, sl
 800b242:	465b      	mov	r3, fp
 800b244:	4639      	mov	r1, r7
 800b246:	f7f5 fc41 	bl	8000acc <__aeabi_dcmplt>
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d056      	beq.n	800b2fc <pow+0x2b0>
 800b24e:	ec45 4b10 	vmov	d0, r4, r5
 800b252:	f000 fe49 	bl	800bee8 <rint>
 800b256:	4622      	mov	r2, r4
 800b258:	462b      	mov	r3, r5
 800b25a:	ec51 0b10 	vmov	r0, r1, d0
 800b25e:	f7f5 fc2b 	bl	8000ab8 <__aeabi_dcmpeq>
 800b262:	b920      	cbnz	r0, 800b26e <pow+0x222>
 800b264:	4b2e      	ldr	r3, [pc, #184]	; (800b320 <pow+0x2d4>)
 800b266:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b26a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b26e:	f998 3000 	ldrsb.w	r3, [r8]
 800b272:	2b02      	cmp	r3, #2
 800b274:	d142      	bne.n	800b2fc <pow+0x2b0>
 800b276:	f7ff fa61 	bl	800a73c <__errno>
 800b27a:	2322      	movs	r3, #34	; 0x22
 800b27c:	e78d      	b.n	800b19a <pow+0x14e>
 800b27e:	4b29      	ldr	r3, [pc, #164]	; (800b324 <pow+0x2d8>)
 800b280:	2200      	movs	r2, #0
 800b282:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b286:	4630      	mov	r0, r6
 800b288:	4652      	mov	r2, sl
 800b28a:	465b      	mov	r3, fp
 800b28c:	4639      	mov	r1, r7
 800b28e:	f7f5 fc1d 	bl	8000acc <__aeabi_dcmplt>
 800b292:	2800      	cmp	r0, #0
 800b294:	d0eb      	beq.n	800b26e <pow+0x222>
 800b296:	ec45 4b10 	vmov	d0, r4, r5
 800b29a:	f000 fe25 	bl	800bee8 <rint>
 800b29e:	4622      	mov	r2, r4
 800b2a0:	462b      	mov	r3, r5
 800b2a2:	ec51 0b10 	vmov	r0, r1, d0
 800b2a6:	f7f5 fc07 	bl	8000ab8 <__aeabi_dcmpeq>
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d1df      	bne.n	800b26e <pow+0x222>
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	4b18      	ldr	r3, [pc, #96]	; (800b314 <pow+0x2c8>)
 800b2b2:	e7da      	b.n	800b26a <pow+0x21e>
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	ec51 0b18 	vmov	r0, r1, d8
 800b2bc:	f7f5 fbfc 	bl	8000ab8 <__aeabi_dcmpeq>
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	f43f af3a 	beq.w	800b13a <pow+0xee>
 800b2c6:	ec47 6b10 	vmov	d0, r6, r7
 800b2ca:	f000 fdf8 	bl	800bebe <finite>
 800b2ce:	2800      	cmp	r0, #0
 800b2d0:	f43f af33 	beq.w	800b13a <pow+0xee>
 800b2d4:	ec45 4b10 	vmov	d0, r4, r5
 800b2d8:	f000 fdf1 	bl	800bebe <finite>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	f43f af2c 	beq.w	800b13a <pow+0xee>
 800b2e2:	2304      	movs	r3, #4
 800b2e4:	9302      	str	r3, [sp, #8]
 800b2e6:	4b09      	ldr	r3, [pc, #36]	; (800b30c <pow+0x2c0>)
 800b2e8:	9303      	str	r3, [sp, #12]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b2f2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b2f6:	ed8d 9b08 	vstr	d9, [sp, #32]
 800b2fa:	e7b8      	b.n	800b26e <pow+0x222>
 800b2fc:	a802      	add	r0, sp, #8
 800b2fe:	f000 fde6 	bl	800bece <matherr>
 800b302:	2800      	cmp	r0, #0
 800b304:	f47f af11 	bne.w	800b12a <pow+0xde>
 800b308:	e7b5      	b.n	800b276 <pow+0x22a>
 800b30a:	bf00      	nop
 800b30c:	0800c213 	.word	0x0800c213
 800b310:	3ff00000 	.word	0x3ff00000
 800b314:	fff00000 	.word	0xfff00000
 800b318:	3fe00000 	.word	0x3fe00000
 800b31c:	47efffff 	.word	0x47efffff
 800b320:	c7efffff 	.word	0xc7efffff
 800b324:	7ff00000 	.word	0x7ff00000
 800b328:	2000014c 	.word	0x2000014c
 800b32c:	00000000 	.word	0x00000000

0800b330 <__ieee754_pow>:
 800b330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b334:	b091      	sub	sp, #68	; 0x44
 800b336:	ed8d 1b00 	vstr	d1, [sp]
 800b33a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b33e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b342:	ea58 0302 	orrs.w	r3, r8, r2
 800b346:	ec57 6b10 	vmov	r6, r7, d0
 800b34a:	f000 84be 	beq.w	800bcca <__ieee754_pow+0x99a>
 800b34e:	4b7a      	ldr	r3, [pc, #488]	; (800b538 <__ieee754_pow+0x208>)
 800b350:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b354:	429c      	cmp	r4, r3
 800b356:	463d      	mov	r5, r7
 800b358:	ee10 aa10 	vmov	sl, s0
 800b35c:	dc09      	bgt.n	800b372 <__ieee754_pow+0x42>
 800b35e:	d103      	bne.n	800b368 <__ieee754_pow+0x38>
 800b360:	b93e      	cbnz	r6, 800b372 <__ieee754_pow+0x42>
 800b362:	45a0      	cmp	r8, r4
 800b364:	dc0d      	bgt.n	800b382 <__ieee754_pow+0x52>
 800b366:	e001      	b.n	800b36c <__ieee754_pow+0x3c>
 800b368:	4598      	cmp	r8, r3
 800b36a:	dc02      	bgt.n	800b372 <__ieee754_pow+0x42>
 800b36c:	4598      	cmp	r8, r3
 800b36e:	d10e      	bne.n	800b38e <__ieee754_pow+0x5e>
 800b370:	b16a      	cbz	r2, 800b38e <__ieee754_pow+0x5e>
 800b372:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b376:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b37a:	ea54 030a 	orrs.w	r3, r4, sl
 800b37e:	f000 84a4 	beq.w	800bcca <__ieee754_pow+0x99a>
 800b382:	486e      	ldr	r0, [pc, #440]	; (800b53c <__ieee754_pow+0x20c>)
 800b384:	b011      	add	sp, #68	; 0x44
 800b386:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b38a:	f000 bda5 	b.w	800bed8 <nan>
 800b38e:	2d00      	cmp	r5, #0
 800b390:	da53      	bge.n	800b43a <__ieee754_pow+0x10a>
 800b392:	4b6b      	ldr	r3, [pc, #428]	; (800b540 <__ieee754_pow+0x210>)
 800b394:	4598      	cmp	r8, r3
 800b396:	dc4d      	bgt.n	800b434 <__ieee754_pow+0x104>
 800b398:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b39c:	4598      	cmp	r8, r3
 800b39e:	dd4c      	ble.n	800b43a <__ieee754_pow+0x10a>
 800b3a0:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b3a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b3a8:	2b14      	cmp	r3, #20
 800b3aa:	dd26      	ble.n	800b3fa <__ieee754_pow+0xca>
 800b3ac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b3b0:	fa22 f103 	lsr.w	r1, r2, r3
 800b3b4:	fa01 f303 	lsl.w	r3, r1, r3
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d13e      	bne.n	800b43a <__ieee754_pow+0x10a>
 800b3bc:	f001 0101 	and.w	r1, r1, #1
 800b3c0:	f1c1 0b02 	rsb	fp, r1, #2
 800b3c4:	2a00      	cmp	r2, #0
 800b3c6:	d15b      	bne.n	800b480 <__ieee754_pow+0x150>
 800b3c8:	4b5b      	ldr	r3, [pc, #364]	; (800b538 <__ieee754_pow+0x208>)
 800b3ca:	4598      	cmp	r8, r3
 800b3cc:	d124      	bne.n	800b418 <__ieee754_pow+0xe8>
 800b3ce:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b3d2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b3d6:	ea53 030a 	orrs.w	r3, r3, sl
 800b3da:	f000 8476 	beq.w	800bcca <__ieee754_pow+0x99a>
 800b3de:	4b59      	ldr	r3, [pc, #356]	; (800b544 <__ieee754_pow+0x214>)
 800b3e0:	429c      	cmp	r4, r3
 800b3e2:	dd2d      	ble.n	800b440 <__ieee754_pow+0x110>
 800b3e4:	f1b9 0f00 	cmp.w	r9, #0
 800b3e8:	f280 8473 	bge.w	800bcd2 <__ieee754_pow+0x9a2>
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	ec41 0b10 	vmov	d0, r0, r1
 800b3f4:	b011      	add	sp, #68	; 0x44
 800b3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3fa:	2a00      	cmp	r2, #0
 800b3fc:	d13e      	bne.n	800b47c <__ieee754_pow+0x14c>
 800b3fe:	f1c3 0314 	rsb	r3, r3, #20
 800b402:	fa48 f103 	asr.w	r1, r8, r3
 800b406:	fa01 f303 	lsl.w	r3, r1, r3
 800b40a:	4543      	cmp	r3, r8
 800b40c:	f040 8469 	bne.w	800bce2 <__ieee754_pow+0x9b2>
 800b410:	f001 0101 	and.w	r1, r1, #1
 800b414:	f1c1 0b02 	rsb	fp, r1, #2
 800b418:	4b4b      	ldr	r3, [pc, #300]	; (800b548 <__ieee754_pow+0x218>)
 800b41a:	4598      	cmp	r8, r3
 800b41c:	d118      	bne.n	800b450 <__ieee754_pow+0x120>
 800b41e:	f1b9 0f00 	cmp.w	r9, #0
 800b422:	f280 845a 	bge.w	800bcda <__ieee754_pow+0x9aa>
 800b426:	4948      	ldr	r1, [pc, #288]	; (800b548 <__ieee754_pow+0x218>)
 800b428:	4632      	mov	r2, r6
 800b42a:	463b      	mov	r3, r7
 800b42c:	2000      	movs	r0, #0
 800b42e:	f7f5 fa05 	bl	800083c <__aeabi_ddiv>
 800b432:	e7dd      	b.n	800b3f0 <__ieee754_pow+0xc0>
 800b434:	f04f 0b02 	mov.w	fp, #2
 800b438:	e7c4      	b.n	800b3c4 <__ieee754_pow+0x94>
 800b43a:	f04f 0b00 	mov.w	fp, #0
 800b43e:	e7c1      	b.n	800b3c4 <__ieee754_pow+0x94>
 800b440:	f1b9 0f00 	cmp.w	r9, #0
 800b444:	dad2      	bge.n	800b3ec <__ieee754_pow+0xbc>
 800b446:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b44a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b44e:	e7cf      	b.n	800b3f0 <__ieee754_pow+0xc0>
 800b450:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b454:	d106      	bne.n	800b464 <__ieee754_pow+0x134>
 800b456:	4632      	mov	r2, r6
 800b458:	463b      	mov	r3, r7
 800b45a:	4610      	mov	r0, r2
 800b45c:	4619      	mov	r1, r3
 800b45e:	f7f5 f8c3 	bl	80005e8 <__aeabi_dmul>
 800b462:	e7c5      	b.n	800b3f0 <__ieee754_pow+0xc0>
 800b464:	4b39      	ldr	r3, [pc, #228]	; (800b54c <__ieee754_pow+0x21c>)
 800b466:	4599      	cmp	r9, r3
 800b468:	d10a      	bne.n	800b480 <__ieee754_pow+0x150>
 800b46a:	2d00      	cmp	r5, #0
 800b46c:	db08      	blt.n	800b480 <__ieee754_pow+0x150>
 800b46e:	ec47 6b10 	vmov	d0, r6, r7
 800b472:	b011      	add	sp, #68	; 0x44
 800b474:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b478:	f000 bc68 	b.w	800bd4c <__ieee754_sqrt>
 800b47c:	f04f 0b00 	mov.w	fp, #0
 800b480:	ec47 6b10 	vmov	d0, r6, r7
 800b484:	f000 fd12 	bl	800beac <fabs>
 800b488:	ec51 0b10 	vmov	r0, r1, d0
 800b48c:	f1ba 0f00 	cmp.w	sl, #0
 800b490:	d127      	bne.n	800b4e2 <__ieee754_pow+0x1b2>
 800b492:	b124      	cbz	r4, 800b49e <__ieee754_pow+0x16e>
 800b494:	4b2c      	ldr	r3, [pc, #176]	; (800b548 <__ieee754_pow+0x218>)
 800b496:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d121      	bne.n	800b4e2 <__ieee754_pow+0x1b2>
 800b49e:	f1b9 0f00 	cmp.w	r9, #0
 800b4a2:	da05      	bge.n	800b4b0 <__ieee754_pow+0x180>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	4927      	ldr	r1, [pc, #156]	; (800b548 <__ieee754_pow+0x218>)
 800b4ac:	f7f5 f9c6 	bl	800083c <__aeabi_ddiv>
 800b4b0:	2d00      	cmp	r5, #0
 800b4b2:	da9d      	bge.n	800b3f0 <__ieee754_pow+0xc0>
 800b4b4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b4b8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b4bc:	ea54 030b 	orrs.w	r3, r4, fp
 800b4c0:	d108      	bne.n	800b4d4 <__ieee754_pow+0x1a4>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	4610      	mov	r0, r2
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	f7f4 fed5 	bl	8000278 <__aeabi_dsub>
 800b4ce:	4602      	mov	r2, r0
 800b4d0:	460b      	mov	r3, r1
 800b4d2:	e7ac      	b.n	800b42e <__ieee754_pow+0xfe>
 800b4d4:	f1bb 0f01 	cmp.w	fp, #1
 800b4d8:	d18a      	bne.n	800b3f0 <__ieee754_pow+0xc0>
 800b4da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4de:	4619      	mov	r1, r3
 800b4e0:	e786      	b.n	800b3f0 <__ieee754_pow+0xc0>
 800b4e2:	0fed      	lsrs	r5, r5, #31
 800b4e4:	1e6b      	subs	r3, r5, #1
 800b4e6:	930d      	str	r3, [sp, #52]	; 0x34
 800b4e8:	ea5b 0303 	orrs.w	r3, fp, r3
 800b4ec:	d102      	bne.n	800b4f4 <__ieee754_pow+0x1c4>
 800b4ee:	4632      	mov	r2, r6
 800b4f0:	463b      	mov	r3, r7
 800b4f2:	e7e8      	b.n	800b4c6 <__ieee754_pow+0x196>
 800b4f4:	4b16      	ldr	r3, [pc, #88]	; (800b550 <__ieee754_pow+0x220>)
 800b4f6:	4598      	cmp	r8, r3
 800b4f8:	f340 80fe 	ble.w	800b6f8 <__ieee754_pow+0x3c8>
 800b4fc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b500:	4598      	cmp	r8, r3
 800b502:	dd0a      	ble.n	800b51a <__ieee754_pow+0x1ea>
 800b504:	4b0f      	ldr	r3, [pc, #60]	; (800b544 <__ieee754_pow+0x214>)
 800b506:	429c      	cmp	r4, r3
 800b508:	dc0d      	bgt.n	800b526 <__ieee754_pow+0x1f6>
 800b50a:	f1b9 0f00 	cmp.w	r9, #0
 800b50e:	f6bf af6d 	bge.w	800b3ec <__ieee754_pow+0xbc>
 800b512:	a307      	add	r3, pc, #28	; (adr r3, 800b530 <__ieee754_pow+0x200>)
 800b514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b518:	e79f      	b.n	800b45a <__ieee754_pow+0x12a>
 800b51a:	4b0e      	ldr	r3, [pc, #56]	; (800b554 <__ieee754_pow+0x224>)
 800b51c:	429c      	cmp	r4, r3
 800b51e:	ddf4      	ble.n	800b50a <__ieee754_pow+0x1da>
 800b520:	4b09      	ldr	r3, [pc, #36]	; (800b548 <__ieee754_pow+0x218>)
 800b522:	429c      	cmp	r4, r3
 800b524:	dd18      	ble.n	800b558 <__ieee754_pow+0x228>
 800b526:	f1b9 0f00 	cmp.w	r9, #0
 800b52a:	dcf2      	bgt.n	800b512 <__ieee754_pow+0x1e2>
 800b52c:	e75e      	b.n	800b3ec <__ieee754_pow+0xbc>
 800b52e:	bf00      	nop
 800b530:	8800759c 	.word	0x8800759c
 800b534:	7e37e43c 	.word	0x7e37e43c
 800b538:	7ff00000 	.word	0x7ff00000
 800b53c:	0800c1e5 	.word	0x0800c1e5
 800b540:	433fffff 	.word	0x433fffff
 800b544:	3fefffff 	.word	0x3fefffff
 800b548:	3ff00000 	.word	0x3ff00000
 800b54c:	3fe00000 	.word	0x3fe00000
 800b550:	41e00000 	.word	0x41e00000
 800b554:	3feffffe 	.word	0x3feffffe
 800b558:	2200      	movs	r2, #0
 800b55a:	4b63      	ldr	r3, [pc, #396]	; (800b6e8 <__ieee754_pow+0x3b8>)
 800b55c:	f7f4 fe8c 	bl	8000278 <__aeabi_dsub>
 800b560:	a355      	add	r3, pc, #340	; (adr r3, 800b6b8 <__ieee754_pow+0x388>)
 800b562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b566:	4604      	mov	r4, r0
 800b568:	460d      	mov	r5, r1
 800b56a:	f7f5 f83d 	bl	80005e8 <__aeabi_dmul>
 800b56e:	a354      	add	r3, pc, #336	; (adr r3, 800b6c0 <__ieee754_pow+0x390>)
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	4606      	mov	r6, r0
 800b576:	460f      	mov	r7, r1
 800b578:	4620      	mov	r0, r4
 800b57a:	4629      	mov	r1, r5
 800b57c:	f7f5 f834 	bl	80005e8 <__aeabi_dmul>
 800b580:	2200      	movs	r2, #0
 800b582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b586:	4b59      	ldr	r3, [pc, #356]	; (800b6ec <__ieee754_pow+0x3bc>)
 800b588:	4620      	mov	r0, r4
 800b58a:	4629      	mov	r1, r5
 800b58c:	f7f5 f82c 	bl	80005e8 <__aeabi_dmul>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	a14c      	add	r1, pc, #304	; (adr r1, 800b6c8 <__ieee754_pow+0x398>)
 800b596:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b59a:	f7f4 fe6d 	bl	8000278 <__aeabi_dsub>
 800b59e:	4622      	mov	r2, r4
 800b5a0:	462b      	mov	r3, r5
 800b5a2:	f7f5 f821 	bl	80005e8 <__aeabi_dmul>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	4950      	ldr	r1, [pc, #320]	; (800b6f0 <__ieee754_pow+0x3c0>)
 800b5ae:	f7f4 fe63 	bl	8000278 <__aeabi_dsub>
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	462b      	mov	r3, r5
 800b5b6:	4680      	mov	r8, r0
 800b5b8:	4689      	mov	r9, r1
 800b5ba:	4620      	mov	r0, r4
 800b5bc:	4629      	mov	r1, r5
 800b5be:	f7f5 f813 	bl	80005e8 <__aeabi_dmul>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	4640      	mov	r0, r8
 800b5c8:	4649      	mov	r1, r9
 800b5ca:	f7f5 f80d 	bl	80005e8 <__aeabi_dmul>
 800b5ce:	a340      	add	r3, pc, #256	; (adr r3, 800b6d0 <__ieee754_pow+0x3a0>)
 800b5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d4:	f7f5 f808 	bl	80005e8 <__aeabi_dmul>
 800b5d8:	4602      	mov	r2, r0
 800b5da:	460b      	mov	r3, r1
 800b5dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5e0:	f7f4 fe4a 	bl	8000278 <__aeabi_dsub>
 800b5e4:	4602      	mov	r2, r0
 800b5e6:	460b      	mov	r3, r1
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	460d      	mov	r5, r1
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	4639      	mov	r1, r7
 800b5f0:	f7f4 fe44 	bl	800027c <__adddf3>
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5fa:	4632      	mov	r2, r6
 800b5fc:	463b      	mov	r3, r7
 800b5fe:	f7f4 fe3b 	bl	8000278 <__aeabi_dsub>
 800b602:	4602      	mov	r2, r0
 800b604:	460b      	mov	r3, r1
 800b606:	4620      	mov	r0, r4
 800b608:	4629      	mov	r1, r5
 800b60a:	f7f4 fe35 	bl	8000278 <__aeabi_dsub>
 800b60e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b610:	f10b 33ff 	add.w	r3, fp, #4294967295
 800b614:	4313      	orrs	r3, r2
 800b616:	4606      	mov	r6, r0
 800b618:	460f      	mov	r7, r1
 800b61a:	f040 81eb 	bne.w	800b9f4 <__ieee754_pow+0x6c4>
 800b61e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800b6d8 <__ieee754_pow+0x3a8>
 800b622:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b626:	2400      	movs	r4, #0
 800b628:	4622      	mov	r2, r4
 800b62a:	462b      	mov	r3, r5
 800b62c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b630:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b634:	f7f4 fe20 	bl	8000278 <__aeabi_dsub>
 800b638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b63c:	f7f4 ffd4 	bl	80005e8 <__aeabi_dmul>
 800b640:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b644:	4680      	mov	r8, r0
 800b646:	4689      	mov	r9, r1
 800b648:	4630      	mov	r0, r6
 800b64a:	4639      	mov	r1, r7
 800b64c:	f7f4 ffcc 	bl	80005e8 <__aeabi_dmul>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4640      	mov	r0, r8
 800b656:	4649      	mov	r1, r9
 800b658:	f7f4 fe10 	bl	800027c <__adddf3>
 800b65c:	4622      	mov	r2, r4
 800b65e:	462b      	mov	r3, r5
 800b660:	4680      	mov	r8, r0
 800b662:	4689      	mov	r9, r1
 800b664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b668:	f7f4 ffbe 	bl	80005e8 <__aeabi_dmul>
 800b66c:	460b      	mov	r3, r1
 800b66e:	4604      	mov	r4, r0
 800b670:	460d      	mov	r5, r1
 800b672:	4602      	mov	r2, r0
 800b674:	4649      	mov	r1, r9
 800b676:	4640      	mov	r0, r8
 800b678:	e9cd 4500 	strd	r4, r5, [sp]
 800b67c:	f7f4 fdfe 	bl	800027c <__adddf3>
 800b680:	4b1c      	ldr	r3, [pc, #112]	; (800b6f4 <__ieee754_pow+0x3c4>)
 800b682:	4299      	cmp	r1, r3
 800b684:	4606      	mov	r6, r0
 800b686:	460f      	mov	r7, r1
 800b688:	468b      	mov	fp, r1
 800b68a:	f340 82f7 	ble.w	800bc7c <__ieee754_pow+0x94c>
 800b68e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b692:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b696:	4303      	orrs	r3, r0
 800b698:	f000 81ea 	beq.w	800ba70 <__ieee754_pow+0x740>
 800b69c:	a310      	add	r3, pc, #64	; (adr r3, 800b6e0 <__ieee754_pow+0x3b0>)
 800b69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6a6:	f7f4 ff9f 	bl	80005e8 <__aeabi_dmul>
 800b6aa:	a30d      	add	r3, pc, #52	; (adr r3, 800b6e0 <__ieee754_pow+0x3b0>)
 800b6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b0:	e6d5      	b.n	800b45e <__ieee754_pow+0x12e>
 800b6b2:	bf00      	nop
 800b6b4:	f3af 8000 	nop.w
 800b6b8:	60000000 	.word	0x60000000
 800b6bc:	3ff71547 	.word	0x3ff71547
 800b6c0:	f85ddf44 	.word	0xf85ddf44
 800b6c4:	3e54ae0b 	.word	0x3e54ae0b
 800b6c8:	55555555 	.word	0x55555555
 800b6cc:	3fd55555 	.word	0x3fd55555
 800b6d0:	652b82fe 	.word	0x652b82fe
 800b6d4:	3ff71547 	.word	0x3ff71547
 800b6d8:	00000000 	.word	0x00000000
 800b6dc:	bff00000 	.word	0xbff00000
 800b6e0:	8800759c 	.word	0x8800759c
 800b6e4:	7e37e43c 	.word	0x7e37e43c
 800b6e8:	3ff00000 	.word	0x3ff00000
 800b6ec:	3fd00000 	.word	0x3fd00000
 800b6f0:	3fe00000 	.word	0x3fe00000
 800b6f4:	408fffff 	.word	0x408fffff
 800b6f8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b6fc:	f04f 0200 	mov.w	r2, #0
 800b700:	da05      	bge.n	800b70e <__ieee754_pow+0x3de>
 800b702:	4bd3      	ldr	r3, [pc, #844]	; (800ba50 <__ieee754_pow+0x720>)
 800b704:	f7f4 ff70 	bl	80005e8 <__aeabi_dmul>
 800b708:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b70c:	460c      	mov	r4, r1
 800b70e:	1523      	asrs	r3, r4, #20
 800b710:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b714:	4413      	add	r3, r2
 800b716:	9309      	str	r3, [sp, #36]	; 0x24
 800b718:	4bce      	ldr	r3, [pc, #824]	; (800ba54 <__ieee754_pow+0x724>)
 800b71a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b71e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b722:	429c      	cmp	r4, r3
 800b724:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b728:	dd08      	ble.n	800b73c <__ieee754_pow+0x40c>
 800b72a:	4bcb      	ldr	r3, [pc, #812]	; (800ba58 <__ieee754_pow+0x728>)
 800b72c:	429c      	cmp	r4, r3
 800b72e:	f340 815e 	ble.w	800b9ee <__ieee754_pow+0x6be>
 800b732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b734:	3301      	adds	r3, #1
 800b736:	9309      	str	r3, [sp, #36]	; 0x24
 800b738:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b73c:	f04f 0a00 	mov.w	sl, #0
 800b740:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b744:	930c      	str	r3, [sp, #48]	; 0x30
 800b746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b748:	4bc4      	ldr	r3, [pc, #784]	; (800ba5c <__ieee754_pow+0x72c>)
 800b74a:	4413      	add	r3, r2
 800b74c:	ed93 7b00 	vldr	d7, [r3]
 800b750:	4629      	mov	r1, r5
 800b752:	ec53 2b17 	vmov	r2, r3, d7
 800b756:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b75a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b75e:	f7f4 fd8b 	bl	8000278 <__aeabi_dsub>
 800b762:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b766:	4606      	mov	r6, r0
 800b768:	460f      	mov	r7, r1
 800b76a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b76e:	f7f4 fd85 	bl	800027c <__adddf3>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	2000      	movs	r0, #0
 800b778:	49b9      	ldr	r1, [pc, #740]	; (800ba60 <__ieee754_pow+0x730>)
 800b77a:	f7f5 f85f 	bl	800083c <__aeabi_ddiv>
 800b77e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b782:	4602      	mov	r2, r0
 800b784:	460b      	mov	r3, r1
 800b786:	4630      	mov	r0, r6
 800b788:	4639      	mov	r1, r7
 800b78a:	f7f4 ff2d 	bl	80005e8 <__aeabi_dmul>
 800b78e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b792:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b796:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b79a:	2300      	movs	r3, #0
 800b79c:	9302      	str	r3, [sp, #8]
 800b79e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b7a2:	106d      	asrs	r5, r5, #1
 800b7a4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b7a8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b7b2:	4640      	mov	r0, r8
 800b7b4:	4649      	mov	r1, r9
 800b7b6:	4614      	mov	r4, r2
 800b7b8:	461d      	mov	r5, r3
 800b7ba:	f7f4 ff15 	bl	80005e8 <__aeabi_dmul>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	4639      	mov	r1, r7
 800b7c6:	f7f4 fd57 	bl	8000278 <__aeabi_dsub>
 800b7ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	460f      	mov	r7, r1
 800b7d2:	4620      	mov	r0, r4
 800b7d4:	4629      	mov	r1, r5
 800b7d6:	f7f4 fd4f 	bl	8000278 <__aeabi_dsub>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	460b      	mov	r3, r1
 800b7de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b7e2:	f7f4 fd49 	bl	8000278 <__aeabi_dsub>
 800b7e6:	4642      	mov	r2, r8
 800b7e8:	464b      	mov	r3, r9
 800b7ea:	f7f4 fefd 	bl	80005e8 <__aeabi_dmul>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	4639      	mov	r1, r7
 800b7f6:	f7f4 fd3f 	bl	8000278 <__aeabi_dsub>
 800b7fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b7fe:	f7f4 fef3 	bl	80005e8 <__aeabi_dmul>
 800b802:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b806:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b80a:	4610      	mov	r0, r2
 800b80c:	4619      	mov	r1, r3
 800b80e:	f7f4 feeb 	bl	80005e8 <__aeabi_dmul>
 800b812:	a37b      	add	r3, pc, #492	; (adr r3, 800ba00 <__ieee754_pow+0x6d0>)
 800b814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b818:	4604      	mov	r4, r0
 800b81a:	460d      	mov	r5, r1
 800b81c:	f7f4 fee4 	bl	80005e8 <__aeabi_dmul>
 800b820:	a379      	add	r3, pc, #484	; (adr r3, 800ba08 <__ieee754_pow+0x6d8>)
 800b822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b826:	f7f4 fd29 	bl	800027c <__adddf3>
 800b82a:	4622      	mov	r2, r4
 800b82c:	462b      	mov	r3, r5
 800b82e:	f7f4 fedb 	bl	80005e8 <__aeabi_dmul>
 800b832:	a377      	add	r3, pc, #476	; (adr r3, 800ba10 <__ieee754_pow+0x6e0>)
 800b834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b838:	f7f4 fd20 	bl	800027c <__adddf3>
 800b83c:	4622      	mov	r2, r4
 800b83e:	462b      	mov	r3, r5
 800b840:	f7f4 fed2 	bl	80005e8 <__aeabi_dmul>
 800b844:	a374      	add	r3, pc, #464	; (adr r3, 800ba18 <__ieee754_pow+0x6e8>)
 800b846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84a:	f7f4 fd17 	bl	800027c <__adddf3>
 800b84e:	4622      	mov	r2, r4
 800b850:	462b      	mov	r3, r5
 800b852:	f7f4 fec9 	bl	80005e8 <__aeabi_dmul>
 800b856:	a372      	add	r3, pc, #456	; (adr r3, 800ba20 <__ieee754_pow+0x6f0>)
 800b858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85c:	f7f4 fd0e 	bl	800027c <__adddf3>
 800b860:	4622      	mov	r2, r4
 800b862:	462b      	mov	r3, r5
 800b864:	f7f4 fec0 	bl	80005e8 <__aeabi_dmul>
 800b868:	a36f      	add	r3, pc, #444	; (adr r3, 800ba28 <__ieee754_pow+0x6f8>)
 800b86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b86e:	f7f4 fd05 	bl	800027c <__adddf3>
 800b872:	4622      	mov	r2, r4
 800b874:	4606      	mov	r6, r0
 800b876:	460f      	mov	r7, r1
 800b878:	462b      	mov	r3, r5
 800b87a:	4620      	mov	r0, r4
 800b87c:	4629      	mov	r1, r5
 800b87e:	f7f4 feb3 	bl	80005e8 <__aeabi_dmul>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	4630      	mov	r0, r6
 800b888:	4639      	mov	r1, r7
 800b88a:	f7f4 fead 	bl	80005e8 <__aeabi_dmul>
 800b88e:	4642      	mov	r2, r8
 800b890:	4604      	mov	r4, r0
 800b892:	460d      	mov	r5, r1
 800b894:	464b      	mov	r3, r9
 800b896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b89a:	f7f4 fcef 	bl	800027c <__adddf3>
 800b89e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8a2:	f7f4 fea1 	bl	80005e8 <__aeabi_dmul>
 800b8a6:	4622      	mov	r2, r4
 800b8a8:	462b      	mov	r3, r5
 800b8aa:	f7f4 fce7 	bl	800027c <__adddf3>
 800b8ae:	4642      	mov	r2, r8
 800b8b0:	4606      	mov	r6, r0
 800b8b2:	460f      	mov	r7, r1
 800b8b4:	464b      	mov	r3, r9
 800b8b6:	4640      	mov	r0, r8
 800b8b8:	4649      	mov	r1, r9
 800b8ba:	f7f4 fe95 	bl	80005e8 <__aeabi_dmul>
 800b8be:	2200      	movs	r2, #0
 800b8c0:	4b68      	ldr	r3, [pc, #416]	; (800ba64 <__ieee754_pow+0x734>)
 800b8c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b8c6:	f7f4 fcd9 	bl	800027c <__adddf3>
 800b8ca:	4632      	mov	r2, r6
 800b8cc:	463b      	mov	r3, r7
 800b8ce:	f7f4 fcd5 	bl	800027c <__adddf3>
 800b8d2:	9802      	ldr	r0, [sp, #8]
 800b8d4:	460d      	mov	r5, r1
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	4602      	mov	r2, r0
 800b8da:	460b      	mov	r3, r1
 800b8dc:	4640      	mov	r0, r8
 800b8de:	4649      	mov	r1, r9
 800b8e0:	f7f4 fe82 	bl	80005e8 <__aeabi_dmul>
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	4680      	mov	r8, r0
 800b8e8:	4689      	mov	r9, r1
 800b8ea:	4b5e      	ldr	r3, [pc, #376]	; (800ba64 <__ieee754_pow+0x734>)
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	4629      	mov	r1, r5
 800b8f0:	f7f4 fcc2 	bl	8000278 <__aeabi_dsub>
 800b8f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b8f8:	f7f4 fcbe 	bl	8000278 <__aeabi_dsub>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	460b      	mov	r3, r1
 800b900:	4630      	mov	r0, r6
 800b902:	4639      	mov	r1, r7
 800b904:	f7f4 fcb8 	bl	8000278 <__aeabi_dsub>
 800b908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b90c:	f7f4 fe6c 	bl	80005e8 <__aeabi_dmul>
 800b910:	4622      	mov	r2, r4
 800b912:	4606      	mov	r6, r0
 800b914:	460f      	mov	r7, r1
 800b916:	462b      	mov	r3, r5
 800b918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b91c:	f7f4 fe64 	bl	80005e8 <__aeabi_dmul>
 800b920:	4602      	mov	r2, r0
 800b922:	460b      	mov	r3, r1
 800b924:	4630      	mov	r0, r6
 800b926:	4639      	mov	r1, r7
 800b928:	f7f4 fca8 	bl	800027c <__adddf3>
 800b92c:	4606      	mov	r6, r0
 800b92e:	460f      	mov	r7, r1
 800b930:	4602      	mov	r2, r0
 800b932:	460b      	mov	r3, r1
 800b934:	4640      	mov	r0, r8
 800b936:	4649      	mov	r1, r9
 800b938:	f7f4 fca0 	bl	800027c <__adddf3>
 800b93c:	9802      	ldr	r0, [sp, #8]
 800b93e:	a33c      	add	r3, pc, #240	; (adr r3, 800ba30 <__ieee754_pow+0x700>)
 800b940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b944:	4604      	mov	r4, r0
 800b946:	460d      	mov	r5, r1
 800b948:	f7f4 fe4e 	bl	80005e8 <__aeabi_dmul>
 800b94c:	4642      	mov	r2, r8
 800b94e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b952:	464b      	mov	r3, r9
 800b954:	4620      	mov	r0, r4
 800b956:	4629      	mov	r1, r5
 800b958:	f7f4 fc8e 	bl	8000278 <__aeabi_dsub>
 800b95c:	4602      	mov	r2, r0
 800b95e:	460b      	mov	r3, r1
 800b960:	4630      	mov	r0, r6
 800b962:	4639      	mov	r1, r7
 800b964:	f7f4 fc88 	bl	8000278 <__aeabi_dsub>
 800b968:	a333      	add	r3, pc, #204	; (adr r3, 800ba38 <__ieee754_pow+0x708>)
 800b96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96e:	f7f4 fe3b 	bl	80005e8 <__aeabi_dmul>
 800b972:	a333      	add	r3, pc, #204	; (adr r3, 800ba40 <__ieee754_pow+0x710>)
 800b974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b978:	4606      	mov	r6, r0
 800b97a:	460f      	mov	r7, r1
 800b97c:	4620      	mov	r0, r4
 800b97e:	4629      	mov	r1, r5
 800b980:	f7f4 fe32 	bl	80005e8 <__aeabi_dmul>
 800b984:	4602      	mov	r2, r0
 800b986:	460b      	mov	r3, r1
 800b988:	4630      	mov	r0, r6
 800b98a:	4639      	mov	r1, r7
 800b98c:	f7f4 fc76 	bl	800027c <__adddf3>
 800b990:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b992:	4b35      	ldr	r3, [pc, #212]	; (800ba68 <__ieee754_pow+0x738>)
 800b994:	4413      	add	r3, r2
 800b996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99a:	f7f4 fc6f 	bl	800027c <__adddf3>
 800b99e:	4604      	mov	r4, r0
 800b9a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b9a2:	460d      	mov	r5, r1
 800b9a4:	f7f4 fdb6 	bl	8000514 <__aeabi_i2d>
 800b9a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9aa:	4b30      	ldr	r3, [pc, #192]	; (800ba6c <__ieee754_pow+0x73c>)
 800b9ac:	4413      	add	r3, r2
 800b9ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9b2:	4606      	mov	r6, r0
 800b9b4:	460f      	mov	r7, r1
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	462b      	mov	r3, r5
 800b9ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9be:	f7f4 fc5d 	bl	800027c <__adddf3>
 800b9c2:	4642      	mov	r2, r8
 800b9c4:	464b      	mov	r3, r9
 800b9c6:	f7f4 fc59 	bl	800027c <__adddf3>
 800b9ca:	4632      	mov	r2, r6
 800b9cc:	463b      	mov	r3, r7
 800b9ce:	f7f4 fc55 	bl	800027c <__adddf3>
 800b9d2:	9802      	ldr	r0, [sp, #8]
 800b9d4:	4632      	mov	r2, r6
 800b9d6:	463b      	mov	r3, r7
 800b9d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9dc:	f7f4 fc4c 	bl	8000278 <__aeabi_dsub>
 800b9e0:	4642      	mov	r2, r8
 800b9e2:	464b      	mov	r3, r9
 800b9e4:	f7f4 fc48 	bl	8000278 <__aeabi_dsub>
 800b9e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b9ec:	e607      	b.n	800b5fe <__ieee754_pow+0x2ce>
 800b9ee:	f04f 0a01 	mov.w	sl, #1
 800b9f2:	e6a5      	b.n	800b740 <__ieee754_pow+0x410>
 800b9f4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800ba48 <__ieee754_pow+0x718>
 800b9f8:	e613      	b.n	800b622 <__ieee754_pow+0x2f2>
 800b9fa:	bf00      	nop
 800b9fc:	f3af 8000 	nop.w
 800ba00:	4a454eef 	.word	0x4a454eef
 800ba04:	3fca7e28 	.word	0x3fca7e28
 800ba08:	93c9db65 	.word	0x93c9db65
 800ba0c:	3fcd864a 	.word	0x3fcd864a
 800ba10:	a91d4101 	.word	0xa91d4101
 800ba14:	3fd17460 	.word	0x3fd17460
 800ba18:	518f264d 	.word	0x518f264d
 800ba1c:	3fd55555 	.word	0x3fd55555
 800ba20:	db6fabff 	.word	0xdb6fabff
 800ba24:	3fdb6db6 	.word	0x3fdb6db6
 800ba28:	33333303 	.word	0x33333303
 800ba2c:	3fe33333 	.word	0x3fe33333
 800ba30:	e0000000 	.word	0xe0000000
 800ba34:	3feec709 	.word	0x3feec709
 800ba38:	dc3a03fd 	.word	0xdc3a03fd
 800ba3c:	3feec709 	.word	0x3feec709
 800ba40:	145b01f5 	.word	0x145b01f5
 800ba44:	be3e2fe0 	.word	0xbe3e2fe0
 800ba48:	00000000 	.word	0x00000000
 800ba4c:	3ff00000 	.word	0x3ff00000
 800ba50:	43400000 	.word	0x43400000
 800ba54:	0003988e 	.word	0x0003988e
 800ba58:	000bb679 	.word	0x000bb679
 800ba5c:	0800c218 	.word	0x0800c218
 800ba60:	3ff00000 	.word	0x3ff00000
 800ba64:	40080000 	.word	0x40080000
 800ba68:	0800c238 	.word	0x0800c238
 800ba6c:	0800c228 	.word	0x0800c228
 800ba70:	a3b4      	add	r3, pc, #720	; (adr r3, 800bd44 <__ieee754_pow+0xa14>)
 800ba72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba76:	4640      	mov	r0, r8
 800ba78:	4649      	mov	r1, r9
 800ba7a:	f7f4 fbff 	bl	800027c <__adddf3>
 800ba7e:	4622      	mov	r2, r4
 800ba80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba84:	462b      	mov	r3, r5
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	f7f4 fbf5 	bl	8000278 <__aeabi_dsub>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba96:	f7f5 f837 	bl	8000b08 <__aeabi_dcmpgt>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	f47f adfe 	bne.w	800b69c <__ieee754_pow+0x36c>
 800baa0:	4aa3      	ldr	r2, [pc, #652]	; (800bd30 <__ieee754_pow+0xa00>)
 800baa2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800baa6:	4293      	cmp	r3, r2
 800baa8:	f340 810a 	ble.w	800bcc0 <__ieee754_pow+0x990>
 800baac:	151b      	asrs	r3, r3, #20
 800baae:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bab2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bab6:	fa4a f303 	asr.w	r3, sl, r3
 800baba:	445b      	add	r3, fp
 800babc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800bac0:	4e9c      	ldr	r6, [pc, #624]	; (800bd34 <__ieee754_pow+0xa04>)
 800bac2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bac6:	4116      	asrs	r6, r2
 800bac8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800bacc:	2000      	movs	r0, #0
 800bace:	ea23 0106 	bic.w	r1, r3, r6
 800bad2:	f1c2 0214 	rsb	r2, r2, #20
 800bad6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bada:	fa4a fa02 	asr.w	sl, sl, r2
 800bade:	f1bb 0f00 	cmp.w	fp, #0
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	4620      	mov	r0, r4
 800bae8:	4629      	mov	r1, r5
 800baea:	bfb8      	it	lt
 800baec:	f1ca 0a00 	rsblt	sl, sl, #0
 800baf0:	f7f4 fbc2 	bl	8000278 <__aeabi_dsub>
 800baf4:	e9cd 0100 	strd	r0, r1, [sp]
 800baf8:	4642      	mov	r2, r8
 800bafa:	464b      	mov	r3, r9
 800bafc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb00:	f7f4 fbbc 	bl	800027c <__adddf3>
 800bb04:	2000      	movs	r0, #0
 800bb06:	a378      	add	r3, pc, #480	; (adr r3, 800bce8 <__ieee754_pow+0x9b8>)
 800bb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0c:	4604      	mov	r4, r0
 800bb0e:	460d      	mov	r5, r1
 800bb10:	f7f4 fd6a 	bl	80005e8 <__aeabi_dmul>
 800bb14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb18:	4606      	mov	r6, r0
 800bb1a:	460f      	mov	r7, r1
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	4629      	mov	r1, r5
 800bb20:	f7f4 fbaa 	bl	8000278 <__aeabi_dsub>
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	4640      	mov	r0, r8
 800bb2a:	4649      	mov	r1, r9
 800bb2c:	f7f4 fba4 	bl	8000278 <__aeabi_dsub>
 800bb30:	a36f      	add	r3, pc, #444	; (adr r3, 800bcf0 <__ieee754_pow+0x9c0>)
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	f7f4 fd57 	bl	80005e8 <__aeabi_dmul>
 800bb3a:	a36f      	add	r3, pc, #444	; (adr r3, 800bcf8 <__ieee754_pow+0x9c8>)
 800bb3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb40:	4680      	mov	r8, r0
 800bb42:	4689      	mov	r9, r1
 800bb44:	4620      	mov	r0, r4
 800bb46:	4629      	mov	r1, r5
 800bb48:	f7f4 fd4e 	bl	80005e8 <__aeabi_dmul>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	460b      	mov	r3, r1
 800bb50:	4640      	mov	r0, r8
 800bb52:	4649      	mov	r1, r9
 800bb54:	f7f4 fb92 	bl	800027c <__adddf3>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	460d      	mov	r5, r1
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	4630      	mov	r0, r6
 800bb62:	4639      	mov	r1, r7
 800bb64:	f7f4 fb8a 	bl	800027c <__adddf3>
 800bb68:	4632      	mov	r2, r6
 800bb6a:	463b      	mov	r3, r7
 800bb6c:	4680      	mov	r8, r0
 800bb6e:	4689      	mov	r9, r1
 800bb70:	f7f4 fb82 	bl	8000278 <__aeabi_dsub>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	4620      	mov	r0, r4
 800bb7a:	4629      	mov	r1, r5
 800bb7c:	f7f4 fb7c 	bl	8000278 <__aeabi_dsub>
 800bb80:	4642      	mov	r2, r8
 800bb82:	4606      	mov	r6, r0
 800bb84:	460f      	mov	r7, r1
 800bb86:	464b      	mov	r3, r9
 800bb88:	4640      	mov	r0, r8
 800bb8a:	4649      	mov	r1, r9
 800bb8c:	f7f4 fd2c 	bl	80005e8 <__aeabi_dmul>
 800bb90:	a35b      	add	r3, pc, #364	; (adr r3, 800bd00 <__ieee754_pow+0x9d0>)
 800bb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb96:	4604      	mov	r4, r0
 800bb98:	460d      	mov	r5, r1
 800bb9a:	f7f4 fd25 	bl	80005e8 <__aeabi_dmul>
 800bb9e:	a35a      	add	r3, pc, #360	; (adr r3, 800bd08 <__ieee754_pow+0x9d8>)
 800bba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba4:	f7f4 fb68 	bl	8000278 <__aeabi_dsub>
 800bba8:	4622      	mov	r2, r4
 800bbaa:	462b      	mov	r3, r5
 800bbac:	f7f4 fd1c 	bl	80005e8 <__aeabi_dmul>
 800bbb0:	a357      	add	r3, pc, #348	; (adr r3, 800bd10 <__ieee754_pow+0x9e0>)
 800bbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb6:	f7f4 fb61 	bl	800027c <__adddf3>
 800bbba:	4622      	mov	r2, r4
 800bbbc:	462b      	mov	r3, r5
 800bbbe:	f7f4 fd13 	bl	80005e8 <__aeabi_dmul>
 800bbc2:	a355      	add	r3, pc, #340	; (adr r3, 800bd18 <__ieee754_pow+0x9e8>)
 800bbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc8:	f7f4 fb56 	bl	8000278 <__aeabi_dsub>
 800bbcc:	4622      	mov	r2, r4
 800bbce:	462b      	mov	r3, r5
 800bbd0:	f7f4 fd0a 	bl	80005e8 <__aeabi_dmul>
 800bbd4:	a352      	add	r3, pc, #328	; (adr r3, 800bd20 <__ieee754_pow+0x9f0>)
 800bbd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbda:	f7f4 fb4f 	bl	800027c <__adddf3>
 800bbde:	4622      	mov	r2, r4
 800bbe0:	462b      	mov	r3, r5
 800bbe2:	f7f4 fd01 	bl	80005e8 <__aeabi_dmul>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	460b      	mov	r3, r1
 800bbea:	4640      	mov	r0, r8
 800bbec:	4649      	mov	r1, r9
 800bbee:	f7f4 fb43 	bl	8000278 <__aeabi_dsub>
 800bbf2:	4604      	mov	r4, r0
 800bbf4:	460d      	mov	r5, r1
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	4649      	mov	r1, r9
 800bbfe:	f7f4 fcf3 	bl	80005e8 <__aeabi_dmul>
 800bc02:	2200      	movs	r2, #0
 800bc04:	e9cd 0100 	strd	r0, r1, [sp]
 800bc08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	4629      	mov	r1, r5
 800bc10:	f7f4 fb32 	bl	8000278 <__aeabi_dsub>
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc1c:	f7f4 fe0e 	bl	800083c <__aeabi_ddiv>
 800bc20:	4632      	mov	r2, r6
 800bc22:	4604      	mov	r4, r0
 800bc24:	460d      	mov	r5, r1
 800bc26:	463b      	mov	r3, r7
 800bc28:	4640      	mov	r0, r8
 800bc2a:	4649      	mov	r1, r9
 800bc2c:	f7f4 fcdc 	bl	80005e8 <__aeabi_dmul>
 800bc30:	4632      	mov	r2, r6
 800bc32:	463b      	mov	r3, r7
 800bc34:	f7f4 fb22 	bl	800027c <__adddf3>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	4629      	mov	r1, r5
 800bc40:	f7f4 fb1a 	bl	8000278 <__aeabi_dsub>
 800bc44:	4642      	mov	r2, r8
 800bc46:	464b      	mov	r3, r9
 800bc48:	f7f4 fb16 	bl	8000278 <__aeabi_dsub>
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	460b      	mov	r3, r1
 800bc50:	2000      	movs	r0, #0
 800bc52:	4939      	ldr	r1, [pc, #228]	; (800bd38 <__ieee754_pow+0xa08>)
 800bc54:	f7f4 fb10 	bl	8000278 <__aeabi_dsub>
 800bc58:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800bc5c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800bc60:	4602      	mov	r2, r0
 800bc62:	460b      	mov	r3, r1
 800bc64:	da2f      	bge.n	800bcc6 <__ieee754_pow+0x996>
 800bc66:	4650      	mov	r0, sl
 800bc68:	ec43 2b10 	vmov	d0, r2, r3
 800bc6c:	f000 f9c0 	bl	800bff0 <scalbn>
 800bc70:	ec51 0b10 	vmov	r0, r1, d0
 800bc74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc78:	f7ff bbf1 	b.w	800b45e <__ieee754_pow+0x12e>
 800bc7c:	4b2f      	ldr	r3, [pc, #188]	; (800bd3c <__ieee754_pow+0xa0c>)
 800bc7e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bc82:	429e      	cmp	r6, r3
 800bc84:	f77f af0c 	ble.w	800baa0 <__ieee754_pow+0x770>
 800bc88:	4b2d      	ldr	r3, [pc, #180]	; (800bd40 <__ieee754_pow+0xa10>)
 800bc8a:	440b      	add	r3, r1
 800bc8c:	4303      	orrs	r3, r0
 800bc8e:	d00b      	beq.n	800bca8 <__ieee754_pow+0x978>
 800bc90:	a325      	add	r3, pc, #148	; (adr r3, 800bd28 <__ieee754_pow+0x9f8>)
 800bc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc9a:	f7f4 fca5 	bl	80005e8 <__aeabi_dmul>
 800bc9e:	a322      	add	r3, pc, #136	; (adr r3, 800bd28 <__ieee754_pow+0x9f8>)
 800bca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca4:	f7ff bbdb 	b.w	800b45e <__ieee754_pow+0x12e>
 800bca8:	4622      	mov	r2, r4
 800bcaa:	462b      	mov	r3, r5
 800bcac:	f7f4 fae4 	bl	8000278 <__aeabi_dsub>
 800bcb0:	4642      	mov	r2, r8
 800bcb2:	464b      	mov	r3, r9
 800bcb4:	f7f4 ff1e 	bl	8000af4 <__aeabi_dcmpge>
 800bcb8:	2800      	cmp	r0, #0
 800bcba:	f43f aef1 	beq.w	800baa0 <__ieee754_pow+0x770>
 800bcbe:	e7e7      	b.n	800bc90 <__ieee754_pow+0x960>
 800bcc0:	f04f 0a00 	mov.w	sl, #0
 800bcc4:	e718      	b.n	800baf8 <__ieee754_pow+0x7c8>
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	e7d4      	b.n	800bc74 <__ieee754_pow+0x944>
 800bcca:	2000      	movs	r0, #0
 800bccc:	491a      	ldr	r1, [pc, #104]	; (800bd38 <__ieee754_pow+0xa08>)
 800bcce:	f7ff bb8f 	b.w	800b3f0 <__ieee754_pow+0xc0>
 800bcd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcd6:	f7ff bb8b 	b.w	800b3f0 <__ieee754_pow+0xc0>
 800bcda:	4630      	mov	r0, r6
 800bcdc:	4639      	mov	r1, r7
 800bcde:	f7ff bb87 	b.w	800b3f0 <__ieee754_pow+0xc0>
 800bce2:	4693      	mov	fp, r2
 800bce4:	f7ff bb98 	b.w	800b418 <__ieee754_pow+0xe8>
 800bce8:	00000000 	.word	0x00000000
 800bcec:	3fe62e43 	.word	0x3fe62e43
 800bcf0:	fefa39ef 	.word	0xfefa39ef
 800bcf4:	3fe62e42 	.word	0x3fe62e42
 800bcf8:	0ca86c39 	.word	0x0ca86c39
 800bcfc:	be205c61 	.word	0xbe205c61
 800bd00:	72bea4d0 	.word	0x72bea4d0
 800bd04:	3e663769 	.word	0x3e663769
 800bd08:	c5d26bf1 	.word	0xc5d26bf1
 800bd0c:	3ebbbd41 	.word	0x3ebbbd41
 800bd10:	af25de2c 	.word	0xaf25de2c
 800bd14:	3f11566a 	.word	0x3f11566a
 800bd18:	16bebd93 	.word	0x16bebd93
 800bd1c:	3f66c16c 	.word	0x3f66c16c
 800bd20:	5555553e 	.word	0x5555553e
 800bd24:	3fc55555 	.word	0x3fc55555
 800bd28:	c2f8f359 	.word	0xc2f8f359
 800bd2c:	01a56e1f 	.word	0x01a56e1f
 800bd30:	3fe00000 	.word	0x3fe00000
 800bd34:	000fffff 	.word	0x000fffff
 800bd38:	3ff00000 	.word	0x3ff00000
 800bd3c:	4090cbff 	.word	0x4090cbff
 800bd40:	3f6f3400 	.word	0x3f6f3400
 800bd44:	652b82fe 	.word	0x652b82fe
 800bd48:	3c971547 	.word	0x3c971547

0800bd4c <__ieee754_sqrt>:
 800bd4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd50:	4955      	ldr	r1, [pc, #340]	; (800bea8 <__ieee754_sqrt+0x15c>)
 800bd52:	ec55 4b10 	vmov	r4, r5, d0
 800bd56:	43a9      	bics	r1, r5
 800bd58:	462b      	mov	r3, r5
 800bd5a:	462a      	mov	r2, r5
 800bd5c:	d112      	bne.n	800bd84 <__ieee754_sqrt+0x38>
 800bd5e:	ee10 2a10 	vmov	r2, s0
 800bd62:	ee10 0a10 	vmov	r0, s0
 800bd66:	4629      	mov	r1, r5
 800bd68:	f7f4 fc3e 	bl	80005e8 <__aeabi_dmul>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	460b      	mov	r3, r1
 800bd70:	4620      	mov	r0, r4
 800bd72:	4629      	mov	r1, r5
 800bd74:	f7f4 fa82 	bl	800027c <__adddf3>
 800bd78:	4604      	mov	r4, r0
 800bd7a:	460d      	mov	r5, r1
 800bd7c:	ec45 4b10 	vmov	d0, r4, r5
 800bd80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd84:	2d00      	cmp	r5, #0
 800bd86:	ee10 0a10 	vmov	r0, s0
 800bd8a:	4621      	mov	r1, r4
 800bd8c:	dc0f      	bgt.n	800bdae <__ieee754_sqrt+0x62>
 800bd8e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bd92:	4330      	orrs	r0, r6
 800bd94:	d0f2      	beq.n	800bd7c <__ieee754_sqrt+0x30>
 800bd96:	b155      	cbz	r5, 800bdae <__ieee754_sqrt+0x62>
 800bd98:	ee10 2a10 	vmov	r2, s0
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	4629      	mov	r1, r5
 800bda0:	f7f4 fa6a 	bl	8000278 <__aeabi_dsub>
 800bda4:	4602      	mov	r2, r0
 800bda6:	460b      	mov	r3, r1
 800bda8:	f7f4 fd48 	bl	800083c <__aeabi_ddiv>
 800bdac:	e7e4      	b.n	800bd78 <__ieee754_sqrt+0x2c>
 800bdae:	151b      	asrs	r3, r3, #20
 800bdb0:	d073      	beq.n	800be9a <__ieee754_sqrt+0x14e>
 800bdb2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bdb6:	07dd      	lsls	r5, r3, #31
 800bdb8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800bdbc:	bf48      	it	mi
 800bdbe:	0fc8      	lsrmi	r0, r1, #31
 800bdc0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bdc4:	bf44      	itt	mi
 800bdc6:	0049      	lslmi	r1, r1, #1
 800bdc8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800bdcc:	2500      	movs	r5, #0
 800bdce:	1058      	asrs	r0, r3, #1
 800bdd0:	0fcb      	lsrs	r3, r1, #31
 800bdd2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800bdd6:	0049      	lsls	r1, r1, #1
 800bdd8:	2316      	movs	r3, #22
 800bdda:	462c      	mov	r4, r5
 800bddc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800bde0:	19a7      	adds	r7, r4, r6
 800bde2:	4297      	cmp	r7, r2
 800bde4:	bfde      	ittt	le
 800bde6:	19bc      	addle	r4, r7, r6
 800bde8:	1bd2      	suble	r2, r2, r7
 800bdea:	19ad      	addle	r5, r5, r6
 800bdec:	0fcf      	lsrs	r7, r1, #31
 800bdee:	3b01      	subs	r3, #1
 800bdf0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800bdf4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bdf8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bdfc:	d1f0      	bne.n	800bde0 <__ieee754_sqrt+0x94>
 800bdfe:	f04f 0c20 	mov.w	ip, #32
 800be02:	469e      	mov	lr, r3
 800be04:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800be08:	42a2      	cmp	r2, r4
 800be0a:	eb06 070e 	add.w	r7, r6, lr
 800be0e:	dc02      	bgt.n	800be16 <__ieee754_sqrt+0xca>
 800be10:	d112      	bne.n	800be38 <__ieee754_sqrt+0xec>
 800be12:	428f      	cmp	r7, r1
 800be14:	d810      	bhi.n	800be38 <__ieee754_sqrt+0xec>
 800be16:	2f00      	cmp	r7, #0
 800be18:	eb07 0e06 	add.w	lr, r7, r6
 800be1c:	da42      	bge.n	800bea4 <__ieee754_sqrt+0x158>
 800be1e:	f1be 0f00 	cmp.w	lr, #0
 800be22:	db3f      	blt.n	800bea4 <__ieee754_sqrt+0x158>
 800be24:	f104 0801 	add.w	r8, r4, #1
 800be28:	1b12      	subs	r2, r2, r4
 800be2a:	428f      	cmp	r7, r1
 800be2c:	bf88      	it	hi
 800be2e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800be32:	1bc9      	subs	r1, r1, r7
 800be34:	4433      	add	r3, r6
 800be36:	4644      	mov	r4, r8
 800be38:	0052      	lsls	r2, r2, #1
 800be3a:	f1bc 0c01 	subs.w	ip, ip, #1
 800be3e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800be42:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800be46:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800be4a:	d1dd      	bne.n	800be08 <__ieee754_sqrt+0xbc>
 800be4c:	430a      	orrs	r2, r1
 800be4e:	d006      	beq.n	800be5e <__ieee754_sqrt+0x112>
 800be50:	1c5c      	adds	r4, r3, #1
 800be52:	bf13      	iteet	ne
 800be54:	3301      	addne	r3, #1
 800be56:	3501      	addeq	r5, #1
 800be58:	4663      	moveq	r3, ip
 800be5a:	f023 0301 	bicne.w	r3, r3, #1
 800be5e:	106a      	asrs	r2, r5, #1
 800be60:	085b      	lsrs	r3, r3, #1
 800be62:	07e9      	lsls	r1, r5, #31
 800be64:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800be68:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800be6c:	bf48      	it	mi
 800be6e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800be72:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800be76:	461c      	mov	r4, r3
 800be78:	e780      	b.n	800bd7c <__ieee754_sqrt+0x30>
 800be7a:	0aca      	lsrs	r2, r1, #11
 800be7c:	3815      	subs	r0, #21
 800be7e:	0549      	lsls	r1, r1, #21
 800be80:	2a00      	cmp	r2, #0
 800be82:	d0fa      	beq.n	800be7a <__ieee754_sqrt+0x12e>
 800be84:	02d6      	lsls	r6, r2, #11
 800be86:	d50a      	bpl.n	800be9e <__ieee754_sqrt+0x152>
 800be88:	f1c3 0420 	rsb	r4, r3, #32
 800be8c:	fa21 f404 	lsr.w	r4, r1, r4
 800be90:	1e5d      	subs	r5, r3, #1
 800be92:	4099      	lsls	r1, r3
 800be94:	4322      	orrs	r2, r4
 800be96:	1b43      	subs	r3, r0, r5
 800be98:	e78b      	b.n	800bdb2 <__ieee754_sqrt+0x66>
 800be9a:	4618      	mov	r0, r3
 800be9c:	e7f0      	b.n	800be80 <__ieee754_sqrt+0x134>
 800be9e:	0052      	lsls	r2, r2, #1
 800bea0:	3301      	adds	r3, #1
 800bea2:	e7ef      	b.n	800be84 <__ieee754_sqrt+0x138>
 800bea4:	46a0      	mov	r8, r4
 800bea6:	e7bf      	b.n	800be28 <__ieee754_sqrt+0xdc>
 800bea8:	7ff00000 	.word	0x7ff00000

0800beac <fabs>:
 800beac:	ec51 0b10 	vmov	r0, r1, d0
 800beb0:	ee10 2a10 	vmov	r2, s0
 800beb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800beb8:	ec43 2b10 	vmov	d0, r2, r3
 800bebc:	4770      	bx	lr

0800bebe <finite>:
 800bebe:	ee10 3a90 	vmov	r3, s1
 800bec2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800bec6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800beca:	0fc0      	lsrs	r0, r0, #31
 800becc:	4770      	bx	lr

0800bece <matherr>:
 800bece:	2000      	movs	r0, #0
 800bed0:	4770      	bx	lr
 800bed2:	0000      	movs	r0, r0
 800bed4:	0000      	movs	r0, r0
	...

0800bed8 <nan>:
 800bed8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bee0 <nan+0x8>
 800bedc:	4770      	bx	lr
 800bede:	bf00      	nop
 800bee0:	00000000 	.word	0x00000000
 800bee4:	7ff80000 	.word	0x7ff80000

0800bee8 <rint>:
 800bee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beea:	ec51 0b10 	vmov	r0, r1, d0
 800beee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bef2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800bef6:	2e13      	cmp	r6, #19
 800bef8:	460b      	mov	r3, r1
 800befa:	ee10 4a10 	vmov	r4, s0
 800befe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800bf02:	dc56      	bgt.n	800bfb2 <rint+0xca>
 800bf04:	2e00      	cmp	r6, #0
 800bf06:	da2b      	bge.n	800bf60 <rint+0x78>
 800bf08:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800bf0c:	4302      	orrs	r2, r0
 800bf0e:	d023      	beq.n	800bf58 <rint+0x70>
 800bf10:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800bf14:	4302      	orrs	r2, r0
 800bf16:	4254      	negs	r4, r2
 800bf18:	4314      	orrs	r4, r2
 800bf1a:	0c4b      	lsrs	r3, r1, #17
 800bf1c:	0b24      	lsrs	r4, r4, #12
 800bf1e:	045b      	lsls	r3, r3, #17
 800bf20:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800bf24:	ea44 0103 	orr.w	r1, r4, r3
 800bf28:	460b      	mov	r3, r1
 800bf2a:	492f      	ldr	r1, [pc, #188]	; (800bfe8 <rint+0x100>)
 800bf2c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800bf30:	e9d1 6700 	ldrd	r6, r7, [r1]
 800bf34:	4602      	mov	r2, r0
 800bf36:	4639      	mov	r1, r7
 800bf38:	4630      	mov	r0, r6
 800bf3a:	f7f4 f99f 	bl	800027c <__adddf3>
 800bf3e:	e9cd 0100 	strd	r0, r1, [sp]
 800bf42:	463b      	mov	r3, r7
 800bf44:	4632      	mov	r2, r6
 800bf46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf4a:	f7f4 f995 	bl	8000278 <__aeabi_dsub>
 800bf4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bf52:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800bf56:	4639      	mov	r1, r7
 800bf58:	ec41 0b10 	vmov	d0, r0, r1
 800bf5c:	b003      	add	sp, #12
 800bf5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf60:	4a22      	ldr	r2, [pc, #136]	; (800bfec <rint+0x104>)
 800bf62:	4132      	asrs	r2, r6
 800bf64:	ea01 0702 	and.w	r7, r1, r2
 800bf68:	4307      	orrs	r7, r0
 800bf6a:	d0f5      	beq.n	800bf58 <rint+0x70>
 800bf6c:	0852      	lsrs	r2, r2, #1
 800bf6e:	4011      	ands	r1, r2
 800bf70:	430c      	orrs	r4, r1
 800bf72:	d00b      	beq.n	800bf8c <rint+0xa4>
 800bf74:	ea23 0202 	bic.w	r2, r3, r2
 800bf78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bf7c:	2e13      	cmp	r6, #19
 800bf7e:	fa43 f306 	asr.w	r3, r3, r6
 800bf82:	bf0c      	ite	eq
 800bf84:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800bf88:	2400      	movne	r4, #0
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	4916      	ldr	r1, [pc, #88]	; (800bfe8 <rint+0x100>)
 800bf8e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800bf92:	4622      	mov	r2, r4
 800bf94:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf98:	4620      	mov	r0, r4
 800bf9a:	4629      	mov	r1, r5
 800bf9c:	f7f4 f96e 	bl	800027c <__adddf3>
 800bfa0:	e9cd 0100 	strd	r0, r1, [sp]
 800bfa4:	4622      	mov	r2, r4
 800bfa6:	462b      	mov	r3, r5
 800bfa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bfac:	f7f4 f964 	bl	8000278 <__aeabi_dsub>
 800bfb0:	e7d2      	b.n	800bf58 <rint+0x70>
 800bfb2:	2e33      	cmp	r6, #51	; 0x33
 800bfb4:	dd07      	ble.n	800bfc6 <rint+0xde>
 800bfb6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bfba:	d1cd      	bne.n	800bf58 <rint+0x70>
 800bfbc:	ee10 2a10 	vmov	r2, s0
 800bfc0:	f7f4 f95c 	bl	800027c <__adddf3>
 800bfc4:	e7c8      	b.n	800bf58 <rint+0x70>
 800bfc6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800bfca:	f04f 32ff 	mov.w	r2, #4294967295
 800bfce:	40f2      	lsrs	r2, r6
 800bfd0:	4210      	tst	r0, r2
 800bfd2:	d0c1      	beq.n	800bf58 <rint+0x70>
 800bfd4:	0852      	lsrs	r2, r2, #1
 800bfd6:	4210      	tst	r0, r2
 800bfd8:	bf1f      	itttt	ne
 800bfda:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800bfde:	ea20 0202 	bicne.w	r2, r0, r2
 800bfe2:	4134      	asrne	r4, r6
 800bfe4:	4314      	orrne	r4, r2
 800bfe6:	e7d1      	b.n	800bf8c <rint+0xa4>
 800bfe8:	0800c248 	.word	0x0800c248
 800bfec:	000fffff 	.word	0x000fffff

0800bff0 <scalbn>:
 800bff0:	b570      	push	{r4, r5, r6, lr}
 800bff2:	ec55 4b10 	vmov	r4, r5, d0
 800bff6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bffa:	4606      	mov	r6, r0
 800bffc:	462b      	mov	r3, r5
 800bffe:	b9aa      	cbnz	r2, 800c02c <scalbn+0x3c>
 800c000:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c004:	4323      	orrs	r3, r4
 800c006:	d03b      	beq.n	800c080 <scalbn+0x90>
 800c008:	4b31      	ldr	r3, [pc, #196]	; (800c0d0 <scalbn+0xe0>)
 800c00a:	4629      	mov	r1, r5
 800c00c:	2200      	movs	r2, #0
 800c00e:	ee10 0a10 	vmov	r0, s0
 800c012:	f7f4 fae9 	bl	80005e8 <__aeabi_dmul>
 800c016:	4b2f      	ldr	r3, [pc, #188]	; (800c0d4 <scalbn+0xe4>)
 800c018:	429e      	cmp	r6, r3
 800c01a:	4604      	mov	r4, r0
 800c01c:	460d      	mov	r5, r1
 800c01e:	da12      	bge.n	800c046 <scalbn+0x56>
 800c020:	a327      	add	r3, pc, #156	; (adr r3, 800c0c0 <scalbn+0xd0>)
 800c022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c026:	f7f4 fadf 	bl	80005e8 <__aeabi_dmul>
 800c02a:	e009      	b.n	800c040 <scalbn+0x50>
 800c02c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c030:	428a      	cmp	r2, r1
 800c032:	d10c      	bne.n	800c04e <scalbn+0x5e>
 800c034:	ee10 2a10 	vmov	r2, s0
 800c038:	4620      	mov	r0, r4
 800c03a:	4629      	mov	r1, r5
 800c03c:	f7f4 f91e 	bl	800027c <__adddf3>
 800c040:	4604      	mov	r4, r0
 800c042:	460d      	mov	r5, r1
 800c044:	e01c      	b.n	800c080 <scalbn+0x90>
 800c046:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c04a:	460b      	mov	r3, r1
 800c04c:	3a36      	subs	r2, #54	; 0x36
 800c04e:	4432      	add	r2, r6
 800c050:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c054:	428a      	cmp	r2, r1
 800c056:	dd0b      	ble.n	800c070 <scalbn+0x80>
 800c058:	ec45 4b11 	vmov	d1, r4, r5
 800c05c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c0c8 <scalbn+0xd8>
 800c060:	f000 f83c 	bl	800c0dc <copysign>
 800c064:	a318      	add	r3, pc, #96	; (adr r3, 800c0c8 <scalbn+0xd8>)
 800c066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06a:	ec51 0b10 	vmov	r0, r1, d0
 800c06e:	e7da      	b.n	800c026 <scalbn+0x36>
 800c070:	2a00      	cmp	r2, #0
 800c072:	dd08      	ble.n	800c086 <scalbn+0x96>
 800c074:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c078:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c07c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c080:	ec45 4b10 	vmov	d0, r4, r5
 800c084:	bd70      	pop	{r4, r5, r6, pc}
 800c086:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c08a:	da0d      	bge.n	800c0a8 <scalbn+0xb8>
 800c08c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c090:	429e      	cmp	r6, r3
 800c092:	ec45 4b11 	vmov	d1, r4, r5
 800c096:	dce1      	bgt.n	800c05c <scalbn+0x6c>
 800c098:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c0c0 <scalbn+0xd0>
 800c09c:	f000 f81e 	bl	800c0dc <copysign>
 800c0a0:	a307      	add	r3, pc, #28	; (adr r3, 800c0c0 <scalbn+0xd0>)
 800c0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a6:	e7e0      	b.n	800c06a <scalbn+0x7a>
 800c0a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c0ac:	3236      	adds	r2, #54	; 0x36
 800c0ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c0b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	4b06      	ldr	r3, [pc, #24]	; (800c0d8 <scalbn+0xe8>)
 800c0be:	e7b2      	b.n	800c026 <scalbn+0x36>
 800c0c0:	c2f8f359 	.word	0xc2f8f359
 800c0c4:	01a56e1f 	.word	0x01a56e1f
 800c0c8:	8800759c 	.word	0x8800759c
 800c0cc:	7e37e43c 	.word	0x7e37e43c
 800c0d0:	43500000 	.word	0x43500000
 800c0d4:	ffff3cb0 	.word	0xffff3cb0
 800c0d8:	3c900000 	.word	0x3c900000

0800c0dc <copysign>:
 800c0dc:	ec51 0b10 	vmov	r0, r1, d0
 800c0e0:	ee11 0a90 	vmov	r0, s3
 800c0e4:	ee10 2a10 	vmov	r2, s0
 800c0e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c0ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c0f0:	ea41 0300 	orr.w	r3, r1, r0
 800c0f4:	ec43 2b10 	vmov	d0, r2, r3
 800c0f8:	4770      	bx	lr
	...

0800c0fc <_init>:
 800c0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0fe:	bf00      	nop
 800c100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c102:	bc08      	pop	{r3}
 800c104:	469e      	mov	lr, r3
 800c106:	4770      	bx	lr

0800c108 <_fini>:
 800c108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c10a:	bf00      	nop
 800c10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c10e:	bc08      	pop	{r3}
 800c110:	469e      	mov	lr, r3
 800c112:	4770      	bx	lr
