//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1 reg
// RDY_set_addr_map               O     1 const
// slave_awready                  O     1 reg
// slave_wready                   O     1 reg
// slave_bvalid                   O     1 reg
// slave_bid                      O     4 reg
// slave_bresp                    O     2 reg
// slave_arready                  O     1 reg
// slave_rvalid                   O     1 reg
// slave_rid                      O     4 reg
// slave_rdata                    O    64 reg
// slave_rresp                    O     2 reg
// slave_rlast                    O     1 reg
// get_to_console_get             O     8 reg
// RDY_get_to_console_get         O     1 reg
// RDY_put_from_console_put       O     1 reg
// intr                           O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_addr_map_addr_base         I    64 reg
// set_addr_map_addr_lim          I    64 reg
// slave_awvalid                  I     1
// slave_awid                     I     4 reg
// slave_awaddr                   I    64 reg
// slave_awlen                    I     8 reg
// slave_awsize                   I     3 reg
// slave_awburst                  I     2 reg
// slave_awlock                   I     1 reg
// slave_awcache                  I     4 reg
// slave_awprot                   I     3 reg
// slave_awqos                    I     4 reg
// slave_awregion                 I     4 reg
// slave_wvalid                   I     1
// slave_wdata                    I    64 reg
// slave_wstrb                    I     8 reg
// slave_wlast                    I     1 reg
// slave_bready                   I     1
// slave_arvalid                  I     1
// slave_arid                     I     4 reg
// slave_araddr                   I    64 reg
// slave_arlen                    I     8 reg
// slave_arsize                   I     3 reg
// slave_arburst                  I     2 reg
// slave_arlock                   I     1 reg
// slave_arcache                  I     4 reg
// slave_arprot                   I     3 reg
// slave_arqos                    I     4 reg
// slave_arregion                 I     4 reg
// slave_rready                   I     1
// put_from_console_put           I     8 reg
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_set_addr_map                I     1
// EN_put_from_console_put        I     1
// EN_get_to_console_get          I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkUART(CLK,
	      RST_N,

	      EN_server_reset_request_put,
	      RDY_server_reset_request_put,

	      EN_server_reset_response_get,
	      RDY_server_reset_response_get,

	      set_addr_map_addr_base,
	      set_addr_map_addr_lim,
	      EN_set_addr_map,
	      RDY_set_addr_map,

	      slave_awvalid,
	      slave_awid,
	      slave_awaddr,
	      slave_awlen,
	      slave_awsize,
	      slave_awburst,
	      slave_awlock,
	      slave_awcache,
	      slave_awprot,
	      slave_awqos,
	      slave_awregion,

	      slave_awready,

	      slave_wvalid,
	      slave_wdata,
	      slave_wstrb,
	      slave_wlast,

	      slave_wready,

	      slave_bvalid,

	      slave_bid,

	      slave_bresp,

	      slave_bready,

	      slave_arvalid,
	      slave_arid,
	      slave_araddr,
	      slave_arlen,
	      slave_arsize,
	      slave_arburst,
	      slave_arlock,
	      slave_arcache,
	      slave_arprot,
	      slave_arqos,
	      slave_arregion,

	      slave_arready,

	      slave_rvalid,

	      slave_rid,

	      slave_rdata,

	      slave_rresp,

	      slave_rlast,

	      slave_rready,

	      EN_get_to_console_get,
	      get_to_console_get,
	      RDY_get_to_console_get,

	      put_from_console_put,
	      EN_put_from_console_put,
	      RDY_put_from_console_put,

	      intr);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method set_addr_map
  input  [63 : 0] set_addr_map_addr_base;
  input  [63 : 0] set_addr_map_addr_lim;
  input  EN_set_addr_map;
  output RDY_set_addr_map;

  // action method slave_m_awvalid
  input  slave_awvalid;
  input  [3 : 0] slave_awid;
  input  [63 : 0] slave_awaddr;
  input  [7 : 0] slave_awlen;
  input  [2 : 0] slave_awsize;
  input  [1 : 0] slave_awburst;
  input  slave_awlock;
  input  [3 : 0] slave_awcache;
  input  [2 : 0] slave_awprot;
  input  [3 : 0] slave_awqos;
  input  [3 : 0] slave_awregion;

  // value method slave_m_awready
  output slave_awready;

  // action method slave_m_wvalid
  input  slave_wvalid;
  input  [63 : 0] slave_wdata;
  input  [7 : 0] slave_wstrb;
  input  slave_wlast;

  // value method slave_m_wready
  output slave_wready;

  // value method slave_m_bvalid
  output slave_bvalid;

  // value method slave_m_bid
  output [3 : 0] slave_bid;

  // value method slave_m_bresp
  output [1 : 0] slave_bresp;

  // value method slave_m_buser

  // action method slave_m_bready
  input  slave_bready;

  // action method slave_m_arvalid
  input  slave_arvalid;
  input  [3 : 0] slave_arid;
  input  [63 : 0] slave_araddr;
  input  [7 : 0] slave_arlen;
  input  [2 : 0] slave_arsize;
  input  [1 : 0] slave_arburst;
  input  slave_arlock;
  input  [3 : 0] slave_arcache;
  input  [2 : 0] slave_arprot;
  input  [3 : 0] slave_arqos;
  input  [3 : 0] slave_arregion;

  // value method slave_m_arready
  output slave_arready;

  // value method slave_m_rvalid
  output slave_rvalid;

  // value method slave_m_rid
  output [3 : 0] slave_rid;

  // value method slave_m_rdata
  output [63 : 0] slave_rdata;

  // value method slave_m_rresp
  output [1 : 0] slave_rresp;

  // value method slave_m_rlast
  output slave_rlast;

  // value method slave_m_ruser

  // action method slave_m_rready
  input  slave_rready;

  // actionvalue method get_to_console_get
  input  EN_get_to_console_get;
  output [7 : 0] get_to_console_get;
  output RDY_get_to_console_get;

  // action method put_from_console_put
  input  [7 : 0] put_from_console_put;
  input  EN_put_from_console_put;
  output RDY_put_from_console_put;

  // value method intr
  output intr;

  // signals for module outputs
  wire [63 : 0] slave_rdata;
  wire [7 : 0] get_to_console_get;
  wire [3 : 0] slave_bid, slave_rid;
  wire [1 : 0] slave_bresp, slave_rresp;
  wire RDY_get_to_console_get,
       RDY_put_from_console_put,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_set_addr_map,
       intr,
       slave_arready,
       slave_awready,
       slave_bvalid,
       slave_rlast,
       slave_rvalid,
       slave_wready;

  // register rg_addr_base
  reg [63 : 0] rg_addr_base;
  wire [63 : 0] rg_addr_base$D_IN;
  wire rg_addr_base$EN;

  // register rg_addr_lim
  reg [63 : 0] rg_addr_lim;
  wire [63 : 0] rg_addr_lim$D_IN;
  wire rg_addr_lim$EN;

  // register rg_dll
  reg [7 : 0] rg_dll;
  wire [7 : 0] rg_dll$D_IN;
  wire rg_dll$EN;

  // register rg_dlm
  reg [7 : 0] rg_dlm;
  wire [7 : 0] rg_dlm$D_IN;
  wire rg_dlm$EN;

  // register rg_fcr
  reg [7 : 0] rg_fcr;
  wire [7 : 0] rg_fcr$D_IN;
  wire rg_fcr$EN;

  // register rg_ier
  reg [7 : 0] rg_ier;
  wire [7 : 0] rg_ier$D_IN;
  wire rg_ier$EN;

  // register rg_lcr
  reg [7 : 0] rg_lcr;
  wire [7 : 0] rg_lcr$D_IN;
  wire rg_lcr$EN;

  // register rg_lsr
  reg [7 : 0] rg_lsr;
  reg [7 : 0] rg_lsr$D_IN;
  wire rg_lsr$EN;

  // register rg_mcr
  reg [7 : 0] rg_mcr;
  wire [7 : 0] rg_mcr$D_IN;
  wire rg_mcr$EN;

  // register rg_msr
  reg [7 : 0] rg_msr;
  wire [7 : 0] rg_msr$D_IN;
  wire rg_msr$EN;

  // register rg_rbr
  reg [7 : 0] rg_rbr;
  wire [7 : 0] rg_rbr$D_IN;
  wire rg_rbr$EN;

  // register rg_scr
  reg [7 : 0] rg_scr;
  wire [7 : 0] rg_scr$D_IN;
  wire rg_scr$EN;

  // register rg_state
  reg rg_state;
  wire rg_state$D_IN, rg_state$EN;

  // register rg_thr
  reg [7 : 0] rg_thr;
  wire [7 : 0] rg_thr$D_IN;
  wire rg_thr$EN;

  // ports of submodule f_from_console
  wire [7 : 0] f_from_console$D_IN, f_from_console$D_OUT;
  wire f_from_console$CLR,
       f_from_console$DEQ,
       f_from_console$EMPTY_N,
       f_from_console$ENQ,
       f_from_console$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule f_to_console
  wire [7 : 0] f_to_console$D_IN, f_to_console$D_OUT;
  wire f_to_console$CLR,
       f_to_console$DEQ,
       f_to_console$EMPTY_N,
       f_to_console$ENQ,
       f_to_console$FULL_N;

  // ports of submodule slave_xactor_f_rd_addr
  wire [96 : 0] slave_xactor_f_rd_addr$D_IN, slave_xactor_f_rd_addr$D_OUT;
  wire slave_xactor_f_rd_addr$CLR,
       slave_xactor_f_rd_addr$DEQ,
       slave_xactor_f_rd_addr$EMPTY_N,
       slave_xactor_f_rd_addr$ENQ,
       slave_xactor_f_rd_addr$FULL_N;

  // ports of submodule slave_xactor_f_rd_data
  wire [70 : 0] slave_xactor_f_rd_data$D_IN, slave_xactor_f_rd_data$D_OUT;
  wire slave_xactor_f_rd_data$CLR,
       slave_xactor_f_rd_data$DEQ,
       slave_xactor_f_rd_data$EMPTY_N,
       slave_xactor_f_rd_data$ENQ,
       slave_xactor_f_rd_data$FULL_N;

  // ports of submodule slave_xactor_f_wr_addr
  wire [96 : 0] slave_xactor_f_wr_addr$D_IN, slave_xactor_f_wr_addr$D_OUT;
  wire slave_xactor_f_wr_addr$CLR,
       slave_xactor_f_wr_addr$DEQ,
       slave_xactor_f_wr_addr$EMPTY_N,
       slave_xactor_f_wr_addr$ENQ,
       slave_xactor_f_wr_addr$FULL_N;

  // ports of submodule slave_xactor_f_wr_data
  wire [72 : 0] slave_xactor_f_wr_data$D_IN, slave_xactor_f_wr_data$D_OUT;
  wire slave_xactor_f_wr_data$CLR,
       slave_xactor_f_wr_data$DEQ,
       slave_xactor_f_wr_data$EMPTY_N,
       slave_xactor_f_wr_data$ENQ,
       slave_xactor_f_wr_data$FULL_N;

  // ports of submodule slave_xactor_f_wr_resp
  wire [5 : 0] slave_xactor_f_wr_resp$D_IN, slave_xactor_f_wr_resp$D_OUT;
  wire slave_xactor_f_wr_resp$CLR,
       slave_xactor_f_wr_resp$DEQ,
       slave_xactor_f_wr_resp$EMPTY_N,
       slave_xactor_f_wr_resp$ENQ,
       slave_xactor_f_wr_resp$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_process_rd_req,
       CAN_FIRE_RL_rl_process_wr_req,
       CAN_FIRE_RL_rl_receive,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_get_to_console_get,
       CAN_FIRE_put_from_console_put,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_set_addr_map,
       CAN_FIRE_slave_m_arvalid,
       CAN_FIRE_slave_m_awvalid,
       CAN_FIRE_slave_m_bready,
       CAN_FIRE_slave_m_rready,
       CAN_FIRE_slave_m_wvalid,
       WILL_FIRE_RL_rl_process_rd_req,
       WILL_FIRE_RL_rl_process_wr_req,
       WILL_FIRE_RL_rl_receive,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_get_to_console_get,
       WILL_FIRE_put_from_console_put,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_set_addr_map,
       WILL_FIRE_slave_m_arvalid,
       WILL_FIRE_slave_m_awvalid,
       WILL_FIRE_slave_m_bready,
       WILL_FIRE_slave_m_rready,
       WILL_FIRE_slave_m_wvalid;

  // inputs to muxes for submodule ports
  wire [7 : 0] MUX_rg_lsr$write_1__VAL_2, MUX_rg_lsr$write_1__VAL_3;
  wire MUX_rg_lsr$write_1__SEL_3;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h1915;
  reg [31 : 0] v__h2816;
  reg [31 : 0] v__h2280;
  reg [31 : 0] v__h2123;
  reg [31 : 0] v__h3398;
  reg [31 : 0] v__h4935;
  reg [31 : 0] v__h3737;
  reg [31 : 0] v__h3585;
  reg [31 : 0] v__h5514;
  reg [31 : 0] v__h5624;
  reg [31 : 0] v__h1909;
  reg [31 : 0] v__h2117;
  reg [31 : 0] v__h2274;
  reg [31 : 0] v__h2810;
  reg [31 : 0] v__h3392;
  reg [31 : 0] v__h3579;
  reg [31 : 0] v__h3731;
  reg [31 : 0] v__h4929;
  reg [31 : 0] v__h5508;
  reg [31 : 0] v__h5618;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] x__h3956;
  reg [7 : 0] y_avValue_snd__h2980;
  wire [63 : 0] offset__h1854,
		offset__h3349,
		rdata___1__h3129,
		rdata__h3071,
		rdr_rdata__h3104,
		result__h3970,
		result__h4000,
		result__h4027,
		result__h4054,
		result__h4081,
		result__h4108,
		result__h4135,
		result__h4162,
		result__h4189,
		result__h4216,
		result__h4243,
		result__h4270,
		result__h4297,
		result__h4324,
		slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30,
		slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149;
  wire [7 : 0] fn_iir__h1327,
	       rdata_byte__h3070,
	       y_avValue_snd__h2993,
	       y_avValue_snd__h3006,
	       y_avValue_snd__h3021,
	       y_avValue_snd__h3035;
  wire [1 : 0] rdr_rresp__h3105,
	       v__h3524,
	       v__h3668,
	       v__h3891,
	       y_avValue_fst__h3034,
	       y_avValue_fst__h3048,
	       y_avValue_fst__h3062;
  wire NOT_slave_xactor_f_rd_addr_first_BITS_92_TO_29_ETC___d43,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d185,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d251,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d256,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d260,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d264,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d268,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d272,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d276,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d309,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d315,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d322,
       NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d328,
       slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12,
       slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14,
       slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145,
       slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146,
       slave_xactor_f_wr_resp_i_notFull__42_AND_slave_ETC___d165;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method set_addr_map
  assign RDY_set_addr_map = 1'd1 ;
  assign CAN_FIRE_set_addr_map = 1'd1 ;
  assign WILL_FIRE_set_addr_map = EN_set_addr_map ;

  // action method slave_m_awvalid
  assign CAN_FIRE_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_slave_m_awvalid = 1'd1 ;

  // value method slave_m_awready
  assign slave_awready = slave_xactor_f_wr_addr$FULL_N ;

  // action method slave_m_wvalid
  assign CAN_FIRE_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_slave_m_wvalid = 1'd1 ;

  // value method slave_m_wready
  assign slave_wready = slave_xactor_f_wr_data$FULL_N ;

  // value method slave_m_bvalid
  assign slave_bvalid = slave_xactor_f_wr_resp$EMPTY_N ;

  // value method slave_m_bid
  assign slave_bid = slave_xactor_f_wr_resp$D_OUT[5:2] ;

  // value method slave_m_bresp
  assign slave_bresp = slave_xactor_f_wr_resp$D_OUT[1:0] ;

  // action method slave_m_bready
  assign CAN_FIRE_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_slave_m_bready = 1'd1 ;

  // action method slave_m_arvalid
  assign CAN_FIRE_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_slave_m_arvalid = 1'd1 ;

  // value method slave_m_arready
  assign slave_arready = slave_xactor_f_rd_addr$FULL_N ;

  // value method slave_m_rvalid
  assign slave_rvalid = slave_xactor_f_rd_data$EMPTY_N ;

  // value method slave_m_rid
  assign slave_rid = slave_xactor_f_rd_data$D_OUT[70:67] ;

  // value method slave_m_rdata
  assign slave_rdata = slave_xactor_f_rd_data$D_OUT[66:3] ;

  // value method slave_m_rresp
  assign slave_rresp = slave_xactor_f_rd_data$D_OUT[2:1] ;

  // value method slave_m_rlast
  assign slave_rlast = slave_xactor_f_rd_data$D_OUT[0] ;

  // action method slave_m_rready
  assign CAN_FIRE_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_slave_m_rready = 1'd1 ;

  // actionvalue method get_to_console_get
  assign get_to_console_get = f_to_console$D_OUT ;
  assign RDY_get_to_console_get = f_to_console$EMPTY_N ;
  assign CAN_FIRE_get_to_console_get = f_to_console$EMPTY_N ;
  assign WILL_FIRE_get_to_console_get = EN_get_to_console_get ;

  // action method put_from_console_put
  assign RDY_put_from_console_put = f_from_console$FULL_N ;
  assign CAN_FIRE_put_from_console_put = f_from_console$FULL_N ;
  assign WILL_FIRE_put_from_console_put = EN_put_from_console_put ;

  // value method intr
  assign intr = !fn_iir__h1327[0] ;

  // submodule f_from_console
  FIFO2 #(.width(32'd8), .guarded(32'd1)) f_from_console(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(f_from_console$D_IN),
							 .ENQ(f_from_console$ENQ),
							 .DEQ(f_from_console$DEQ),
							 .CLR(f_from_console$CLR),
							 .D_OUT(f_from_console$D_OUT),
							 .FULL_N(f_from_console$FULL_N),
							 .EMPTY_N(f_from_console$EMPTY_N));

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule f_to_console
  FIFO2 #(.width(32'd8), .guarded(32'd1)) f_to_console(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_to_console$D_IN),
						       .ENQ(f_to_console$ENQ),
						       .DEQ(f_to_console$DEQ),
						       .CLR(f_to_console$CLR),
						       .D_OUT(f_to_console$D_OUT),
						       .FULL_N(f_to_console$FULL_N),
						       .EMPTY_N(f_to_console$EMPTY_N));

  // submodule slave_xactor_f_rd_addr
  FIFO2 #(.width(32'd97), .guarded(32'd1)) slave_xactor_f_rd_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(slave_xactor_f_rd_addr$D_IN),
								  .ENQ(slave_xactor_f_rd_addr$ENQ),
								  .DEQ(slave_xactor_f_rd_addr$DEQ),
								  .CLR(slave_xactor_f_rd_addr$CLR),
								  .D_OUT(slave_xactor_f_rd_addr$D_OUT),
								  .FULL_N(slave_xactor_f_rd_addr$FULL_N),
								  .EMPTY_N(slave_xactor_f_rd_addr$EMPTY_N));

  // submodule slave_xactor_f_rd_data
  FIFO2 #(.width(32'd71), .guarded(32'd1)) slave_xactor_f_rd_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(slave_xactor_f_rd_data$D_IN),
								  .ENQ(slave_xactor_f_rd_data$ENQ),
								  .DEQ(slave_xactor_f_rd_data$DEQ),
								  .CLR(slave_xactor_f_rd_data$CLR),
								  .D_OUT(slave_xactor_f_rd_data$D_OUT),
								  .FULL_N(slave_xactor_f_rd_data$FULL_N),
								  .EMPTY_N(slave_xactor_f_rd_data$EMPTY_N));

  // submodule slave_xactor_f_wr_addr
  FIFO2 #(.width(32'd97), .guarded(32'd1)) slave_xactor_f_wr_addr(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(slave_xactor_f_wr_addr$D_IN),
								  .ENQ(slave_xactor_f_wr_addr$ENQ),
								  .DEQ(slave_xactor_f_wr_addr$DEQ),
								  .CLR(slave_xactor_f_wr_addr$CLR),
								  .D_OUT(slave_xactor_f_wr_addr$D_OUT),
								  .FULL_N(slave_xactor_f_wr_addr$FULL_N),
								  .EMPTY_N(slave_xactor_f_wr_addr$EMPTY_N));

  // submodule slave_xactor_f_wr_data
  FIFO2 #(.width(32'd73), .guarded(32'd1)) slave_xactor_f_wr_data(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(slave_xactor_f_wr_data$D_IN),
								  .ENQ(slave_xactor_f_wr_data$ENQ),
								  .DEQ(slave_xactor_f_wr_data$DEQ),
								  .CLR(slave_xactor_f_wr_data$CLR),
								  .D_OUT(slave_xactor_f_wr_data$D_OUT),
								  .FULL_N(slave_xactor_f_wr_data$FULL_N),
								  .EMPTY_N(slave_xactor_f_wr_data$EMPTY_N));

  // submodule slave_xactor_f_wr_resp
  FIFO2 #(.width(32'd6), .guarded(32'd1)) slave_xactor_f_wr_resp(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(slave_xactor_f_wr_resp$D_IN),
								 .ENQ(slave_xactor_f_wr_resp$ENQ),
								 .DEQ(slave_xactor_f_wr_resp$DEQ),
								 .CLR(slave_xactor_f_wr_resp$CLR),
								 .D_OUT(slave_xactor_f_wr_resp$D_OUT),
								 .FULL_N(slave_xactor_f_wr_resp$FULL_N),
								 .EMPTY_N(slave_xactor_f_wr_resp$EMPTY_N));

  // rule RL_rl_process_rd_req
  assign CAN_FIRE_RL_rl_process_rd_req =
	     slave_xactor_f_rd_addr$EMPTY_N &&
	     slave_xactor_f_rd_data$FULL_N &&
	     rg_state ;
  assign WILL_FIRE_RL_rl_process_rd_req =
	     CAN_FIRE_RL_rl_process_rd_req && !WILL_FIRE_RL_rl_receive ;

  // rule RL_rl_process_wr_req
  assign CAN_FIRE_RL_rl_process_wr_req =
	     slave_xactor_f_wr_addr$EMPTY_N &&
	     slave_xactor_f_wr_data$EMPTY_N &&
	     slave_xactor_f_wr_resp_i_notFull__42_AND_slave_ETC___d165 &&
	     rg_state ;
  assign WILL_FIRE_RL_rl_process_wr_req = CAN_FIRE_RL_rl_process_wr_req ;

  // rule RL_rl_receive
  assign CAN_FIRE_RL_rl_receive = f_from_console$EMPTY_N && !rg_lsr[0] ;
  assign WILL_FIRE_RL_rl_receive = CAN_FIRE_RL_rl_receive ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset = f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_rg_lsr$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_process_rd_req &&
	     NOT_slave_xactor_f_rd_addr_first_BITS_92_TO_29_ETC___d43 ;
  assign MUX_rg_lsr$write_1__VAL_2 = { rg_lsr[7:1], 1'd1 } ;
  assign MUX_rg_lsr$write_1__VAL_3 = { rg_lsr[7:1], 1'd0 } ;

  // register rg_addr_base
  assign rg_addr_base$D_IN = set_addr_map_addr_base ;
  assign rg_addr_base$EN = EN_set_addr_map ;

  // register rg_addr_lim
  assign rg_addr_lim$D_IN = set_addr_map_addr_lim ;
  assign rg_addr_lim$EN = EN_set_addr_map ;

  // register rg_dll
  assign rg_dll$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_dll$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d251 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_dlm
  assign rg_dlm$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_dlm$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d260 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_fcr
  assign rg_fcr$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_fcr$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d264 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_ier
  assign rg_ier$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_ier$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d256 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_lcr
  assign rg_lcr$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_lcr$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d268 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_lsr
  always@(WILL_FIRE_RL_rl_reset or
	  WILL_FIRE_RL_rl_receive or
	  MUX_rg_lsr$write_1__VAL_2 or
	  MUX_rg_lsr$write_1__SEL_3 or MUX_rg_lsr$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_rl_reset: rg_lsr$D_IN = 8'd96;
    WILL_FIRE_RL_rl_receive: rg_lsr$D_IN = MUX_rg_lsr$write_1__VAL_2;
    MUX_rg_lsr$write_1__SEL_3: rg_lsr$D_IN = MUX_rg_lsr$write_1__VAL_3;
    default: rg_lsr$D_IN = 8'b10101010 /* unspecified value */ ;
  endcase
  assign rg_lsr$EN =
	     WILL_FIRE_RL_rl_process_rd_req &&
	     NOT_slave_xactor_f_rd_addr_first_BITS_92_TO_29_ETC___d43 ||
	     WILL_FIRE_RL_rl_receive ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_mcr
  assign rg_mcr$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_mcr$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d272 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_msr
  assign rg_msr$D_IN = 8'd0 ;
  assign rg_msr$EN = CAN_FIRE_RL_rl_reset ;

  // register rg_rbr
  assign rg_rbr$D_IN = f_from_console$D_OUT ;
  assign rg_rbr$EN = CAN_FIRE_RL_rl_receive ;

  // register rg_scr
  assign rg_scr$D_IN = WILL_FIRE_RL_rl_reset ? 8'd0 : x__h3956[7:0] ;
  assign rg_scr$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d276 ||
	     WILL_FIRE_RL_rl_reset ;

  // register rg_state
  assign rg_state$D_IN = 1'd1 ;
  assign rg_state$EN = f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // register rg_thr
  assign rg_thr$D_IN = x__h3956[7:0] ;
  assign rg_thr$EN =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d185 ;

  // submodule f_from_console
  assign f_from_console$D_IN = put_from_console_put ;
  assign f_from_console$ENQ = EN_put_from_console_put ;
  assign f_from_console$DEQ = CAN_FIRE_RL_rl_receive ;
  assign f_from_console$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_server_reset_request_put ;
  assign f_reset_reqs$DEQ = f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule f_to_console
  assign f_to_console$D_IN = x__h3956[7:0] ;
  assign f_to_console$ENQ =
	     WILL_FIRE_RL_rl_process_wr_req &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d185 ;
  assign f_to_console$DEQ = EN_get_to_console_get ;
  assign f_to_console$CLR = 1'b0 ;

  // submodule slave_xactor_f_rd_addr
  assign slave_xactor_f_rd_addr$D_IN =
	     { slave_arid,
	       slave_araddr,
	       slave_arlen,
	       slave_arsize,
	       slave_arburst,
	       slave_arlock,
	       slave_arcache,
	       slave_arprot,
	       slave_arqos,
	       slave_arregion } ;
  assign slave_xactor_f_rd_addr$ENQ =
	     slave_arvalid && slave_xactor_f_rd_addr$FULL_N ;
  assign slave_xactor_f_rd_addr$DEQ = WILL_FIRE_RL_rl_process_rd_req ;
  assign slave_xactor_f_rd_addr$CLR =
	     f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // submodule slave_xactor_f_rd_data
  assign slave_xactor_f_rd_data$D_IN =
	     { slave_xactor_f_rd_addr$D_OUT[96:93],
	       rdr_rdata__h3104,
	       rdr_rresp__h3105,
	       1'd1 } ;
  assign slave_xactor_f_rd_data$ENQ = WILL_FIRE_RL_rl_process_rd_req ;
  assign slave_xactor_f_rd_data$DEQ =
	     slave_rready && slave_xactor_f_rd_data$EMPTY_N ;
  assign slave_xactor_f_rd_data$CLR =
	     f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // submodule slave_xactor_f_wr_addr
  assign slave_xactor_f_wr_addr$D_IN =
	     { slave_awid,
	       slave_awaddr,
	       slave_awlen,
	       slave_awsize,
	       slave_awburst,
	       slave_awlock,
	       slave_awcache,
	       slave_awprot,
	       slave_awqos,
	       slave_awregion } ;
  assign slave_xactor_f_wr_addr$ENQ =
	     slave_awvalid && slave_xactor_f_wr_addr$FULL_N ;
  assign slave_xactor_f_wr_addr$DEQ = CAN_FIRE_RL_rl_process_wr_req ;
  assign slave_xactor_f_wr_addr$CLR =
	     f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // submodule slave_xactor_f_wr_data
  assign slave_xactor_f_wr_data$D_IN =
	     { slave_wdata, slave_wstrb, slave_wlast } ;
  assign slave_xactor_f_wr_data$ENQ =
	     slave_wvalid && slave_xactor_f_wr_data$FULL_N ;
  assign slave_xactor_f_wr_data$DEQ = CAN_FIRE_RL_rl_process_wr_req ;
  assign slave_xactor_f_wr_data$CLR =
	     f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // submodule slave_xactor_f_wr_resp
  assign slave_xactor_f_wr_resp$D_IN =
	     { slave_xactor_f_wr_addr$D_OUT[96:93],
	       (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
		!slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146) ?
		 2'b11 :
		 v__h3524 } ;
  assign slave_xactor_f_wr_resp$ENQ = CAN_FIRE_RL_rl_process_wr_req ;
  assign slave_xactor_f_wr_resp$DEQ =
	     slave_bready && slave_xactor_f_wr_resp$EMPTY_N ;
  assign slave_xactor_f_wr_resp$CLR =
	     f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;

  // remaining internal signals
  assign NOT_slave_xactor_f_rd_addr_first_BITS_92_TO_29_ETC___d43 =
	     !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	     slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	     slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	     2'd0 &&
	     slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] ==
	     59'd0 &&
	     slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2] ==
	     3'h0 &&
	     !rg_lcr[7] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d185 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h0 &&
	     !rg_lcr[7] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d251 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h0 &&
	     rg_lcr[7] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d256 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h1 &&
	     !rg_lcr[7] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d260 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h1 &&
	     rg_lcr[7] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d264 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h2 ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d268 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h3 ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d272 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h4 ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d276 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] ==
	     3'h7 ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d309 =
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h1 ||
	      !rg_lcr[7]) &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h2 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h3 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h4 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h5 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h6 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h7 &&
	     slave_xactor_f_wr_data$D_OUT[0] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d315 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h0 ||
	      rg_lcr[7]) &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h0 ||
	      !rg_lcr[7]) &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h1 ||
	      rg_lcr[7]) &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d309 ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d322 =
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h1 ||
	      !rg_lcr[7]) &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h2 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h3 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h4 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h5 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h6 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	     3'h7 &&
	     !slave_xactor_f_wr_data$D_OUT[0] ;
  assign NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d328 =
	     !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	     2'd0 &&
	     slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	     59'd0 &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h0 ||
	      rg_lcr[7]) &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h0 ||
	      !rg_lcr[7]) &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h1 ||
	      rg_lcr[7]) &&
	     NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d322 ;
  assign fn_iir__h1327 =
	     (rg_ier[0] && rg_lsr[0]) ? 8'h04 : (rg_ier[1] ? 8'h02 : 8'h01) ;
  assign offset__h1854 =
	     { 2'd0,
	       slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:2] } ;
  assign offset__h3349 =
	     { 2'd0,
	       slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:2] } ;
  assign rdata___1__h3129 = { 24'd0, rdata_byte__h3070, 32'd0 } ;
  assign rdata__h3071 = { 56'd0, rdata_byte__h3070 } ;
  assign rdata_byte__h3070 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	      !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 ||
	      slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	      2'd0 ||
	      slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	      59'd0) ?
	       8'd0 :
	       y_avValue_snd__h3035 ;
  assign rdr_rdata__h3104 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[2:0] ==
	      3'b100) ?
	       rdata___1__h3129 :
	       rdata__h3071 ;
  assign rdr_rresp__h3105 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	      !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14) ?
	       2'b11 :
	       y_avValue_fst__h3062 ;
  assign result__h3970 = { 56'd0, slave_xactor_f_wr_data$D_OUT[16:9] } ;
  assign result__h4000 = { 56'd0, slave_xactor_f_wr_data$D_OUT[24:17] } ;
  assign result__h4027 = { 56'd0, slave_xactor_f_wr_data$D_OUT[32:25] } ;
  assign result__h4054 = { 56'd0, slave_xactor_f_wr_data$D_OUT[40:33] } ;
  assign result__h4081 = { 56'd0, slave_xactor_f_wr_data$D_OUT[48:41] } ;
  assign result__h4108 = { 56'd0, slave_xactor_f_wr_data$D_OUT[56:49] } ;
  assign result__h4135 = { 56'd0, slave_xactor_f_wr_data$D_OUT[64:57] } ;
  assign result__h4162 = { 56'd0, slave_xactor_f_wr_data$D_OUT[72:65] } ;
  assign result__h4189 = { 48'd0, slave_xactor_f_wr_data$D_OUT[24:9] } ;
  assign result__h4216 = { 48'd0, slave_xactor_f_wr_data$D_OUT[40:25] } ;
  assign result__h4243 = { 48'd0, slave_xactor_f_wr_data$D_OUT[56:41] } ;
  assign result__h4270 = { 48'd0, slave_xactor_f_wr_data$D_OUT[72:57] } ;
  assign result__h4297 = { 32'd0, slave_xactor_f_wr_data$D_OUT[40:9] } ;
  assign result__h4324 = { 32'd0, slave_xactor_f_wr_data$D_OUT[72:41] } ;
  assign slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30 =
	     slave_xactor_f_rd_addr$D_OUT[92:29] - rg_addr_base ;
  assign slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 =
	     slave_xactor_f_rd_addr$D_OUT[92:29] < rg_addr_base ;
  assign slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 =
	     slave_xactor_f_rd_addr$D_OUT[92:29] < rg_addr_lim ;
  assign slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 =
	     slave_xactor_f_wr_addr$D_OUT[92:29] < rg_addr_base ;
  assign slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 =
	     slave_xactor_f_wr_addr$D_OUT[92:29] < rg_addr_lim ;
  assign slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149 =
	     slave_xactor_f_wr_addr$D_OUT[92:29] - rg_addr_base ;
  assign slave_xactor_f_wr_resp_i_notFull__42_AND_slave_ETC___d165 =
	     slave_xactor_f_wr_resp$FULL_N &&
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	      !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 ||
	      slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	      2'd0 ||
	      slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	      59'd0 ||
	      slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[4:2] !=
	      3'h0 ||
	      rg_lcr[7] ||
	      f_to_console$FULL_N) ;
  assign v__h3524 =
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	      2'd0) ?
	       v__h3668 :
	       2'b10 ;
  assign v__h3668 =
	     (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] ==
	      59'd0) ?
	       v__h3891 :
	       2'b11 ;
  assign v__h3891 = y_avValue_fst__h3034 ;
  assign y_avValue_fst__h3034 = 2'b0 ;
  assign y_avValue_fst__h3048 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] ==
	      59'd0) ?
	       y_avValue_fst__h3034 :
	       2'b11 ;
  assign y_avValue_fst__h3062 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	      2'd0) ?
	       y_avValue_fst__h3048 :
	       2'b10 ;
  assign y_avValue_snd__h2993 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2] ==
	      3'h1 &&
	      rg_lcr[7]) ?
	       rg_dlm :
	       y_avValue_snd__h2980 ;
  assign y_avValue_snd__h3006 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2] ==
	      3'h1 &&
	      !rg_lcr[7]) ?
	       rg_ier :
	       y_avValue_snd__h2993 ;
  assign y_avValue_snd__h3021 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2] ==
	      3'h0 &&
	      rg_lcr[7]) ?
	       rg_dll :
	       y_avValue_snd__h3006 ;
  assign y_avValue_snd__h3035 =
	     (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2] ==
	      3'h0 &&
	      !rg_lcr[7]) ?
	       rg_rbr :
	       y_avValue_snd__h3021 ;
  always@(slave_xactor_f_wr_data$D_OUT or
	  result__h3970 or
	  result__h4000 or
	  result__h4189 or
	  result__h4027 or
	  result__h4054 or
	  result__h4216 or
	  result__h4297 or
	  result__h4081 or
	  result__h4108 or
	  result__h4243 or
	  result__h4135 or result__h4162 or result__h4270 or result__h4324)
  begin
    case (slave_xactor_f_wr_data$D_OUT[8:1])
      8'b00000001: x__h3956 = result__h3970;
      8'b00000010: x__h3956 = result__h4000;
      8'b00000011: x__h3956 = result__h4189;
      8'b00000100: x__h3956 = result__h4027;
      8'b00001000: x__h3956 = result__h4054;
      8'b00001100: x__h3956 = result__h4216;
      8'b00001111: x__h3956 = result__h4297;
      8'b00010000: x__h3956 = result__h4081;
      8'b00100000: x__h3956 = result__h4108;
      8'b00110000: x__h3956 = result__h4243;
      8'b01000000: x__h3956 = result__h4135;
      8'b10000000: x__h3956 = result__h4162;
      8'b11000000: x__h3956 = result__h4270;
      8'b11110000: x__h3956 = result__h4324;
      8'b11111111: x__h3956 = slave_xactor_f_wr_data$D_OUT[72:9];
      default: x__h3956 = 64'd0;
    endcase
  end
  always@(slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30 or
	  fn_iir__h1327 or rg_lcr or rg_mcr or rg_lsr or rg_msr or rg_scr)
  begin
    case (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[4:2])
      3'h2: y_avValue_snd__h2980 = fn_iir__h1327;
      3'h3: y_avValue_snd__h2980 = rg_lcr;
      3'h4: y_avValue_snd__h2980 = rg_mcr;
      3'h5: y_avValue_snd__h2980 = rg_lsr;
      3'h6: y_avValue_snd__h2980 = rg_msr;
      3'h7: y_avValue_snd__h2980 = rg_scr;
      default: y_avValue_snd__h2980 = 8'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_dll <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_dlm <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_fcr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_ier <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_lcr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_lsr <= `BSV_ASSIGNMENT_DELAY 8'd96;
	rg_mcr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_msr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_scr <= `BSV_ASSIGNMENT_DELAY 8'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_dll$EN) rg_dll <= `BSV_ASSIGNMENT_DELAY rg_dll$D_IN;
	if (rg_dlm$EN) rg_dlm <= `BSV_ASSIGNMENT_DELAY rg_dlm$D_IN;
	if (rg_fcr$EN) rg_fcr <= `BSV_ASSIGNMENT_DELAY rg_fcr$D_IN;
	if (rg_ier$EN) rg_ier <= `BSV_ASSIGNMENT_DELAY rg_ier$D_IN;
	if (rg_lcr$EN) rg_lcr <= `BSV_ASSIGNMENT_DELAY rg_lcr$D_IN;
	if (rg_lsr$EN) rg_lsr <= `BSV_ASSIGNMENT_DELAY rg_lsr$D_IN;
	if (rg_mcr$EN) rg_mcr <= `BSV_ASSIGNMENT_DELAY rg_mcr$D_IN;
	if (rg_msr$EN) rg_msr <= `BSV_ASSIGNMENT_DELAY rg_msr$D_IN;
	if (rg_scr$EN) rg_scr <= `BSV_ASSIGNMENT_DELAY rg_scr$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_addr_base$EN)
      rg_addr_base <= `BSV_ASSIGNMENT_DELAY rg_addr_base$D_IN;
    if (rg_addr_lim$EN) rg_addr_lim <= `BSV_ASSIGNMENT_DELAY rg_addr_lim$D_IN;
    if (rg_rbr$EN) rg_rbr <= `BSV_ASSIGNMENT_DELAY rg_rbr$D_IN;
    if (rg_thr$EN) rg_thr <= `BSV_ASSIGNMENT_DELAY rg_thr$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_addr_base = 64'hAAAAAAAAAAAAAAAA;
    rg_addr_lim = 64'hAAAAAAAAAAAAAAAA;
    rg_dll = 8'hAA;
    rg_dlm = 8'hAA;
    rg_fcr = 8'hAA;
    rg_ier = 8'hAA;
    rg_lcr = 8'hAA;
    rg_lsr = 8'hAA;
    rg_mcr = 8'hAA;
    rg_msr = 8'hAA;
    rg_rbr = 8'hAA;
    rg_scr = 8'hAA;
    rg_state = 1'h0;
    rg_thr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	begin
	  v__h1915 = $stime;
	  #0;
	end
    v__h1909 = v__h1915 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$display("%0d: %m.rl_process_rd_req: ERROR: UART addr out of bounds",
		 v__h1909);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$display("    UART base addr 0x%0h  limit addr 0x%0h",
		 rg_addr_base,
		 rg_addr_lim);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("    AXI4 request: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  (slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 ||
	   !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	begin
	  v__h2816 = $stime;
	  #0;
	end
    v__h2810 = v__h2816 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$display("%0d: %m.rl_process_rd_req: ERROR: UART unsupported addr",
		 v__h2810);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	begin
	  v__h2280 = $stime;
	  #0;
	end
    v__h2274 = v__h2280 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$display("%0d: %m.rl_process_rd_req: ERROR: UART unsupported addr",
		 v__h2274);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$display("    Register offset 0x%0h", offset__h1854);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] ==
	  2'd0 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[63:5] !=
	  59'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	begin
	  v__h2123 = $stime;
	  #0;
	end
    v__h2117 = v__h2123 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$display("%0d: %m.rl_process_rd_req: ERROR: UART misaligned addr",
		 v__h2117);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("AXI4_Rd_Addr { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_rd_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_rd_req &&
	  !slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d12 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_U_ETC___d14 &&
	  slave_xactor_f_rd_addr_first_BITS_92_TO_29_0_M_ETC___d30[1:0] !=
	  2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	begin
	  v__h3398 = $stime;
	  #0;
	end
    v__h3392 = v__h3398 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$display("%0d: %m.rl_process_rd_req: ERROR: UART addr out of bounds",
		 v__h3392);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$display("    UART base addr 0x%0h  limit addr 0x%0h",
		 rg_addr_base,
		 rg_addr_lim);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("    AXI4 request: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  (slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 ||
	   !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	begin
	  v__h4935 = $stime;
	  #0;
	end
    v__h4929 = v__h4935 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$display("%0d: %m.rl_process_wr_req: ERROR: UART unsupported addr",
		 v__h4929);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("AXI4_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_data$D_OUT[72:9]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", slave_xactor_f_wr_data$D_OUT[8:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d315)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  NOT_slave_xactor_f_wr_addr_first__43_BITS_92_T_ETC___d328)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  1'b0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	begin
	  v__h3737 = $stime;
	  #0;
	end
    v__h3731 = v__h3737 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$display("%0d: %m.rl_process_wr_req: ERROR: UART unsupported addr",
		 v__h3731);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$display("    Register offset 0x%0h", offset__h3349);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("AXI4_Wr_Data { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_data$D_OUT[72:9]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", slave_xactor_f_wr_data$D_OUT[8:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0 &&
	  slave_xactor_f_wr_data$D_OUT[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0 &&
	  !slave_xactor_f_wr_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] ==
	  2'd0 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[63:5] !=
	  59'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	begin
	  v__h3585 = $stime;
	  #0;
	end
    v__h3579 = v__h3585 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$display("%0d: %m.rl_process_wr_req: ERROR: UART misaligned addr",
		 v__h3579);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("            ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("AXI4_Wr_Addr { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[96:93]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[92:29]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[20:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[17:16]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[14:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[10:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[7:4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", slave_xactor_f_wr_addr$D_OUT[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_wr_req &&
	  !slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d145 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d146 &&
	  slave_xactor_f_wr_addr_first__43_BITS_92_TO_29_ETC___d149[1:0] !=
	  2'd0)
	$write("\n");
    if (EN_set_addr_map && set_addr_map_addr_base[2:0] != 3'd0)
      begin
        v__h5514 = $stime;
	#0;
      end
    v__h5508 = v__h5514 / 32'd10;
    if (EN_set_addr_map && set_addr_map_addr_base[2:0] != 3'd0)
      $display("%0d: WARNING: UART.set_addr_map: addr_base 0x%0h is not 8-Byte-aligned",
	       v__h5508,
	       set_addr_map_addr_base);
    if (EN_set_addr_map && set_addr_map_addr_lim[2:0] != 3'd0)
      begin
        v__h5624 = $stime;
	#0;
      end
    v__h5618 = v__h5624 / 32'd10;
    if (EN_set_addr_map && set_addr_map_addr_lim[2:0] != 3'd0)
      $display("%0d: WARNING: UART.set_addr_map: addr_lim 0x%0h is not 8-Byte-aligned",
	       v__h5618,
	       set_addr_map_addr_lim);
  end
  // synopsys translate_on
endmodule  // mkUART

