#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f30f61872e0 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 5;
 .timescale -9 -12;
v0x5f30f61e8ba0_0 .var "clk", 0 0;
v0x5f30f61e8c40_0 .net "data_output", 15 0, L_0x5f30f61c3f40;  1 drivers
v0x5f30f61e8d00_0 .var "reset", 0 0;
E_0x5f30f6158480 .event negedge, v0x5f30f61e2c50_0;
S_0x5f30f61895e0 .scope module, "uut" "processor_verilog" 2 15, 3 12 0, S_0x5f30f61872e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
RS_0x7e9fd9074af8 .resolv tri, v0x5f30f61e6b00_0, v0x5f30f61e7840_0, L_0x5f30f61e9550;
L_0x5f30f61c3f40 .functor BUFZ 16, RS_0x7e9fd9074af8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f30f61e8590_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  1 drivers
v0x5f30f61e8630_0 .net8 "data_bus", 15 0, RS_0x7e9fd9074af8;  3 drivers
v0x5f30f61e86f0_0 .net "data_output", 15 0, L_0x5f30f61c3f40;  alias, 1 drivers
v0x5f30f61e87b0_0 .net "flags_bus", 3 0, v0x5f30f61e2d10_0;  1 drivers
v0x5f30f61e8870_0 .net "opcode_bus", 15 0, v0x5f30f61e8060_0;  1 drivers
v0x5f30f61e8930_0 .net "operand_bus", 15 0, v0x5f30f61e8120_0;  1 drivers
v0x5f30f61e8a80_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  1 drivers
E_0x5f30f61919c0 .event "_ivl_2";
S_0x5f30f6188370 .scope module, "alu" "alu_register_verilog" 3 30, 4 8 0, S_0x5f30f61895e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /OUTPUT 4 "alu_flags";
L_0x5f30f61e9090 .functor BUFZ 16, v0x5f30f61e8120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f30f61e9550 .functor BUFZ 16, L_0x5f30f61fa660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7e9fd8db7018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e50f0_0 .net/2u *"_ivl_10", 3 0, L_0x7e9fd8db7018;  1 drivers
v0x5f30f61e51f0_0 .net *"_ivl_12", 0 0, L_0x5f30f61e91f0;  1 drivers
v0x5f30f61e52b0_0 .net *"_ivl_9", 3 0, L_0x5f30f61e9120;  1 drivers
v0x5f30f61e53a0_0 .net "alu_addr_1", 3 0, L_0x5f30f61e8da0;  1 drivers
v0x5f30f61e5490_0 .net "alu_addr_2", 3 0, L_0x5f30f61e8eb0;  1 drivers
v0x5f30f61e5530_0 .net "alu_addr_3", 3 0, L_0x5f30f61e8fa0;  1 drivers
v0x5f30f61e5600_0 .net "alu_flags", 3 0, v0x5f30f61e2d10_0;  alias, 1 drivers
v0x5f30f61e56d0_0 .net "alu_result", 15 0, v0x5f30f61e2b20_0;  1 drivers
v0x5f30f61e57a0_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  alias, 1 drivers
v0x5f30f61e5840_0 .net "final_write_data", 15 0, L_0x5f30f61e9330;  1 drivers
v0x5f30f61e58e0_0 .net "opcode", 15 0, v0x5f30f61e8060_0;  alias, 1 drivers
v0x5f30f61e59d0_0 .net "operand", 15 0, v0x5f30f61e8120_0;  alias, 1 drivers
v0x5f30f61e5ab0_0 .net "reg_a_data", 15 0, L_0x5f30f61f99e0;  1 drivers
v0x5f30f61e5bc0_0 .net "reg_b_data", 15 0, L_0x5f30f61fa010;  1 drivers
v0x5f30f61e5cd0_0 .net "reg_out_port", 15 0, L_0x5f30f61fa660;  1 drivers
v0x5f30f61e5d90_0 .net8 "reg_read_data", 15 0, RS_0x7e9fd9074af8;  alias, 3 drivers
v0x5f30f61e5e50_0 .net "reg_write_data", 15 0, L_0x5f30f61e9090;  1 drivers
v0x5f30f61e5f30_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  alias, 1 drivers
L_0x5f30f61e8da0 .part v0x5f30f61e8120_0, 0, 4;
L_0x5f30f61e8eb0 .part v0x5f30f61e8120_0, 8, 4;
L_0x5f30f61e8fa0 .part v0x5f30f61e8060_0, 0, 4;
L_0x5f30f61e9120 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61e91f0 .cmp/eq 4, L_0x5f30f61e9120, L_0x7e9fd8db7018;
L_0x5f30f61e9330 .functor MUXZ 16, L_0x5f30f61e9090, v0x5f30f61e2b20_0, L_0x5f30f61e91f0, C4<>;
S_0x5f30f61c5b60 .scope module, "alu" "alu_verilog" 4 61, 5 9 0, S_0x5f30f6188370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5f30f61c4010_0 .net "a", 15 0, L_0x5f30f61f99e0;  alias, 1 drivers
v0x5f30f61c40b0_0 .net "alu_op_operation", 3 0, L_0x5f30f61fa840;  1 drivers
v0x5f30f61e2980_0 .net "alu_op_select", 3 0, L_0x5f30f61fa7a0;  1 drivers
v0x5f30f61e2a40_0 .net "b", 15 0, L_0x5f30f61fa010;  alias, 1 drivers
v0x5f30f61e2b20_0 .var "c", 15 0;
v0x5f30f61e2c50_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  alias, 1 drivers
v0x5f30f61e2d10_0 .var "flags", 3 0;
v0x5f30f61e2df0_0 .net "opcode", 15 0, v0x5f30f61e8060_0;  alias, 1 drivers
v0x5f30f61e2ed0_0 .var "operation_result", 16 0;
v0x5f30f61e2fb0_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  alias, 1 drivers
E_0x5f30f61c8290/0 .event edge, v0x5f30f61e2fb0_0, v0x5f30f61e2980_0, v0x5f30f61c40b0_0, v0x5f30f61c4010_0;
E_0x5f30f61c8290/1 .event edge, v0x5f30f61e2a40_0, v0x5f30f61e2ed0_0;
E_0x5f30f61c8290 .event/or E_0x5f30f61c8290/0, E_0x5f30f61c8290/1;
L_0x5f30f61fa7a0 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61fa840 .part v0x5f30f61e8060_0, 8, 4;
S_0x5f30f61e3150 .scope module, "register" "dual_read_register_verilog" 4 48, 6 16 0, S_0x5f30f6188370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x5f30f61e3420_0 .net *"_ivl_1", 3 0, L_0x5f30f61e9610;  1 drivers
L_0x7e9fd8db70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e3520_0 .net *"_ivl_11", 1 0, L_0x7e9fd8db70a8;  1 drivers
L_0x7e9fd8db70f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e3600_0 .net/2u *"_ivl_12", 15 0, L_0x7e9fd8db70f0;  1 drivers
v0x5f30f61e36c0_0 .net *"_ivl_17", 3 0, L_0x5f30f61f9b70;  1 drivers
L_0x7e9fd8db7138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e37a0_0 .net/2u *"_ivl_18", 3 0, L_0x7e9fd8db7138;  1 drivers
L_0x7e9fd8db7060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e38d0_0 .net/2u *"_ivl_2", 3 0, L_0x7e9fd8db7060;  1 drivers
v0x5f30f61e39b0_0 .net *"_ivl_20", 0 0, L_0x5f30f61f9ca0;  1 drivers
v0x5f30f61e3a70_0 .net *"_ivl_22", 15 0, L_0x5f30f61f9de0;  1 drivers
v0x5f30f61e3b50_0 .net *"_ivl_24", 5 0, L_0x5f30f61f9ed0;  1 drivers
L_0x7e9fd8db7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e3c30_0 .net *"_ivl_27", 1 0, L_0x7e9fd8db7180;  1 drivers
L_0x7e9fd8db71c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e3d10_0 .net/2u *"_ivl_28", 15 0, L_0x7e9fd8db71c8;  1 drivers
v0x5f30f61e3df0_0 .net *"_ivl_33", 7 0, L_0x5f30f61fa1b0;  1 drivers
L_0x7e9fd8db7210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e3ed0_0 .net/2u *"_ivl_34", 7 0, L_0x7e9fd8db7210;  1 drivers
v0x5f30f61e3fb0_0 .net *"_ivl_36", 0 0, L_0x5f30f61fa250;  1 drivers
v0x5f30f61e4070_0 .net *"_ivl_38", 15 0, L_0x5f30f61fa400;  1 drivers
v0x5f30f61e4150_0 .net *"_ivl_4", 0 0, L_0x5f30f61e96b0;  1 drivers
v0x5f30f61e4210_0 .net *"_ivl_40", 5 0, L_0x5f30f61fa4a0;  1 drivers
L_0x7e9fd8db7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e42f0_0 .net *"_ivl_43", 1 0, L_0x7e9fd8db7258;  1 drivers
L_0x7e9fd8db72a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f30f61e43d0_0 .net/2u *"_ivl_44", 15 0, L_0x7e9fd8db72a0;  1 drivers
v0x5f30f61e44b0_0 .net *"_ivl_6", 15 0, L_0x5f30f61e97f0;  1 drivers
v0x5f30f61e4590_0 .net *"_ivl_8", 5 0, L_0x5f30f61e9890;  1 drivers
v0x5f30f61e4670_0 .net "addr_1", 3 0, L_0x5f30f61e8da0;  alias, 1 drivers
v0x5f30f61e4750_0 .net "addr_2", 3 0, L_0x5f30f61e8eb0;  alias, 1 drivers
v0x5f30f61e4830_0 .net "addr_3", 3 0, L_0x5f30f61e8fa0;  alias, 1 drivers
v0x5f30f61e4910_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  alias, 1 drivers
v0x5f30f61e49b0_0 .var/i "i", 31 0;
v0x5f30f61e4a70_0 .net "opcode", 15 0, v0x5f30f61e8060_0;  alias, 1 drivers
v0x5f30f61e4b30_0 .net "read_data_1", 15 0, L_0x5f30f61f99e0;  alias, 1 drivers
v0x5f30f61e4bd0_0 .net "read_data_2", 15 0, L_0x5f30f61fa010;  alias, 1 drivers
v0x5f30f61e4c70_0 .net "read_data_reg", 15 0, L_0x5f30f61fa660;  alias, 1 drivers
v0x5f30f61e4d30 .array "registers", 15 0, 15 0;
v0x5f30f61e4df0_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  alias, 1 drivers
v0x5f30f61e4e90_0 .net "write_data", 15 0, L_0x5f30f61e9330;  alias, 1 drivers
E_0x5f30f61c6900 .event posedge, v0x5f30f61e2fb0_0, v0x5f30f61e2c50_0;
L_0x5f30f61e9610 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61e96b0 .cmp/eq 4, L_0x5f30f61e9610, L_0x7e9fd8db7060;
L_0x5f30f61e97f0 .array/port v0x5f30f61e4d30, L_0x5f30f61e9890;
L_0x5f30f61e9890 .concat [ 4 2 0 0], L_0x5f30f61e8da0, L_0x7e9fd8db70a8;
L_0x5f30f61f99e0 .functor MUXZ 16, L_0x7e9fd8db70f0, L_0x5f30f61e97f0, L_0x5f30f61e96b0, C4<>;
L_0x5f30f61f9b70 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61f9ca0 .cmp/eq 4, L_0x5f30f61f9b70, L_0x7e9fd8db7138;
L_0x5f30f61f9de0 .array/port v0x5f30f61e4d30, L_0x5f30f61f9ed0;
L_0x5f30f61f9ed0 .concat [ 4 2 0 0], L_0x5f30f61e8eb0, L_0x7e9fd8db7180;
L_0x5f30f61fa010 .functor MUXZ 16, L_0x7e9fd8db71c8, L_0x5f30f61f9de0, L_0x5f30f61f9ca0, C4<>;
L_0x5f30f61fa1b0 .part v0x5f30f61e8060_0, 8, 8;
L_0x5f30f61fa250 .cmp/eq 8, L_0x5f30f61fa1b0, L_0x7e9fd8db7210;
L_0x5f30f61fa400 .array/port v0x5f30f61e4d30, L_0x5f30f61fa4a0;
L_0x5f30f61fa4a0 .concat [ 4 2 0 0], L_0x5f30f61e8fa0, L_0x7e9fd8db7258;
L_0x5f30f61fa660 .functor MUXZ 16, L_0x7e9fd8db72a0, L_0x5f30f61fa400, L_0x5f30f61fa250, C4<>;
S_0x5f30f61e60e0 .scope module, "pc" "pc_verilog" 3 39, 7 9 0, S_0x5f30f61895e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 4 "flags";
    .port_info 5 /OUTPUT 16 "pc";
P_0x5f30f61e62e0 .param/l "PC_JMP" 1 7 18, C4<0000>;
P_0x5f30f61e6320 .param/l "PC_JMPC" 1 7 19, C4<0001>;
P_0x5f30f61e6360 .param/l "PC_JMPC_REL" 1 7 22, C4<0100>;
P_0x5f30f61e63a0 .param/l "PC_JMPZ" 1 7 20, C4<0010>;
P_0x5f30f61e63e0 .param/l "PC_JMPZ_REL" 1 7 23, C4<0101>;
P_0x5f30f61e6420 .param/l "PC_JMP_REL" 1 7 21, C4<0011>;
v0x5f30f61e67d0_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  alias, 1 drivers
v0x5f30f61e6890_0 .net "flags", 3 0, v0x5f30f61e2d10_0;  alias, 1 drivers
v0x5f30f61e69a0_0 .net "opcode", 15 0, v0x5f30f61e8060_0;  alias, 1 drivers
v0x5f30f61e6a40_0 .net "operand", 15 0, v0x5f30f61e8120_0;  alias, 1 drivers
v0x5f30f61e6b00_0 .var "pc", 15 0;
v0x5f30f61e6bf0_0 .net "pc_op_operation", 3 0, L_0x5f30f61fa980;  1 drivers
v0x5f30f61e6cb0_0 .net "pc_op_select", 3 0, L_0x5f30f61fa8e0;  1 drivers
v0x5f30f61e6d90_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  alias, 1 drivers
E_0x5f30f6186dc0 .event posedge, v0x5f30f61e2c50_0;
L_0x5f30f61fa8e0 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61fa980 .part v0x5f30f61e8060_0, 8, 4;
S_0x5f30f61e6ef0 .scope module, "ram" "ram_verilog" 3 48, 8 9 0, S_0x5f30f61895e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x5f30f61c2850 .param/l "RAM_READ" 1 8 19, C4<0010>;
P_0x5f30f61c2890 .param/l "RAM_WRITE" 1 8 18, C4<0001>;
v0x5f30f61e7250_0 .net "addr", 7 0, L_0x5f30f61fad70;  1 drivers
v0x5f30f61e7330_0 .net "clk", 0 0, v0x5f30f61e8ba0_0;  alias, 1 drivers
v0x5f30f61e73f0_0 .net "opcode", 15 0, v0x5f30f61e8060_0;  alias, 1 drivers
v0x5f30f61e7520_0 .net "operand", 15 0, v0x5f30f61e8120_0;  alias, 1 drivers
v0x5f30f61e75c0 .array "ram_array", 0 15, 0 7;
v0x5f30f61e7680_0 .net "ram_op_operation", 3 0, L_0x5f30f61facd0;  1 drivers
v0x5f30f61e7760_0 .net "ram_op_select", 3 0, L_0x5f30f61faa20;  1 drivers
v0x5f30f61e7840_0 .var "read_data", 15 0;
v0x5f30f61e7950_0 .net "reset", 0 0, v0x5f30f61e8d00_0;  alias, 1 drivers
v0x5f30f61e7b10_0 .net8 "write_data", 15 0, RS_0x7e9fd9074af8;  alias, 3 drivers
L_0x5f30f61faa20 .part v0x5f30f61e8060_0, 12, 4;
L_0x5f30f61facd0 .part v0x5f30f61e8060_0, 8, 4;
L_0x5f30f61fad70 .part v0x5f30f61e8120_0, 0, 8;
S_0x5f30f61e7c90 .scope module, "rom" "rom_verilog" 3 57, 9 10 0, S_0x5f30f61895e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "read_opcode";
    .port_info 2 /OUTPUT 16 "read_operand";
v0x5f30f61e7ef0_0 .net8 "addr", 15 0, RS_0x7e9fd9074af8;  alias, 3 drivers
v0x5f30f61e8060_0 .var "read_opcode", 15 0;
v0x5f30f61e8120_0 .var "read_operand", 15 0;
v0x5f30f61e81c0 .array "rom_array", 15 0, 31 0;
v0x5f30f61e81c0_0 .array/port v0x5f30f61e81c0, 0;
v0x5f30f61e81c0_1 .array/port v0x5f30f61e81c0, 1;
v0x5f30f61e81c0_2 .array/port v0x5f30f61e81c0, 2;
E_0x5f30f617ba50/0 .event edge, v0x5f30f61e5d90_0, v0x5f30f61e81c0_0, v0x5f30f61e81c0_1, v0x5f30f61e81c0_2;
v0x5f30f61e81c0_3 .array/port v0x5f30f61e81c0, 3;
v0x5f30f61e81c0_4 .array/port v0x5f30f61e81c0, 4;
v0x5f30f61e81c0_5 .array/port v0x5f30f61e81c0, 5;
v0x5f30f61e81c0_6 .array/port v0x5f30f61e81c0, 6;
E_0x5f30f617ba50/1 .event edge, v0x5f30f61e81c0_3, v0x5f30f61e81c0_4, v0x5f30f61e81c0_5, v0x5f30f61e81c0_6;
v0x5f30f61e81c0_7 .array/port v0x5f30f61e81c0, 7;
v0x5f30f61e81c0_8 .array/port v0x5f30f61e81c0, 8;
v0x5f30f61e81c0_9 .array/port v0x5f30f61e81c0, 9;
v0x5f30f61e81c0_10 .array/port v0x5f30f61e81c0, 10;
E_0x5f30f617ba50/2 .event edge, v0x5f30f61e81c0_7, v0x5f30f61e81c0_8, v0x5f30f61e81c0_9, v0x5f30f61e81c0_10;
v0x5f30f61e81c0_11 .array/port v0x5f30f61e81c0, 11;
v0x5f30f61e81c0_12 .array/port v0x5f30f61e81c0, 12;
v0x5f30f61e81c0_13 .array/port v0x5f30f61e81c0, 13;
v0x5f30f61e81c0_14 .array/port v0x5f30f61e81c0, 14;
E_0x5f30f617ba50/3 .event edge, v0x5f30f61e81c0_11, v0x5f30f61e81c0_12, v0x5f30f61e81c0_13, v0x5f30f61e81c0_14;
v0x5f30f61e81c0_15 .array/port v0x5f30f61e81c0, 15;
E_0x5f30f617ba50/4 .event edge, v0x5f30f61e81c0_15;
E_0x5f30f617ba50 .event/or E_0x5f30f617ba50/0, E_0x5f30f617ba50/1, E_0x5f30f617ba50/2, E_0x5f30f617ba50/3, E_0x5f30f617ba50/4;
    .scope S_0x5f30f61e3150;
T_0 ;
    %wait E_0x5f30f61c6900;
    %load/vec4 v0x5f30f61e4df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f30f61e49b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5f30f61e49b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5f30f61e49b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f30f61e4d30, 0, 4;
    %load/vec4 v0x5f30f61e49b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f30f61e49b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f30f61e4a70_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5f30f61e4a70_0;
    %parti/s 8, 8, 5;
    %cmpi/e 33, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5f30f61e4e90_0;
    %load/vec4 v0x5f30f61e4830_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f30f61e4d30, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f30f61c5b60;
T_1 ;
    %wait E_0x5f30f61c8290;
    %load/vec4 v0x5f30f61e2fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f30f61e2b20_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f30f61e2d10_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f30f61e2980_0;
    %load/vec4 v0x5f30f61c40b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5f30f61c4010_0;
    %pad/u 17;
    %load/vec4 v0x5f30f61e2a40_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x5f30f61e2ed0_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5f30f61e2ed0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5f30f61e2b20_0, 0, 16;
    %load/vec4 v0x5f30f61e2980_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5f30f61e2ed0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f30f61e2d10_0, 4, 1;
    %load/vec4 v0x5f30f61e2ed0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f30f61e2d10_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f30f61e60e0;
T_2 ;
    %wait E_0x5f30f6186dc0;
    %load/vec4 v0x5f30f61e6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f30f61e6cb0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5f30f61e6bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x5f30f61e6a40_0;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x5f30f61e6890_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %load/vec4 v0x5f30f61e6a40_0;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x5f30f61e6890_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5f30f61e6a40_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x5f30f61e6b00_0;
    %load/vec4 v0x5f30f61e6a40_0;
    %add;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x5f30f61e6890_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x5f30f61e6b00_0;
    %load/vec4 v0x5f30f61e6a40_0;
    %add;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x5f30f61e6890_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x5f30f61e6b00_0;
    %load/vec4 v0x5f30f61e6a40_0;
    %add;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5f30f61e6b00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5f30f61e6b00_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f30f61e6ef0;
T_3 ;
    %wait E_0x5f30f61c6900;
    %load/vec4 v0x5f30f61e7760_0;
    %load/vec4 v0x5f30f61e7680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f30f61e7840_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5f30f61e7b10_0;
    %pad/u 8;
    %ix/getv 3, v0x5f30f61e7250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f30f61e75c0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5f30f61e7840_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %ix/getv 4, v0x5f30f61e7250_0;
    %load/vec4a v0x5f30f61e75c0, 4;
    %pad/u 16;
    %assign/vec4 v0x5f30f61e7840_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f30f61e7c90;
T_4 ;
    %vpi_call 9 20 "$readmemh", "program.mem", v0x5f30f61e81c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5f30f61e7c90;
T_5 ;
    %wait E_0x5f30f617ba50;
    %ix/getv 4, v0x5f30f61e7ef0_0;
    %load/vec4a v0x5f30f61e81c0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5f30f61e8060_0, 0, 16;
    %ix/getv 4, v0x5f30f61e7ef0_0;
    %load/vec4a v0x5f30f61e81c0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5f30f61e8120_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f30f61895e0;
T_6 ;
    %wait E_0x5f30f61919c0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f30f61872e0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5f30f61e8ba0_0;
    %inv;
    %store/vec4 v0x5f30f61e8ba0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f30f61872e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f30f61e8ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f30f61e8d00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f30f61e8d00_0, 0, 1;
    %wait E_0x5f30f6158480;
    %delay 100000, 0;
    %vpi_call 2 36 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5f30f61872e0;
T_9 ;
    %vpi_call 2 42 "$monitor", "Time=%t | Data bus value=%h", $time, v0x5f30f61e8c40_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
