# **RISC-V 32 bit processor**

A general RV32I processor with 5 stage pipelined design using System Verilog for design and Python (cocotb) for testing.