

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Alt1</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Outputs/Exports">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Alt1">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Alt1" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Alt1"
		  data-hnd-context="19"
		  data-hnd-title="Alt1"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li><li><a href="CHeader.html">C Header</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="CHeader.html" title="C Header" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="CHeader.html" title="C Header" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="HTML.html" title="HTML" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Alt1</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">This is the first of the </span><span class="rvts379">three possible styles</span><span class="rvts14"> of C headers. It contains structures and unions for all the registers, register groups, blocks, and chips. It also contains standard macros and #defines for read/write masks etc.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Refer to Property page to see the the </span><a class="rvts23" href="Properties.html#C/C%20%20%20Properties">applicable properties</a><span class="rvts14"> for this output.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example</span><span class="rvts16">&nbsp;</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps3"><img alt="" style="width : 661px; height : 201px; padding : 1px;" src="lib/NewItem3038.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel</span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1051.jpg"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">C Header output codes</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">style1:- C alt1</span></p>
<p class="rvps2"><span class="rvts436"><br/></span></p>
<p class="rvps161"><span class="rvts356">/*block : Cblock */</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">#ifndef _CBLOCK_REGS_H_</span></p>
<p class="rvps161"><span class="rvts356">#define _CBLOCK_REGS_H_</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">typedef union {</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; struct {</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; unsigned fld : 32; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 31:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; } bf;</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; hwint32 &nbsp;dw;</span></p>
<p class="rvps161"><span class="rvts356">} Cblock_regA;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">typedef struct {</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; Cblock_regA &nbsp;regA;</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">} Cblock_s;</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">#ifdef IDS_LITTLE_ENDIAN &nbsp; &nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_READMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_WRITEMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_VOLATILEMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_RESETMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_DEFAULT 0x0</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">#else &nbsp; &nbsp; /* IDS_BIG_ENDIAN */</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_READMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_WRITEMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_VOLATILEMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_RESETMASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_DEFAULT 0x0</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">#endif</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_s_SIZE 0x1000 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_SIZE 0x4</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_s_OFFSET 0x0</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_OFFSET 0x0</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_s_ADDRESS 0x0000 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define Cblock_regA_ADDRESS 0x0000 &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#endif /* _CBLOCK_REGS_H_ */</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps161"><span class="rvts356">#define CBLOCK_REGA_FLD_OFFSET 0</span></p>
<p class="rvps161"><span class="rvts356">#define CBLOCK_REGA_FLD_MASK 0xFFFFFFFF</span></p>
<p class="rvps161"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps161"><span class="rvts356">/* end */</span></p>
<p class="rvps161"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">C Header API code</span></p>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<p class="rvps6"><span class="rvts356">#include &lt;stdbool.h&gt;</span></p>
<p class="rvps6"><span class="rvts356">#include "C:\Users\User_Name\Documents\.IDS\Cblock.h"</span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356">#define &nbsp;CBLOCK_REGA_VAL (*(volatile hwint32*) Cblock_regA_ADDRESS)</span></p>
<p class="rvps6"><span class="rvts356">#define &nbsp;CBLOCK_REGA_READ(data) data=(CBLOCK_REGA_VAL)</span></p>
<p class="rvps6"><span class="rvts356">#define &nbsp;CBLOCK_REGA_WRITE(data) (CBLOCK_REGA_VAL)=data</span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356">/*---------------------------- Read Function for field : Fld ---------------------------------*/</span></p>
<p class="rvps6"><span class="rvts356">hwint32 cblock_rega_fld_read()</span></p>
<p class="rvps6"><span class="rvts356">{</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; hwint32 read_data;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; CBLOCK_REGA_READ(read_data);</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; return ((read_data &amp; CBLOCK_REGA_FLD_MASK) &gt;&gt; CBLOCK_REGA_FLD_OFFSET);</span></p>
<p class="rvps6"><span class="rvts356">}</span></p>
<p class="rvps6"><span class="rvts356">/*---------------------------- End of Read Function for field : Fld --------------------------*/</span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356"><br/></span></p>
<p class="rvps6"><span class="rvts356">/*---------------------------- Write Function for field : Fld---------------------------------*/</span></p>
<p class="rvps6"><span class="rvts356">void cblock_rega_fld_write(hwint32 write_data)</span></p>
<p class="rvps6"><span class="rvts356">{</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; hwint32 reg_read;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; write_data = write_data &lt;&lt; CBLOCK_REGA_FLD_OFFSET;</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; CBLOCK_REGA_READ(reg_read);</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; write_data = (write_data &amp; CBLOCK_REGA_FLD_MASK) | (reg_read &amp; ~CBLOCK_REGA_FLD_MASK);</span></p>
<p class="rvps6"><span class="rvts356">&nbsp; &nbsp; CBLOCK_REGA_WRITE(write_data);</span></p>
<p class="rvps6"><span class="rvts356">}</span></p>
<p class="rvps6"><span class="rvts356">/*---------------------------- End of Write Function for field : Fld---------------------------------*/</span></p>
<p class="rvps6"><span class="rvts162"><br/></span></p>
<p class="rvps6"><span class="rvts162"><br/></span></p>
<p class="rvps6"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="An enhancement in Cheader"></a><span class="rvts329">Additional #defines when repeat is used</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts14">To provide flxibility to the user to calculate offset value of instances of section/register with repeat greater than 1, IDS has enhanced C headers with separate defines for count value and size of first instance of that section/register.</span></p>
<p class="rvps2"><span class="rvts15">Note</span><span class="rvts14">:</span><span class="rvts26"> No separate property or switch is needed for this functonality. In case user's testcase has repeat, then these defines will be genrated by default.</span><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts35">Example</span></p>
<p class="rvps14"><span class="rvts34"></span><br/><span class="rvts35">IDSWord</span></p>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem2638.png"></p>
<p class="rvps144"><span class="rvts14"><br/></span></p>
<p class="rvps144"><span class="rvts15">Generated Output</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts356">#define block_name_s_SIZE 0x8</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_reg_group1_SIZE 0x8 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //total section size</span></p>
<p class="rvps2"><span class="rvts385">#define block_name_reg_group1_PER_INSTANCE_SIZE 0x4</span><span class="rvts356"> &nbsp; &nbsp; &nbsp;//added for enhancement</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_Reg1_SIZE 0x4</span></p>
<p class="rvps2"><span class="rvts385">#define block_name_reg_group1_COUNT 2&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //added for enhancement</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">#define block_name_s_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_reg_group1_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_Reg1_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">#define block_name_s_ADDRESS 0x0</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_reg_group1_ADDRESS 0x0</span></p>
<p class="rvps2"><span class="rvts356">#define block_name_Reg1_ADDRESS 0x0</span></p>
<p class="rvps2"><span class="rvts356">#define BLOCK_NAME_REG_GROUP1_REG1_F1_OFFSET 0</span></p>
<p class="rvps2"><span class="rvts356">#define BLOCK_NAME_REG_GROUP1_REG1_F1_MASK 0xFFFFFFFF</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="Relocalibity_of_macros"></a><span class="rvts777"><br/></span></p>
<p class="rvps2"><span class="rvts154">Relocatibility of macros and register structs</span></p>
<p class="rvps2"><span class="rvts154"><br/></span></p>
<p class="rvps3"><span class="rvts29"></span><br/><img alt="" style="padding : 1px;" src="lib/NewItem3959.png"></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps3"><span class="rvts34">Figure: Flow diagram</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside;">
 <li class="rvps12 noindent"><span class="rvts34">As block1 and test_Block are used multiple times in the top hierarchy but there will be a single definition for each block and these blocks will be reused at multiple levels.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Each block contains multiple registers, so Macro for each register and section in scope of that block will be added with an argument “baseAddress” to reuse the block at different levels by passing the “baseAddress” as argument of the parent chip.</span></li>
 <li class="rvps12 noindent"><span class="rvts34">Macros for each chip in register map will be added in “allMacros.h”</span></li>
 <li class="rvps2 noindent"><span class="rvts34">Naming conventions of leaf block elements will be:</span></li>
</ol>
<p class="rvps110"><span class="rvts34">&lt;IP/BLOCK_NAME&gt;&lt;REG_FILE_NAME&gt;&lt;REG_NAME&gt;” or</span></p>
<p class="rvps110"><span class="rvts34">&lt;IP/BLOCK_NAME&gt;_&lt;REG_NAME&gt;</span></p>
<p class="rvps110"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">test_Block.rdl</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap test_Block{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; signal{async;signalwidth=8;}sig1[8];&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; signal{sync;signalwidth=16;}sig2[16];&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg reg1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; regwidth=8;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field{}fld1[7:0]=0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg1.fld1-&gt;reset=sig1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg reg2{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field{encode=enum1;}fld1[15:0]=0x10;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;reg2 reg2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; regfile sec1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; reg reg3{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth=16;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;field{}fld1[15:0]=0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg3 reg3[3];</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg reg4{</span></p>
<p class="rvps22"><span class="rvts370">field{encode=enum1;}fld1[7:0]=0x20;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; reg4 reg4;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;regfile sec2{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;sec1 sec1[2];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;sec1[0].reg3[2].fld1-&gt;reset=2;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;sec1[0].reg4.fld1-&gt;reset=4;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;sec2 sec2[3];</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">top.rdl&nbsp;</span></p>
<p class="rvps2"><span class="rvts35"></span><br/><span class="rvts370">`include "test_Block.rdl"</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370">property chip { type = boolean; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts370">property refpath { type = string; component = addrmap; };</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">enum enum1{</span></p>
<p class="rvps22"><span class="rvts370">foo=10;</span></p>
<p class="rvps22"><span class="rvts370">boo=20;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps22"><span class="rvts370">default regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg reg1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps129"><span class="rvts370">hw=rw;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps129"><span class="rvts370">sw=rw;</span></p>
<p class="rvps129"><span class="rvts370">encode=enum1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} field1[31:0];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg11 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps22"><span class="rvts370">field {</span></p>
<p class="rvps129"><span class="rvts370"><br/></span></p>
<p class="rvps129"><span class="rvts370">hw=na;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps129"><span class="rvts370">sw=rw;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} field1[31:0];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 reg1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg11 reg2;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip_top{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;chip = true;</span></p>
<p class="rvps2"><span class="rvts370">addrmap chip1{</span></p>
<p class="rvps2"><span class="rvts370">chip =true;</span></p>
<p class="rvps2"><span class="rvts370">block1 block1[2]@0x10;</span></p>
<p class="rvps2"><span class="rvts370">test_Block test_Block@0x30;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;chip1 chip1@0x100;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip2{</span></p>
<p class="rvps2"><span class="rvts370">chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;chip_top chip_top@ 0x1000;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip3{</span></p>
<p class="rvps22"><span class="rvts370">chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;chip_top chip_top@ 0x2000;</span></p>
<p class="rvps2"><span class="rvts370">test_Block test_Block[2]@0x3000;&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip4{</span></p>
<p class="rvps2"><span class="rvts370">chip=true;</span></p>
<p class="rvps2"><span class="rvts370">chip2 chip2@0x10000;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip5{</span></p>
<p class="rvps2"><span class="rvts370">chip=true;</span></p>
<p class="rvps2"><span class="rvts370">chip3 chip3@0x20000;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip6{</span></p>
<p class="rvps2"><span class="rvts370">chip=true;</span></p>
<p class="rvps2"><span class="rvts370">chip4 chip4;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip7{</span></p>
<p class="rvps2"><span class="rvts370">chip = true;</span></p>
<p class="rvps2"><span class="rvts370">chip6 chip6;</span></p>
<p class="rvps2"><span class="rvts370">chip5 chip5;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip8{</span></p>
<p class="rvps2"><span class="rvts370">chip = true;</span></p>
<p class="rvps2"><span class="rvts370">chip7 chip7;</span></p>
<p class="rvps2"><span class="rvts370">block1 block1@0x40000;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps58"><span class="rvts154">cheader_add_regmap</span></p>
<p class="rvps58"><span class="rvts34">This property will be used to place the same register at different view maps.</span></p>
<p class="rvps2"><span class="rvts35">Possible values:</span><span class="rvts34"> {cheader_add_regmap=&lt;map_name&gt;:&lt;baseAddress&gt;}</span></p>
<p class="rvps2"><span class="rvts34">Multiple maps can be provided using comma (,)</span></p>
<p class="rvps12"><span class="rvts35"><br/></span></p>
<p class="rvps12"><span class="rvts35">Effect of Property:</span><span class="rvts34"> Each map_name from the property will be added(prepend) in the name of Macros in the “allMacros.h” file and corresponding baseAddress will be added to the address and offset of the chip and block.</span></p>
<p class="rvps149"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts35">Property Usage</span><span class="rvts34">: “cheader_add_regmap” property will be applied at top element or can be provided at “-top_property” switch in command line.</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts34">command line :</span></p>
<p class="rvps154"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &lt;IDSbatch existing command line&gt; </span><span class="rvts346">-top_property “cheader_add_regmap=mainProc:0x2000000,debugProc:0x5000000;cheader_opt=true"</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">Note: </span><span class="rvts128">This property will be effective when used with </span><span class="rvts62">cheader_opt=true</span><span class="rvts128">.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#ifndef _CHIP8_MACRO_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _CHIP8_MACRO_H_</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts373">// With RegMap : mainProc : baseAddress: 0x2000000</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define </span><span class="rvts373">MAINPROC_</span><span class="rvts430">CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_OFFSET 0x10U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define </span><span class="rvts373">MAINPROC_</span><span class="rvts430">CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_ADDRESS 0x2011110U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">. &nbsp; . &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; .</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts373">// With RegMap : debugProc : baseAddress: 0x5000000</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define </span><span class="rvts373">DEBUGPROC_</span><span class="rvts430">CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_OFFSET 0x10U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define</span><span class="rvts373"> DEBUGPROC_</span><span class="rvts430">CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_ADDRESS 0x5011110U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">. &nbsp; . &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts387">. &nbsp; . &nbsp; .</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Cheader Output Without Regmap</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts779">Block1.h</span></p>
<p class="rvps22"><span class="rvts430"><br/></span></p>
<p class="rvps22"><span class="rvts430">#ifndef _BLOCK1_REGS_H_</span></p>
<p class="rvps22"><span class="rvts430">#define _BLOCK1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts373">/*block : block1 */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">typedef enum&nbsp; {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;BLOCK1_REG1_FIELD1_ENUM1_e_foo&nbsp; =&nbsp; 10,&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;BLOCK1_REG1_FIELD1_ENUM1_e_boo&nbsp; =&nbsp; 20&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps22"><span class="rvts430">}&nbsp; BLOCK1_REG1_FIELD1_ENUM1_e ;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">typedef union {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t field1 : 32; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 31:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp; dw;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">} BLOCK1_Reg1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">typedef union {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t field1 : 32; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 31:0 SW=rw HW=na 0x0 */</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;uint32_t&nbsp; dw;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">} BLOCK1_Reg2;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">typedef struct {</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;BLOCK1_Reg1&nbsp; reg1;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;BLOCK1_Reg2&nbsp; reg2;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">} block1_s;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG1_READMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG1_WRITEMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG1_VOLATILEMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG1_RESETMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG1_DEFAULT 0x00000000</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG2_READMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG2_WRITEMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG2_VOLATILEMASK 0x0</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG2_RESETMASK 0xFFFFFFFF</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define BLOCK1_REG2_DEFAULT 0x00000000</span></p>
<p class="rvps22"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_SIZE 0x10U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_SIZE 0x4U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_SIZE 0x4U</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_OFFSET 0x4U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_ADDRESS(baseAddress) &nbsp; (baseAddress + BLOCK1_REG1_OFFSET)</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_ADDRESS(baseAddress) &nbsp; (baseAddress + BLOCK1_REG2_OFFSET)</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_OFFSET 0U&nbsp; /* FIELD1 DESCRIPTION :&nbsp; */</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_MASK 0xFFFFFFFFU</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_INV_MASK 0x0U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_VALUE_MASK 0x7FFFFFFFU</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_INV_VALUE_MASK 0x80000000U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_SIZE 32U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG1_FIELD1_DEFAULT 0U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_OFFSET 0U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_MASK 0xFFFFFFFFU</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_INV_MASK 0x0U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_VALUE_MASK 0x7FFFFFFFU</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_INV_VALUE_MASK 0x80000000U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_SIZE 32U</span></p>
<p class="rvps22"><span class="rvts430">#define BLOCK1_REG2_FIELD1_DEFAULT 0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps22"><span class="rvts430">#endif</span></p>
<p class="rvps22"><span class="rvts430">/*block : test_Block */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps58"><span class="rvts778">testBlock.h</span></p>
<p class="rvps2"><span class="rvts430">#ifndef _TEST_BLOCK_REGS_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _TEST_BLOCK_REGS_H_</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">/*block : test_Block */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef enum&nbsp; {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;TEST_BLOCK_REG2_FLD1_ENUM1_e_foo&nbsp; =&nbsp; 10,&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;TEST_BLOCK_REG2_FLD1_ENUM1_e_boo&nbsp; =&nbsp; 20&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">}&nbsp; TEST_BLOCK_REG2_FLD1_ENUM1_e ;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef enum&nbsp; {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;TEST_BLOCK_SEC1_REG4_FLD1_ENUM1_e_foo&nbsp; =&nbsp; 10,&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;TEST_BLOCK_SEC1_REG4_FLD1_ENUM1_e_boo&nbsp; =&nbsp; 20&nbsp; /*&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">}&nbsp; TEST_BLOCK_SEC1_REG4_FLD1_ENUM1_e ;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint8_t fld1 : 8; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 7:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;uint8_t&nbsp; b;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_reg1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t fld1 : 16; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 0:15 SW=rw HW=rw 0x10 */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t resv16 : 16;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} bf;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">uint32_t&nbsp; dw;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_reg2;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">/*section : sec2 */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">/*section : sec1 */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint16_t fld1 : 16; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 15:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;uint16_t&nbsp; w;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_reg3;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t fld1 : 8; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; /* 0:7 SW=rw HW=rw 0x20 */</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uint32_t resv8 : 24;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} bf;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">uint32_t&nbsp; dw;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_reg4;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;testBlock_reg3&nbsp; reg3[0x3];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;testBlock_reg4&nbsp; reg4;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_sec2_sec1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;testBlock_sec2_sec1 s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0xA];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} sec1[0x2];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_sec2;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;testBlock_reg1&nbsp; reg1;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;testBlock_reg2&nbsp; reg2;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;testBlock_sec2 s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0x14];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} sec2[0x3];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">} testBlock_s;</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG1_READMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG1_WRITEMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG1_VOLATILEMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG1_RESETMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG1_DEFAULT 0x00U</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG2_READMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG2_WRITEMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG2_VOLATILEMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG2_RESETMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_REG2_DEFAULT 0x00000010U</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG3_READMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG3_WRITEMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG3_VOLATILEMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG3_RESETMASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG3_DEFAULT 0x0000U</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG4_READMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG4_WRITEMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG4_VOLATILEMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG4_RESETMASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;#define TESTBLOCK_SEC1_REG4_DEFAULT 0x00000020U</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SIZE 0x41U</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG1_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG1_SIZE 0x1U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG2_OFFSET 0x1U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG2_SIZE 0x4U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_OFFSET 0x5U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SEC1_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG3_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG3_SIZE 0x6U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG3_PER_INSTANCE_SIZE 0x2U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG4_OFFSET 0x6U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG4_SIZE 0x4U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SEC1_SIZE 0x14U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SEC1_PER_INSTANCE_SIZE 0xAU</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SEC1_COUNT 2U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SIZE 0x3CU</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_PER_INSTANCE_SIZE 0x14U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_COUNT 3U</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG1_ADDRESS(baseAddress) (baseAddress + TESTBLOCK_REG1_OFFSET)</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_REG2_ADDRESS(baseAddress) (baseAddress + TESTBLOCK_REG2_OFFSET)&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_ADDRESS(baseAddress) (baseAddress + TESTBLOCK_SEC2_OFFSET)&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC2_SEC1_ADDRESS(baseAddress) (TESTBLOCK_SEC2_ADDRESS(baseAddress) + TESTBLOCK_SEC2_SEC1_OFFSET)&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG3_ADDRESS(baseAddress) (TESTBLOCK_SEC2_SEC1_ADDRESS(baseAddress) + TESTBLOCK_SEC1_REG3_OFFSET)&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define TESTBLOCK_SEC1_REG4_ADDRESS(baseAddress) (TESTBLOCK_SEC2_SEC1_ADDRESS(baseAddress) + TESTBLOCK_SEC1_REG4_OFFSET)&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_OFFSET 0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_MASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_INV_MASK 0x0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_VALUE_MASK 0x7FU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_INV_VALUE_MASK 0x80U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_SIZE 8U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG1_FLD1_DEFAULT 0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_OFFSET 0U&nbsp; /* FLD1 DESCRIPTION :&nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_MASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_INV_MASK 0xFFFF0000U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_VALUE_MASK 0x7FFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_INV_VALUE_MASK 0xFFFF8000U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_SIZE 16U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_REG2_FLD1_DEFAULT 16U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_OFFSET 0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_MASK 0xFFFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_INV_MASK 0x0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_VALUE_MASK 0x7FFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_INV_VALUE_MASK 0x8000U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_SIZE 16U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_DEFAULT 0U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG3_FLD1_RESET(sec2_sec1_i, sec2_sec1_reg3_i) \</span></p>
<p class="rvps2"><span class="rvts430">((sec2_sec1_i == 0x0 &amp;&amp; sec2_sec1_reg3_i == 0x2) ? 0x2 \</span></p>
<p class="rvps2"><span class="rvts430">: 0x0)</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_OFFSET 0U&nbsp; /* FLD1 DESCRIPTION :&nbsp; */</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_MASK 0xFFU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_INV_MASK 0xFFFFFF00U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_VALUE_MASK 0x7FU</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_INV_VALUE_MASK 0xFFFFFF80U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_SIZE 8U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_DEFAULT 32U</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP1_TEST_BLOCK_SEC1_REG4_FLD1_RESET(sec2_sec1_i) \</span></p>
<p class="rvps2"><span class="rvts430">((sec2_sec1_i == 0x0) ? 0x4 \</span></p>
<p class="rvps2"><span class="rvts430">: 0x20)</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps8"><span class="rvts778">Chip_top.h</span></p>
<p class="rvps2"><span class="rvts430">#ifndef _CHIPTOP_REGS_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _CHIPTOP_REGS_H_</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts430">#include "chip1.h"</span></p>
<p class="rvps2"><span class="rvts371"></span><br/><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler1[0x100];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip1_s s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} chip1;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">} chiptop_s;</span></p>
<p class="rvps2"><span class="rvts371"></span><br/><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define chiptop_s_SIZE 0x171&nbsp;</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps8"><span class="rvts778">Chip1.h</span></p>
<p class="rvps2"><span class="rvts430">#ifndef _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler1[0x10];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1_s s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0x8];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} block1[0x2];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler2[0x10];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;testBlock_s s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0x41];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} testBlock;</span></p>
<p class="rvps2"><span class="rvts430">} chip1_s;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define chip1_s_SIZE 0x71</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps8"><span class="rvts778">Chip8.h</span></p>
<p class="rvps2"><span class="rvts430">#ifndef _CHIP8_REGS_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _CHIP8_REGS_H_</span></p>
<p class="rvps2"><span class="rvts430">#include "allMacros.h"</span></p>
<p class="rvps2"><span class="rvts430">#include "block1.h"</span></p>
<p class="rvps2"><span class="rvts430">#include "test_Block.h"</span></p>
<p class="rvps2"><span class="rvts430">#include "chip_top.h"</span></p>
<p class="rvps2"><span class="rvts430">#include "chip7.h"</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">typedef struct {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;chip7_s s;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} chip7;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler1[0xBE0D];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block1_s s;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0x8];</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;&nbsp;&nbsp;} block1;</span></p>
<p class="rvps2"><span class="rvts430">} chip8_s;</span></p>
<p class="rvps2"><span class="rvts430">#define chip8_s_SIZE 0x40008</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts780">allMAcros.h</span></p>
<p class="rvps2"><span class="rvts430">#ifndef _CHIP8_MACRO_H_</span></p>
<p class="rvps2"><span class="rvts430">#define _CHIP8_MACRO_H_</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_OFFSET 0x10U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_BLOCK1_ADDRESS 0x11110U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_TESTBLOCK_OFFSET 0x30U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_TESTBLOCK_ADDRESS 0x11130U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_BLOCK1_OFFSET 0x10U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_BLOCK1_ADDRESS 0x33281U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_TESTBLOCK_OFFSET 0x30U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_TESTBLOCK_ADDRESS 0x332A1U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_BLOCK1_OFFSET 0x40000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_BLOCK1_ADDRESS 0x40000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP5_CHIP3_TESTBLOCK_OFFSET 0x30U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP5_CHIP3_TESTBLOCK_ADDRESS 0x11130U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_OFFSET 0x100U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP2_CHIPTOP_CHIP1_ADDRESS 0x11100U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_OFFSET 0x100U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP3_CHIPTOP_CHIP1_ADDRESS 0x33271U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP4_CHIP2_CHIPTOP_OFFSET 0x1000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP4_CHIP2_CHIPTOP_ADDRESS 0x11000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP5_CHIP3_CHIPTOP_OFFSET 0x2000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP5_CHIP3_CHIPTOP_ADDRESS 0x33171U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP6_CHIP4_CHIP2_OFFSET 0x10000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP6_CHIP4_CHIP2_ADDRESS 0x10000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP5_CHIP3_OFFSET 0x20000U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP5_CHIP3_ADDRESS 0x31171U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP6_CHIP4_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts430">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP6_CHIP4_ADDRESS 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP5_OFFSET 0x11171U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP5_ADDRESS 0x11171U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP6_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_CHIP6_ADDRESS 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_CHIP7_ADDRESS 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_OFFSET 0x0U</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#define CHIP8_ADDRESS 0x0U</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts430">#endif</span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><a name="cheader_ignore"></a><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts430"><br/></span></p>
<p class="rvps2"><span class="rvts781">cheader_ignore</span></p>
<p class="rvps2"><span class="rvts27"><br/></span></p>
<p class="rvps2"><span class="rvts36">This property is use for removing s</span><span class="rvts34">truts for chip, block and section, register address and INV_MASK, VALUE_MASK,INV_VALUE_MASK macros with "-top_property cheader_opt= true" property. &nbsp;</span></p>
<p class="rvps2"><span class="rvts712"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSWord</span><span class="rvts107">&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3989.png"><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSExcel</span><span class="rvts107">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3988.png"><br/><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">property cheader_ignore {type=boolean;component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">addrmap chip1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">cheader_ignore=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;addrmap {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f0[31:0];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; regwidth=32;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} reg0 ;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;}block0;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Output</span><span class="rvts128">&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts780">1) Chip1.h</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Without Property&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">#include "chip1_address.h"</span></p>
<p class="rvps2"><span class="rvts370">#include "block0.h"</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">/*//////////////////&nbsp; Chip : chip1 ///////////////////*/</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifndef _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts370">#define _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">/* chip : chip1 */</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"></span><br/><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts373">typedef struct {</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;union {</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;block0 s;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hwint8 filler[0x4];</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;} block0;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts373">} chip1;</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"></span><br/><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">#endif /* _CHIP1_REGS_H_ */</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">With Property (No Struct for chip)</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">#include "chip1_address.h"</span></p>
<p class="rvps2"><span class="rvts370">#include "block0.h"</span></p>
<p class="rvps2"><span class="rvts371"></span><br/><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">/*//////////////////&nbsp; Chip : chip1 ///////////////////*/</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">#ifndef _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts370">#define _CHIP1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">/* chip : chip1 */</span></p>
<p class="rvps2"><span class="rvts371"></span><br/><span class="rvts371"></span><br/><span class="rvts371"></span><br/><span class="rvts371"></span><br/><span class="rvts371"></span><br/><span class="rvts371"></span><br/><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">#endif /* _CHIP1_REGS_H_ */</span></p>
<p class="rvps2"><span class="rvts370">/* end */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts780">2) Block0.h file</span><span class="rvts35">&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Without property&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_SIZE 0x4</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts373">#define BLOCK0_REG0_ADDRESS(baseAddress) (baseAddress + block0_reg0_OFFSET)</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_OFFSET 0</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_MASK 0xFFFFFFFF</span></p>
<p class="rvps2"><span class="rvts373">#define BLOCK0_REG0_F0_INV_MASK 0x0</span></p>
<p class="rvps2"><span class="rvts373">#define BLOCK0_REG0_F0_VALUE_MASK 0x7FFFFFFF</span></p>
<p class="rvps2"><span class="rvts373">#define BLOCK0_REG0_F0_INV_VALUE_MASK 0x80000000</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_SIZE 32</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_DEFAULT 0</span></p>
<p class="rvps2"><span class="rvts29"></span><br/><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">With Property&nbsp;</span></p>
<p class="rvps2"><span class="rvts107"><br/></span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_SIZE 0x4</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_OFFSET 0</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_MASK 0xFFFFFFFF</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_SIZE 32</span></p>
<p class="rvps2"><span class="rvts370">#define BLOCK0_REG0_F0_DEFAULT 0</span></p>
<p class="rvps2"><span class="rvts370">#endif /* _BLOCK0_REGS_H_ */</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><a name="Cheader_add_regmap_offset"></a><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts154">cheader_add_regmap_offset</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts34">This property is used with the “cheader_add_regmap” property, using this we can change the offset of the regmap generated by “cheader_add_regmap”. The syntax to use this property is uvm_add_regmap_offset=”&lt;name&gt;:&lt;base address&gt;”. It is work with -top_property "cheader_opt=true"</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL :</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">property cheader_add_regmap {type=string; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">property cheader_add_regmap_offset {type=string; component=addrmap;};&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">property chip {type=boolean; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts370">reg regA {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;field {}F1;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block_1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block_2 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap block_3 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;regA regA;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap chip {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; cheader_add_regmap = "map1:0x40000";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_1 b1[2] @0x10;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts431">b1-&gt;cheader_add_regmap_offset = "map1:0x20";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_2 b2 @0x30;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; block_3 b3 @0x40;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370">addrmap top {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; chip=true;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;cheader_add_regmap = "map1:0x40000,map2:0x200000";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp; chip c1 @30000;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts431">c1-&gt;cheader_add_regmap_offset = "map2:0x200,map1:0x300";</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">C-header Output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">//**************** MACROS FOR REGMAP : MAP1******************//</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP1_TOP_S_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP1_TOP_S_ADDRESS 0x40000</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#defineMAP1_TOP_C1_S_OFFSET </span><span class="rvts431">0x300</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP1_TOP_C1_S_ADDRESS </span><span class="rvts431">0x40300</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts369">&nbsp;&nbsp;#define MAP1_TOP_C1_B1_S_OFFSET 0x20</span></p>
<p class="rvps2"><span class="rvts369">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts369">&nbsp;&nbsp;#define MAP1_TOP_C1_B1_S_ADDRESS 0x40020</span></p>
<p class="rvps2"><span class="rvts643"></span><br/><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">....</span></p>
<p class="rvps2"><span class="rvts370">....</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">//**************** MACROS FOR REGMAP : MAP2******************//</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP2_TOP_S_OFFSET 0x0</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP2_TOP_S_ADDRESS 0x200000</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#defineMAP2_TOP_C1_S_OFFSET </span><span class="rvts431">0x200</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;#define MAP2_TOP_C1_S_ADDRESS </span><span class="rvts431">0x200200</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">....</span></p>
<p class="rvps2"><span class="rvts370">....</span></p>
<p class="rvps2"><span class="rvts214">Support of mixed data type in Cheader output</span><a name="mixed_data_type_cheader"></a><span class="rvts214">:</span></p>
<p class="rvps2"><span class="rvts214"><br/></span></p>
<p class="rvps12"><span class="rvts34">c_type is a hierarchical property which is used to support mixed data types in c-header alt1. For example, If the user has multiple registers and they want to change the data type of some registers then they can apply the “c_type” property on those registers. The switch -c_type “uint%d_t” is used to declare integer data type inside struct at block level in header output. Here %d represents the format specifier for an integer value. Using this switch declares uint%d_t uniformly for registers inside the block.</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/c_type/c_type.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/c_type/c_type.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/c_type/c_type.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/c_type/c_type.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps212"><span class="rvts198">&nbsp;</span><img alt="" style="width : 836px; height : 283px; padding : 1px;" src="lib/NewItem4948.png"><span class="rvts214">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 785px; height : 185px; padding : 1px;" src="lib/NewItem4949.png"></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">SystemRDL</span></p>
<p class="rvps2"><span class="rvts460"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts460"> &nbsp; &nbsp; &nbsp; &nbsp;</span><br/><span class="rvts370">property c_type { type = string; component = addrmap | regfile | reg; };</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">addrmap Block1 {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "Block1 Address Map";</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;c_type="uint%d_t";</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;c_type="float";</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} F2[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;Reg1 Reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;Reg2 Reg2 @0x4;</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps12"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts35">Output Code</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">/*block : Block1 */</span><br/><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">#ifndef _BLOCK1_REGS_H_</span></p>
<p class="rvps12"><span class="rvts370">#define _BLOCK1_REGS_H_</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">typedef union {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">uint32_t F1 : 32; </span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* 31:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">uint32_t&nbsp; dw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">} Block1_Reg1;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">typedef union {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;struct {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;float F2; &nbsp; </span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* 31:0 SW=rw HW=rw 0x0 */</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} bf;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;float&nbsp; dw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">} Block1_Reg2;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">typedef struct {</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Block1_Reg1&nbsp; Reg1;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Block1_Reg2&nbsp; Reg2;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">} Block1_s;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">..</span></p>
<p class="rvps12"><span class="rvts370">..</span></p>
<p class="rvps12"><span class="rvts370">..</span></p>
<p class="rvps12"><span class="rvts370"><br/></span></p>
<p class="rvps12"><span class="rvts42"><br/></span></p>
<p class="rvps2"><span class="rvts42"><br/></span></p>
<p class="rvps14"><span class="rvts214">Vertical reus</span><a name="vertical_reuse"></a><span class="rvts214">e(Cheader)</span></p>
<p class="rvps14"><span class="rvts515">(Compatible with IDS version 6.18.0.0 and above)</span></p>
<p class="rvps14"><span class="rvts393"></span><br/><span class="rvts178"><br/></span></p>
<p class="rvps14"><span class="rvts34">When a block is vertically reused in a chip/system environment (top level flow) then t</span><span class="rvts36">he block related Struct gets regenerated again by IDS at the chip/system level. To avoid this, </span><span class="rvts31">vertical_reuse</span><span class="rvts36">&nbsp;can be used. The value of this property can be "true" or "false". It is supported in alt-1 version of Cheader.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts329">Example</span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts329">IDS-Excel</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 697px; height : 107px; padding : 1px;" src="lib/NewItem2410.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts329">IDS-Word</span></p>
<p class="rvps3"><img alt="" style="width : 623px; height : 255px; padding : 1px;" src="lib/NewItem2409.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<ul style="text-indent: 24px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps297 noindent"><span class="rvts34">In the above example a ref of the block named "UARTA_CSR" and "UARTB_CSR" is created inside a chip "Chip". The spec for both the block &nbsp; &nbsp; &nbsp;is defined in another document "UART_vertical.docx" and lets assume it contains 3 registers say Reg_1, Reg_2, Reg_3</span></li>
 <li class="rvps297 noindent"><span class="rvts34">The property&nbsp;</span><span class="rvts35">{</span><span class="rvts780">vertical_reuse</span><span class="rvts35">&nbsp;= true}</span><span class="rvts34">&nbsp;is used</span><span class="rvts35">&nbsp;</span><span class="rvts34">at the chip "GL".</span></li>
</ul>
<p class="rvps90"><span class="rvts34"><br/></span></p>
<p class="rvps90"><span class="rvts34">The sample code for Cheader alt1 is as given below:</span></p>
<p class="rvps90"><span class="rvts648"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem2408.png"></p>
<p class="rvps2"><span class="rvts6"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/news-and-articles/2022-09-27-why-use-a-help-authoring-tool-instead-of-microsoft-word-to-produce-high-quality-documentation/">Make Documentation a Breeze with a Help Authoring Tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

