#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul  4 10:28:50 2018
# Process ID: 3039
# Current directory: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1
# Command line: vivado -log spmv_mult_axis_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spmv_mult_axis_0.tcl
# Log file: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.vds
# Journal file: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/vivado.jou
#-----------------------------------------------------------
source spmv_mult_axis_0.tcl -notrace
Command: synth_design -top spmv_mult_axis_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3049 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1340.809 ; gain = 102.000 ; free physical = 8037 ; free virtual = 13238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/synth/spmv_mult_axis_0.v:58]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_VECT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_VAL_SIZE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_VAL_SIZE_CTRL bound to: 6'b010100 
	Parameter ADDR_OUTPUT_SIZE_DATA_0 bound to: 6'b011000 
	Parameter ADDR_OUTPUT_SIZE_CTRL bound to: 6'b011100 
	Parameter ADDR_VECT_MEM_DATA_0 bound to: 6'b100000 
	Parameter ADDR_VECT_MEM_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_AXILiteS_s_axi.v:210]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' (1#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' (2#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_write' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' (3#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' (4#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized0' (4#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized2' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized2' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_write' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_read' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized0' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized0' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2047 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_read' (7#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi' (8#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_entry' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_entry.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_entry.v:77]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_entry' (9#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_entry.v:10]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Block_proc.v:48]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (10#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_1_proc18' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_1_proc18.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_1_proc18.v:75]
INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc18' (11#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_1_proc18.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_2_proc19' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_2_proc19.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state2061 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_2_proc19.v:186]
INFO: [Synth 8-256] done synthesizing module 'Loop_2_proc19' (12#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_2_proc19.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_3_proc20' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_3_proc20.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_3_proc20.v:61]
INFO: [Synth 8-256] done synthesizing module 'Loop_3_proc20' (13#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_3_proc20.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_4_proc21' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_4_proc21.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_4_proc21.v:64]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_fmbkb' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_fmbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' (29#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_fmbkb' (30#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_fmbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'Loop_4_proc21' (31#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Loop_4_proc21.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (32#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (33#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (34#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (35#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Block_pcud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Block_pcud.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Block_pcud_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Block_pcud.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Block_pcud_shiftReg' (36#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Block_pcud.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Block_pcud' (37#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Block_pcud.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_dEe' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Loop_4_dEe.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_dEe_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Loop_4_dEe.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_dEe_shiftReg' (38#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Loop_4_dEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_dEe' (39#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/start_for_Loop_4_dEe.v:45]
WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc18_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:957]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc19_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:965]
WARNING: [Synth 8-6014] Unused sequential element Loop_3_proc20_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:973]
WARNING: [Synth 8-6014] Unused sequential element spmv_mult_axis_entry_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:981]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis' (40#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis.v:12]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_0' (41#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/synth/spmv_mult_axis_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1965.949 ; gain = 727.141 ; free physical = 7872 ; free virtual = 13092
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 1965.949 ; gain = 727.141 ; free physical = 7963 ; free virtual = 13185
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/constraints/spmv_mult_axis_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/constraints/spmv_mult_axis_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.707 ; gain = 131.000 ; free physical = 6961 ; free virtual = 12170
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 7666 ; free virtual = 12874
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 7666 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 7665 ; free virtual = 12873
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'spmv_mult_axis_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:723]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[15] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[16] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[19] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[20] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[21] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[22] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[23] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[24] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[25] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[26] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[27] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[28] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[29] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[30] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[31] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[32] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[33] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[34] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[35] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[36] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[37] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[38] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[39] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[40] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[41] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[42] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[43] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[44] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[45] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[46] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[47] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[48] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[49] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[50] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[51] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[52] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[53] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[54] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[55] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[56] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[57] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[58] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[59] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[60] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[61] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[62] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[63] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[64] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[65] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[66] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[67] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[68] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[69] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[70] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[71] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[72] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[73] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[74] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[75] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[76] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[77] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[78] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[79] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[80] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[81] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[82] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[83] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[84] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[85] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[86] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[87] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[88] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[89] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[90] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[91] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:500]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/spmv_mult_axis_vect_m_axi.v:487]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_8_i_fu_110_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'spmv_mult_axis_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:37 ; elapsed = 00:05:48 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 5734 ; free virtual = 10952
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U30/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U30/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U30/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U30/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_fifo__parameterized0 |           2|     16512|
|2     |spmv_mult_axis_vect_m_axi_write__GC0           |           1|      4811|
|3     |spmv_mult_axis_vect_m_axi_read__GC0            |           1|      2913|
|4     |spmv_mult_axis_vect_m_axi_throttl              |           1|        66|
|5     |Loop_2_proc19__GB0                             |           1|     17696|
|6     |Loop_2_proc19__GB1                             |           1|     17664|
|7     |Loop_2_proc19__GB2                             |           1|     21911|
|8     |Loop_2_proc19__GB3                             |           1|     13248|
|9     |spmv_mult_axis__GC0                            |           1|      4954|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Block_proc_U0/ap_CS_fsm_reg[0:0]' into 'spmv_mult_axis_entry_U0/ap_CS_fsm_reg[0:0]' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/hdl/verilog/Block_proc.v:64]
INFO: [Synth 8-5545] ROM "Loop_3_proc20_U0/tmp_8_i_fu_110_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/start_addr_reg[0]' (FDRE) to 'inst/bus_writei_0/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/bus_writei_0/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/bus_writei_0/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/bus_readi_1/start_addr_reg[0]' (FDRE) to 'inst/bus_readi_1/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_readi_1/\start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/bus_readi_1/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_readi_1/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_6/\Loop_1_proc18_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_6/\spmv_mult_axis_entry_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_6/\spmv_mult_axis_entry_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[6]' (FDRE) to 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[7]' (FDRE) to 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]' (FDRE) to 'inst/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/waddr_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[15]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[0]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[1]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[2]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[3]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[29]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[30]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[31]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[32]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/bus_writei_0/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/bus_writei_0/rs_wreq/data_p2_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/bus_readi_1/\rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_readi_1/\rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/bus_readi_1/\rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_readi_1/\rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_cast_i_reg_269_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_cast_i_reg_269_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:06 ; elapsed = 00:06:18 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 5527 ; free virtual = 10752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_fifo__parameterized0 |           2|     16453|
|2     |spmv_mult_axis_vect_m_axi_write__GC0           |           1|       889|
|3     |spmv_mult_axis_vect_m_axi_read__GC0            |           1|      1497|
|4     |spmv_mult_axis_vect_m_axi_throttl              |           1|        82|
|5     |Loop_2_proc19__GB0                             |           1|     17696|
|6     |Loop_2_proc19__GB1                             |           1|     17664|
|7     |Loop_2_proc19__GB2                             |           1|     21708|
|8     |Loop_2_proc19__GB3                             |           1|     13248|
|9     |spmv_mult_axis__GC0                            |           1|      4119|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:14 ; elapsed = 00:06:28 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 5400 ; free virtual = 10625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[11] )
WARNING: [Synth 8-3332] Sequential element (full_n_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (data_vld_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (empty_n_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[8]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[9]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[10]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pout_reg[11]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_2_proc19_U0i_4/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bus_writei_0/\align_len_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (q_reg[63]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[62]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[61]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[60]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[59]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[58]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[57]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[56]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[55]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[54]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[53]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[52]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[51]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[50]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[49]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[48]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[47]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[46]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[45]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[44]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[43]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[42]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[41]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[40]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[39]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[38]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[37]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[36]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[35]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[34]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[33]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[32]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[29]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[28]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[27]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[26]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[20]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[19]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[17]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[16]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[15]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[14]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[13]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[12]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[11]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[10]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[9]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[8]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (q_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
WARNING: [Synth 8-3332] Sequential element (throttl_cnt_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_throttl.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:23 ; elapsed = 00:06:37 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 5367 ; free virtual = 10592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_read__GC0               |           1|      1487|
|2     |Loop_2_proc19__GB0                                |           1|     17696|
|3     |Loop_2_proc19__GB1                                |           1|     17664|
|4     |Loop_2_proc19__GB2                                |           1|     21699|
|5     |Loop_2_proc19__GB3                                |           1|     13248|
|6     |spmv_mult_axis__GC0                               |           1|      4119|
|7     |spmv_mult_axis_vect_m_axi_fifo__parameterized0__1 |           1|     15942|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (spmv_mult_axis_vect_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module spmv_mult_axis.
WARNING: [Synth 8-3332] Sequential element (spmv_mult_axis_vect_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]) is unused and will be removed from module spmv_mult_axis.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:31 ; elapsed = 00:07:00 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4787 ; free virtual = 10019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |Loop_2_proc19__GB0                                |           1|     17696|
|2     |Loop_2_proc19__GB1                                |           1|     17664|
|3     |Loop_2_proc19__GB2                                |           1|     21616|
|4     |Loop_2_proc19__GB3                                |           1|     13248|
|5     |spmv_mult_axis_vect_m_axi_fifo__parameterized0__1 |           1|     14798|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/spmv_mult_axis_vect_m_axi_U/bus_read/buff_rdata/mem_reg_0_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:37 ; elapsed = 00:07:06 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4813 ; free virtual = 10044
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:37 ; elapsed = 00:07:06 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4813 ; free virtual = 10045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4809 ; free virtual = 10040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4809 ; free virtual = 10040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4809 ; free virtual = 10040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4809 ; free virtual = 10040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   121|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    41|
|6     |LUT2      |   172|
|7     |LUT3      |   457|
|8     |LUT4      |   501|
|9     |LUT5      |   121|
|10    |LUT6      |   832|
|11    |MUXCY     |    16|
|12    |MUXF7     |  4218|
|13    |MUXF8     |  1984|
|14    |RAMB36E1  |    33|
|15    |SRL16E    |    31|
|16    |SRLC32E   | 10146|
|17    |XORCY     |     9|
|18    |FDE       |     1|
|19    |FDRE      |  4490|
|20    |FDSE      |    34|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 4809 ; free virtual = 10040
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8355 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:54 ; elapsed = 00:06:24 . Memory (MB): peak = 2947.707 ; gain = 727.141 ; free physical = 7731 ; free virtual = 12963
Synthesis Optimization Complete : Time (s): cpu = 00:06:40 ; elapsed = 00:07:11 . Memory (MB): peak = 2947.707 ; gain = 1708.898 ; free physical = 7744 ; free virtual = 12963
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances
  FDE => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
400 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:46 ; elapsed = 00:07:16 . Memory (MB): peak = 2971.719 ; gain = 1771.883 ; free physical = 7756 ; free virtual = 12974
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_2/spmv_mult_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spmv_mult_axis_0_utilization_synth.rpt -pb spmv_mult_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2995.730 ; gain = 0.000 ; free physical = 7736 ; free virtual = 12980
INFO: [Common 17-206] Exiting Vivado at Wed Jul  4 10:36:31 2018...
