<stg><name>sha256_done</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="ptr_cmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %hash_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hash_offset)

]]></Node>
<StgValue><ssdm name="hash_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sha256_len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256_len)

]]></Node>
<StgValue><ssdm name="sha256_len_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sha256_bits_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256_bits_1_read)

]]></Node>
<StgValue><ssdm name="sha256_bits_1_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %sha256_bits_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256_bits_0_read)

]]></Node>
<StgValue><ssdm name="sha256_bits_0_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sha256hash_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_7_read)

]]></Node>
<StgValue><ssdm name="sha256hash_7_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sha256hash_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_6_read)

]]></Node>
<StgValue><ssdm name="sha256hash_6_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sha256hash_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_5_read)

]]></Node>
<StgValue><ssdm name="sha256hash_5_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sha256hash_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_4_read)

]]></Node>
<StgValue><ssdm name="sha256hash_4_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sha256hash_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_3_read)

]]></Node>
<StgValue><ssdm name="sha256hash_3_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sha256hash_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_2_read)

]]></Node>
<StgValue><ssdm name="sha256hash_2_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sha256hash_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_1_read)

]]></Node>
<StgValue><ssdm name="sha256hash_1_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %sha256hash_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sha256hash_0_read)

]]></Node>
<StgValue><ssdm name="sha256hash_0_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_s = sext i32 %hash_offset_read to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32">
<![CDATA[
:13  %tmp_10 = trunc i32 %hash_offset_read to i11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:14  %hash_addr = getelementptr i8* %hash, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %hash, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 900000, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:16  %hash_tmp = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="hash_tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32">
<![CDATA[
:17  %j = trunc i32 %sha256_len_read to i3

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="3">
<![CDATA[
:18  %j_cast = zext i3 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="3">
<![CDATA[
:19  %tmp = zext i3 %j to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %sha256_buf_addr = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="sha256_buf_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:21  store i8 -128, i8* %sha256_buf_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_0_in = phi i32 [ %j_cast, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_in"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i = add i32 %i_0_in, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond = icmp eq i32 %i_0_in, 7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 64, i32 32, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_6 = zext i32 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sha256_buf_addr_1 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:5  store i8 0, i8* %sha256_buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = icmp ugt i32 %sha256_len_read, 55

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %4, label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
:0  %p_hash_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @_hash([64 x i8]* %sha256_buf, i32 %sha256hash_0_read_1, i32 %sha256hash_1_read_1, i32 %sha256hash_2_read_1, i32 %sha256hash_3_read_1, i32 %sha256hash_4_read_1, i32 %sha256hash_5_read_1, i32 %sha256hash_6_read_1, i32 %sha256hash_7_read_1)

]]></Node>
<StgValue><ssdm name="p_hash_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
:0  %p_hash_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @_hash([64 x i8]* %sha256_buf, i32 %sha256hash_0_read_1, i32 %sha256hash_1_read_1, i32 %sha256hash_2_read_1, i32 %sha256hash_3_read_1, i32 %sha256hash_4_read_1, i32 %sha256hash_5_read_1, i32 %sha256hash_6_read_1, i32 %sha256hash_7_read_1)

]]></Node>
<StgValue><ssdm name="p_hash_ret"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="256">
<![CDATA[
:1  %sha256hash_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 0

]]></Node>
<StgValue><ssdm name="sha256hash_0_ret"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="256">
<![CDATA[
:2  %sha256hash_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 1

]]></Node>
<StgValue><ssdm name="sha256hash_1_ret"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="256">
<![CDATA[
:3  %sha256hash_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 2

]]></Node>
<StgValue><ssdm name="sha256hash_2_ret"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="256">
<![CDATA[
:4  %sha256hash_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 3

]]></Node>
<StgValue><ssdm name="sha256hash_3_ret"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="256">
<![CDATA[
:5  %sha256hash_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 4

]]></Node>
<StgValue><ssdm name="sha256hash_4_ret"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="256">
<![CDATA[
:6  %sha256hash_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 5

]]></Node>
<StgValue><ssdm name="sha256hash_5_ret"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="256">
<![CDATA[
:7  %sha256hash_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 6

]]></Node>
<StgValue><ssdm name="sha256hash_6_ret"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="256">
<![CDATA[
:8  %sha256hash_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret, 7

]]></Node>
<StgValue><ssdm name="sha256hash_7_ret"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j1 = phi i4 [ 0, %4 ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_7 = icmp eq i4 %j1, -8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_1 = add i4 %j1, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_7, label %.loopexit1.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8 = zext i4 %j1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sha256_buf_addr_10 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:3  store i8 0, i8* %sha256_buf_addr_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:8  %tmp_18 = shl i32 %sha256_len_read, 3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:9  %tmp_i = xor i32 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:10  %tmp_i_9 = icmp ugt i32 %sha256_bits_0_read_1, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:11  %tmp_89_i = add i32 1, %sha256_bits_1_read_1

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit1:12  %x_assign_1 = select i1 %tmp_i_9, i32 %tmp_89_i, i32 %sha256_bits_1_read_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
.loopexit1:13  %tmp_20 = trunc i32 %sha256_bits_0_read_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32">
<![CDATA[
.loopexit1:14  %tmp_26 = trunc i32 %sha256_len_read to i5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.loopexit1:15  %tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_26, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
.loopexit1:16  %tmp_30 = trunc i32 %sha256_bits_0_read_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32">
<![CDATA[
.loopexit1:17  %tmp_31 = trunc i32 %sha256_len_read to i13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
.loopexit1:18  %tmp_14 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_31, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="32">
<![CDATA[
.loopexit1:19  %tmp_32 = trunc i32 %sha256_bits_0_read_1 to i24

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="21" op_0_bw="32">
<![CDATA[
.loopexit1:20  %tmp_33 = trunc i32 %sha256_len_read to i21

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.loopexit1:21  %tmp_25 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %tmp_33, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1:22  %sha256_bits_0_write = add i32 %sha256_bits_0_read_1, %tmp_18

]]></Node>
<StgValue><ssdm name="sha256_bits_0_write"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.loopexit1:23  %sha256_bits_0_write_1 = add i24 %tmp_25, %tmp_32

]]></Node>
<StgValue><ssdm name="sha256_bits_0_write_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit1:24  %sha256_bits_0_write_2 = add i16 %tmp_14, %tmp_30

]]></Node>
<StgValue><ssdm name="sha256_bits_0_write_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1:25  %tmp_48_i = add i8 %tmp_12, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:26  %sha256_buf_addr_2 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:27  store i8 %tmp_48_i, i8* %sha256_buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:28  %tmp_48_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %sha256_bits_0_write_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_48_i2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:29  %sha256_buf_addr_3 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:30  store i8 %tmp_48_i2, i8* %sha256_buf_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:31  %tmp_48_i4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %sha256_bits_0_write_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_48_i4"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:34  %tmp_48_i6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sha256_bits_0_write, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48_i6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
.loopexit1:37  %tmp_34 = trunc i32 %x_assign_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:40  %tmp_48_i9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_48_i9"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:43  %tmp_48_i1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_48_i1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit1:46  %tmp_48_i3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48_i3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1:58  %ptr_cmp = icmp eq i11 %tmp_10, -770

]]></Node>
<StgValue><ssdm name="ptr_cmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:0  %sha256hash = phi i32 [ %sha256hash_0_read_1, %3 ], [ %sha256hash_0_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:1  %sha256hash_1 = phi i32 [ %sha256hash_1_read_1, %3 ], [ %sha256hash_1_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:2  %sha256hash_2 = phi i32 [ %sha256hash_2_read_1, %3 ], [ %sha256hash_2_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:3  %sha256hash_3 = phi i32 [ %sha256hash_3_read_1, %3 ], [ %sha256hash_3_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:4  %sha256hash_4 = phi i32 [ %sha256hash_4_read_1, %3 ], [ %sha256hash_4_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:5  %sha256hash_5 = phi i32 [ %sha256hash_5_read_1, %3 ], [ %sha256hash_5_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:6  %sha256hash_6 = phi i32 [ %sha256hash_6_read_1, %3 ], [ %sha256hash_6_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_6"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit1:7  %sha256hash_7 = phi i32 [ %sha256hash_7_read_1, %3 ], [ %sha256hash_7_ret, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="sha256hash_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:32  %sha256_buf_addr_4 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:33  store i8 %tmp_48_i4, i8* %sha256_buf_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:35  %sha256_buf_addr_5 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:36  store i8 %tmp_48_i6, i8* %sha256_buf_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:38  %sha256_buf_addr_6 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:39  store i8 %tmp_34, i8* %sha256_buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:41  %sha256_buf_addr_7 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:42  store i8 %tmp_48_i9, i8* %sha256_buf_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:44  %sha256_buf_addr_8 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_8"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:45  store i8 %tmp_48_i1, i8* %sha256_buf_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit1:47  %sha256_buf_addr_9 = getelementptr [64 x i8]* %sha256_buf, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="sha256_buf_addr_9"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.loopexit1:48  store i8 %tmp_48_i3, i8* %sha256_buf_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.loopexit1:49  %p_hash_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @_hash([64 x i8]* %sha256_buf, i32 %sha256hash, i32 %sha256hash_1, i32 %sha256hash_2, i32 %sha256hash_3, i32 %sha256hash_4, i32 %sha256hash_5, i32 %sha256hash_6, i32 %sha256hash_7)

]]></Node>
<StgValue><ssdm name="p_hash_ret1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="256" op_0_bw="256" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.loopexit1:49  %p_hash_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @_hash([64 x i8]* %sha256_buf, i32 %sha256hash, i32 %sha256hash_1, i32 %sha256hash_2, i32 %sha256hash_3, i32 %sha256hash_4, i32 %sha256hash_5, i32 %sha256hash_6, i32 %sha256hash_7)

]]></Node>
<StgValue><ssdm name="p_hash_ret1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:50  %x_assign_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 0

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:51  %x_assign_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 1

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:52  %x_assign_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 2

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:53  %x_assign_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 3

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:54  %x_assign_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 4

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:55  %x_assign_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 5

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:56  %x_assign_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 6

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="256">
<![CDATA[
.loopexit1:57  %x_assign_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %p_hash_ret1, 7

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1:59  br i1 %ptr_cmp, label %.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i3 [ %i_3, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %n_assign_1 = phi i6 [ %j_2, %7 ], [ 24, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="3">
<![CDATA[
.preheader:2  %i_1_cast3 = zext i3 %i_1 to i5

]]></Node>
<StgValue><ssdm name="i_1_cast3"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %tmp_2 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %i_3 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_2, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="6">
<![CDATA[
:1  %tmp_35 = trunc i6 %n_assign_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
:2  %tmp_i1_cast = zext i5 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i6 = lshr i32 %x_assign_2, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32">
<![CDATA[
:4  %tmp_36 = trunc i32 %tmp_i6 to i8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i7 = lshr i32 %x_assign_3, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32">
<![CDATA[
:9  %tmp_37 = trunc i32 %tmp_i7 to i8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %tmp_4 = xor i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
:11  %tmp_9 = zext i3 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %hash_tmp_addr_1 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:13  store i8 %tmp_37, i8* %hash_tmp_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_i9 = lshr i32 %x_assign_4, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
:15  %tmp_38 = trunc i32 %tmp_i9 to i8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:16  %tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
:17  %tmp_11 = zext i4 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %hash_tmp_addr_2 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:19  store i8 %tmp_38, i8* %hash_tmp_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i1 = lshr i32 %x_assign_5, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="32">
<![CDATA[
:21  %tmp_39 = trunc i32 %tmp_i1 to i8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_i2 = lshr i32 %x_assign_6, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
:27  %tmp_40 = trunc i32 %tmp_i2 to i8

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_i3 = lshr i32 %x_assign_7, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="32">
<![CDATA[
:33  %tmp_41 = trunc i32 %tmp_i3 to i8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_i4 = lshr i32 %x_assign_8, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="32">
<![CDATA[
:39  %tmp_42 = trunc i32 %tmp_i4 to i8

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_i5 = lshr i32 %x_assign_9, %tmp_i1_cast

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="32">
<![CDATA[
:45  %tmp_43 = trunc i32 %tmp_i5 to i8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  %j_2 = add i6 -8, %n_assign_1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptr_cmp" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="ptr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.loopexit:0  %hash_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %hash_addr, i32 32)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_req"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="ptr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="3">
<![CDATA[
:5  %tmp_3 = zext i3 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %hash_tmp_addr = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="hash_tmp_addr"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:7  store i8 %tmp_36, i8* %hash_tmp_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="3">
<![CDATA[
:22  %tmp_12_cast9 = sext i3 %tmp_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_12_cast9"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4">
<![CDATA[
:23  %tmp_13 = zext i4 %tmp_12_cast9 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %hash_tmp_addr_3 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:25  store i8 %tmp_39, i8* %hash_tmp_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:28  %tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="5">
<![CDATA[
:29  %tmp_15 = zext i5 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %hash_tmp_addr_4 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:31  store i8 %tmp_40, i8* %hash_tmp_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:34  %tmp_16 = add i5 -12, %i_1_cast3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="5">
<![CDATA[
:35  %tmp_17 = zext i5 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %hash_tmp_addr_5 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_5"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:37  store i8 %tmp_41, i8* %hash_tmp_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="4">
<![CDATA[
:40  %tmp_18_cast8 = sext i4 %tmp_27 to i5

]]></Node>
<StgValue><ssdm name="tmp_18_cast8"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="5">
<![CDATA[
:41  %tmp_19 = zext i5 %tmp_18_cast8 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %hash_tmp_addr_6 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:43  store i8 %tmp_42, i8* %hash_tmp_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="3">
<![CDATA[
:46  %tmp_20_cast7 = sext i3 %tmp_4 to i5

]]></Node>
<StgValue><ssdm name="tmp_20_cast7"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="5">
<![CDATA[
:47  %tmp_21 = zext i5 %tmp_20_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %hash_tmp_addr_7 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_7"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:49  store i8 %tmp_43, i8* %hash_tmp_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i6 [ 0, %.loopexit ], [ %i_4, %9 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_22 = icmp eq i6 %i_2, -32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_4 = add i6 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_22, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_24 = zext i6 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hash_tmp_addr_8 = getelementptr inbounds [32 x i8]* %hash_tmp, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="hash_tmp_addr_8"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
:5  %hash_tmp_load = load i8* %hash_tmp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="hash_tmp_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="213" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="5">
<![CDATA[
:5  %hash_tmp_load = load i8* %hash_tmp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="hash_tmp_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %hash_addr, i8 %hash_tmp_load, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %hash_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="221" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %hash_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %hash_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %hash_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="224" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:0  %hash_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %hash_addr)

]]></Node>
<StgValue><ssdm name="hash_addr_wr_resp"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
