Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov 30 00:11:14 2024
| Host         : Fabrizzio-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    300         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (964)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 300 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (964)
--------------------------------------------------
 There are 964 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.471        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.471        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.924ns (25.986%)  route 2.632ns (74.014%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.913     6.454    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.550 r  slow_clk_BUFG_inst/O
                         net (fo=301, routed)         1.718     8.268    slow_clk_BUFG
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.640 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.640    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.062    15.111    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.652    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.541    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.517 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.517    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.443 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.443    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.427 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.427    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.062    15.086    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.424 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.424    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.062    15.085    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.403 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.403    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.062    15.085    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    display_inst/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.084    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.872    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.434 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.434    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    display_inst/refresh_counter_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  display_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    display_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    display_inst/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    display_inst/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    display_inst/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    display_inst/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    display_inst/refresh_counter_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  display_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    display_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.712    display_inst/refresh_counter_reg_n_0_[16]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  display_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    display_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    display_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    display_inst/refresh_counter_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  display_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    display_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    display_inst/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    display_inst/refresh_counter_reg_n_0_[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  display_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    display_inst/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    display_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    display_inst/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  display_inst/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    display_inst/refresh_counter_reg[0]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    display_inst/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  display_inst/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    display_inst/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y34   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           971 Endpoints
Min Delay           971 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.204ns  (logic 3.315ns (21.804%)  route 11.889ns (78.196%))
  Logic Levels:           15  (CARRY4=6 FDCE=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.440 f  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           1.201    11.640    arm_inst/dp/aluresreg/alu/sum[27]
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.307    11.947 f  arm_inst/dp/aluresreg/q[27]_i_1__1/O
                         net (fo=3, routed)           0.820    12.767    arm_inst/dp/aluresreg/ALUResultE[27]
    SLICE_X57Y33         LUT4 (Prop_lut4_I1_O)        0.124    12.891 f  arm_inst/dp/aluresreg/q[2]_i_8/O
                         net (fo=1, routed)           1.055    13.946    arm_inst/dp/aluresreg/q[2]_i_8_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.070 f  arm_inst/dp/aluresreg/q[2]_i_3/O
                         net (fo=1, routed)           1.010    15.080    arm_inst/dp/aluresreg/q[2]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124    15.204 r  arm_inst/dp/aluresreg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.204    arm_inst/c/flagsreg/D[0]
    SLICE_X62Y29         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.098ns  (logic 3.417ns (26.088%)  route 9.681ns (73.912%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           1.094    11.650    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X62Y33         LUT5 (Prop_lut5_I3_O)        0.337    11.987 r  arm_inst/dp/aluresreg/q[0]_i_2/O
                         net (fo=1, routed)           0.783    12.771    arm_inst/c/flagsreg/q_reg[0]_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.327    13.098 r  arm_inst/c/flagsreg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.098    arm_inst/c/flagsreg/FlagsNextE[0]
    SLICE_X62Y31         FDCE                                         r  arm_inst/c/flagsreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.081ns  (logic 3.184ns (24.341%)  route 9.897ns (75.659%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           1.094    11.650    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.307    11.957 r  arm_inst/dp/aluresreg/q[31]_i_1__1/O
                         net (fo=4, routed)           0.999    12.957    arm_inst/c/flagsreg/ALUResultE[0]
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.124    13.081 r  arm_inst/c/flagsreg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    13.081    arm_inst/c/flagsreg/FlagsNextE[3]
    SLICE_X62Y31         FDCE                                         r  arm_inst/c/flagsreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.069ns  (logic 3.184ns (24.362%)  route 9.885ns (75.638%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           1.094    11.650    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.307    11.957 r  arm_inst/dp/aluresreg/q[31]_i_1__1/O
                         net (fo=4, routed)           0.988    12.945    arm_inst/dp/aluresreg/q_reg[1]_0[0]
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.069 r  arm_inst/dp/aluresreg/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    13.069    arm_inst/dp/pcreg/D[31]
    SLICE_X61Y34         FDCE                                         r  arm_inst/dp/pcreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.888ns  (logic 3.067ns (23.797%)  route 9.821ns (76.203%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.440 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           1.201    11.640    arm_inst/dp/aluresreg/alu/sum[27]
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.307    11.947 r  arm_inst/dp/aluresreg/q[27]_i_1__1/O
                         net (fo=3, routed)           0.817    12.764    arm_inst/dp/aluresreg/ALUResultE[27]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.888 r  arm_inst/dp/aluresreg/q[27]_i_1__2/O
                         net (fo=1, routed)           0.000    12.888    arm_inst/dp/pcreg/D[27]
    SLICE_X57Y33         FDCE                                         r  arm_inst/dp/pcreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.589ns  (logic 2.943ns (23.377%)  route 9.646ns (76.623%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.440 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[3]
                         net (fo=1, routed)           1.201    11.640    arm_inst/dp/aluresreg/alu/sum[27]
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.307    11.947 r  arm_inst/dp/aluresreg/q[27]_i_1__1/O
                         net (fo=3, routed)           0.642    12.589    arm_inst/dp/aluresreg/ALUResultE[27]
    SLICE_X57Y32         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.512ns  (logic 3.074ns (24.568%)  route 9.438ns (75.432%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.448 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.806    11.254    arm_inst/dp/aluresreg/alu/sum[25]
    SLICE_X57Y31         LUT5 (Prop_lut5_I0_O)        0.306    11.560 r  arm_inst/dp/aluresreg/q[25]_i_1__1/O
                         net (fo=3, routed)           0.828    12.388    arm_inst/dp/aluresreg/ALUResultE[25]
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.512 r  arm_inst/dp/aluresreg/q[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.512    arm_inst/dp/pcreg/D[25]
    SLICE_X57Y33         FDCE                                         r  arm_inst/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.402ns  (logic 2.985ns (24.069%)  route 9.417ns (75.931%))
  Logic Levels:           13  (CARRY4=6 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.364 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.796    11.160    arm_inst/dp/aluresreg/alu/sum[26]
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.301    11.461 r  arm_inst/dp/aluresreg/q[26]_i_1__0/O
                         net (fo=3, routed)           0.817    12.278    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X59Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.402 r  arm_inst/dp/aluresreg/q[26]_i_1__1/O
                         net (fo=1, routed)           0.000    12.402    arm_inst/dp/pcreg/D[26]
    SLICE_X59Y32         FDCE                                         r  arm_inst/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.311ns  (logic 3.060ns (24.856%)  route 9.251ns (75.144%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.891    arm_inst/dp/aluresreg/q_reg[15]_i_2_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.008 r  arm_inst/dp/aluresreg/q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.008    arm_inst/dp/aluresreg/q_reg[19]_i_2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.125 r  arm_inst/dp/aluresreg/q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.125    arm_inst/dp/aluresreg/q_reg[23]_i_2_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.242 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.557 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[3]
                         net (fo=2, routed)           1.094    11.650    arm_inst/dp/aluresreg/alu/sum[31]
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.307    11.957 r  arm_inst/dp/aluresreg/q[31]_i_1__1/O
                         net (fo=4, routed)           0.354    12.311    arm_inst/dp/aluresreg/q_reg[1]_0[0]
    SLICE_X62Y34         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsW/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.196ns  (logic 2.608ns (21.385%)  route 9.588ns (78.615%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE                         0.000     0.000 r  arm_inst/c/regsW/q_reg[1]/C
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/c/regsW/q_reg[1]/Q
                         net (fo=106, routed)         2.915     3.334    arm_inst/c/regsW/q_reg[1]_1[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.299     3.633 r  arm_inst/c/regsW/q[31]_i_12/O
                         net (fo=32, routed)          3.180     6.813    arm_inst/dp/ra2reg/q[31]_i_3__0_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.937 r  arm_inst/dp/ra2reg/q[5]_i_4/O
                         net (fo=1, routed)           0.870     7.808    arm_inst/dp/immreg/q_reg[5]_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     7.960 r  arm_inst/dp/immreg/q[5]_i_2/O
                         net (fo=2, routed)           0.838     8.798    arm_inst/dp/alu/SrcBE__0[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326     9.124 r  arm_inst/dp/alu/q[7]_i_7/O
                         net (fo=1, routed)           0.000     9.124    arm_inst/dp/aluresreg/q_reg[7]_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  arm_inst/dp/aluresreg/q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    arm_inst/dp/aluresreg/q_reg[7]_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  arm_inst/dp/aluresreg/q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.774    arm_inst/dp/aluresreg/q_reg[11]_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.993 r  arm_inst/dp/aluresreg/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.817    10.810    arm_inst/dp/aluresreg/alu/sum[12]
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.295    11.105 r  arm_inst/dp/aluresreg/q[12]_i_1__1/O
                         net (fo=3, routed)           0.967    12.072    arm_inst/dp/aluresreg/ALUResultE[12]
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.124    12.196 r  arm_inst/dp/aluresreg/q[12]_i_1__2/O
                         net (fo=1, routed)           0.000    12.196    arm_inst/dp/pcreg/D[12]
    SLICE_X59Y29         FDCE                                         r  arm_inst/dp/pcreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/instrreg/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/condregE/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  arm_inst/dp/instrreg/q_reg[31]/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/instrreg/q_reg[31]/Q
                         net (fo=1, routed)           0.059     0.187    arm_inst/c/condregE/q_reg[3]_0[1]
    SLICE_X62Y28         FDCE                                         r  arm_inst/c/condregE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[0]/C
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wa3ereg/q_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    arm_inst/dp/wa3mreg/D[0]
    SLICE_X54Y30         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.983%)  route 0.128ns (50.017%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[22]/C
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[22]/Q
                         net (fo=5, routed)           0.128     0.256    arm_inst/dp/rf/rf_reg_r2_0_15_18_23/DIC0
    SLICE_X64Y32         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.834%)  route 0.134ns (51.166%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[23]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[23]/Q
                         net (fo=5, routed)           0.134     0.262    arm_inst/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X64Y31         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.471%)  route 0.136ns (51.529%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[19]/C
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[19]/Q
                         net (fo=6, routed)           0.136     0.264    arm_inst/dp/rf/rf_reg_r2_0_15_18_23/DIA1
    SLICE_X64Y32         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/c/regsM/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/regsW/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  arm_inst/c/regsM/q_reg[0]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/c/regsM/q_reg[0]/Q
                         net (fo=3, routed)           0.127     0.268    arm_inst/c/regsW/D[0]
    SLICE_X63Y30         FDCE                                         r  arm_inst/c/regsW/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.640%)  route 0.141ns (52.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[21]/C
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluresreg/q_reg[21]/Q
                         net (fo=3, routed)           0.141     0.269    arm_inst/dp/aluoutreg/q_reg[31]_0[21]
    SLICE_X62Y32         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.398%)  route 0.142ns (52.602%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[29]/C
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluresreg/q_reg[29]/Q
                         net (fo=3, routed)           0.142     0.270    arm_inst/dp/aluoutreg/q_reg[31]_0[29]
    SLICE_X58Y33         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.306%)  route 0.139ns (49.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[31]/C
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[31]/Q
                         net (fo=7, routed)           0.139     0.280    arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/D
    SLICE_X64Y33         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.980%)  route 0.141ns (50.020%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[31]/C
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[31]/Q
                         net (fo=7, routed)           0.141     0.282    arm_inst/dp/rf/rf_reg_r1_0_15_30_31__0/D
    SLICE_X64Y33         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 4.485ns (53.311%)  route 3.928ns (46.689%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.061     6.658    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.800     7.582    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.732 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.067     9.800    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    13.555 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.555    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.470ns (54.557%)  route 3.723ns (45.443%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.061     6.658    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.803     7.585    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.150     7.735 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.859     9.594    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    13.334 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.334    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.224ns (53.989%)  route 3.600ns (46.011%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.884     6.481    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.605 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.858     7.463    arm_inst/dp/pcreg/sel0[1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.587 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.858     9.445    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.965 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.965    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.451ns (57.142%)  route 3.338ns (42.858%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.838     6.436    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     7.391    arm_inst/dp/pcreg/sel0[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.153     7.544 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     9.212    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    12.930 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.930    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 4.233ns (54.451%)  route 3.541ns (45.549%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.061     6.658    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.803     7.585    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.124     7.709 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.677     9.386    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.916 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.916    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 4.239ns (54.559%)  route 3.531ns (45.440%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.061     6.658    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.800     7.582    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.706 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.376    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.911 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.911    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.208ns (54.295%)  route 3.543ns (45.705%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.838     6.436    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.560 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     7.391    arm_inst/dp/pcreg/sel0[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.515 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.873     9.388    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.892 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.892    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.323ns (60.183%)  route 2.860ns (39.817%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.180     6.777    display_inst/active_digit[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.154     6.931 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.680     8.612    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713    12.325 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.325    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.331ns (60.651%)  route 2.810ns (39.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.146     6.743    display_inst/active_digit[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.893 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.557    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.282 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.282    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.083ns (58.531%)  route 2.893ns (41.469%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.620     5.141    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.180     6.777    display_inst/active_digit[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.901 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.713     8.614    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.117 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.117    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.467ns (70.353%)  route 0.618ns (29.647%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.119     1.726    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.771 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.158     1.929    arm_inst/dp/pcreg/sel0[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.974 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.315    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.551 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.551    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.386ns (66.260%)  route 0.706ns (33.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.379     1.986    display_inst/active_digit[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.031 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.358    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.558 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.558    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.461ns (69.541%)  route 0.640ns (30.459%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.153     1.760    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.159     1.964    arm_inst/dp/pcreg/sel0[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.045     2.009 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.337    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.567 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.567    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.390ns (64.395%)  route 0.769ns (35.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.411     2.018    display_inst/active_digit[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.063 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.421    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.625 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.625    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.473ns (67.362%)  route 0.714ns (32.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.379     1.986    display_inst/active_digit[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.046     2.032 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.367    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.653 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.452ns (66.227%)  route 0.740ns (33.773%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.119     1.726    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.202     1.974    arm_inst/dp/pcreg/sel0[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.045     2.019 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.438    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.658 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.658    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.437ns (65.347%)  route 0.762ns (34.653%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.154     1.761    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.202     2.008    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.053 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.459    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.664 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.664    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.460ns (66.306%)  route 0.742ns (33.694%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.411     2.018    display_inst/active_digit[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.061 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.392    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     3.669 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.669    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.515ns (68.663%)  route 0.691ns (31.337%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.154     1.761    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.202     2.008    arm_inst/dp/pcreg/sel0[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.049     2.057 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.392    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     3.672 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.672    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.536ns (67.919%)  route 0.726ns (32.081%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.153     1.760    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.159     1.964    arm_inst/dp/pcreg/sel0[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.012 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.426    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.728 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.728    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 1.441ns (28.588%)  route 3.600ns (71.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.600     5.042    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 1.441ns (28.588%)  route 3.600ns (71.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.600     5.042    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 1.441ns (28.588%)  route 3.600ns (71.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.600     5.042    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.441ns (29.395%)  route 3.462ns (70.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.462     4.903    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.441ns (29.395%)  route 3.462ns (70.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.462     4.903    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.441ns (29.395%)  route 3.462ns (70.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.462     4.903    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.903ns  (logic 1.441ns (29.395%)  route 3.462ns (70.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.462     4.903    reset_IBUF
    SLICE_X36Y39         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.441ns (30.312%)  route 3.314ns (69.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.314     4.755    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.441ns (30.312%)  route 3.314ns (69.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.314     4.755    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.441ns (30.312%)  route 3.314ns (69.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=239, routed)         3.314     4.755    reset_IBUF
    SLICE_X36Y38         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.210ns (14.581%)  route 1.227ns (85.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.227     1.437    reset_IBUF
    SLICE_X36Y34         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.210ns (14.581%)  route 1.227ns (85.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.227     1.437    reset_IBUF
    SLICE_X36Y34         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.210ns (14.581%)  route 1.227ns (85.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.227     1.437    reset_IBUF
    SLICE_X36Y34         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.210ns (14.581%)  route 1.227ns (85.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.227     1.437    reset_IBUF
    SLICE_X36Y34         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X36Y34         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.210ns (13.966%)  route 1.291ns (86.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.291     1.500    reset_IBUF
    SLICE_X36Y35         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.210ns (13.966%)  route 1.291ns (86.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.291     1.500    reset_IBUF
    SLICE_X36Y35         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.210ns (13.966%)  route 1.291ns (86.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.291     1.500    reset_IBUF
    SLICE_X36Y35         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.210ns (13.966%)  route 1.291ns (86.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.291     1.500    reset_IBUF
    SLICE_X36Y35         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.210ns (13.400%)  route 1.354ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.354     1.564    reset_IBUF
    SLICE_X36Y36         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.210ns (13.400%)  route 1.354ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=239, routed)         1.354     1.564    reset_IBUF
    SLICE_X36Y36         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  clk_div_counter_reg[11]/C





