INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Irene' on host 'desktop-sdlh1iq' (Windows NT_amd64 version 6.2) on Sat Nov 04 13:05:19 +0100 2023
INFO: [HLS 200-10] In directory 'C:/Users/Irene/Desktop/FPGAWars/prueba2/hls'
Sourcing Tcl script 'C:/Users/Irene/Desktop/FPGAWars/prueba2/hls/sensor/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Irene/Desktop/FPGAWars/prueba2/hls/sensor/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project sensor 
INFO: [HLS 200-10] Opening project 'C:/Users/Irene/Desktop/FPGAWars/prueba2/hls/sensor'.
INFO: [HLS 200-1510] Running: set_top sensor 
INFO: [HLS 200-1510] Running: add_files sensor.cpp 
INFO: [HLS 200-10] Adding design file 'sensor.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Irene/Desktop/FPGAWars/prueba2/hls/sensor/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Irene/Desktop/FPGAWars/prueba2/hls
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/Irene/Desktop/FPGAWars/prueba2/hls -rtl verilog 
INFO: [HLS 200-1510] Running: source ./sensor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sensor sensor 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/Irene/Desktop/FPGAWars/prueba2/hls 
Running Dispatch Server on port: 45481
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 400.898 ; gain = 76.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 13:05:50 2023...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.058 seconds; current allocated memory: 7.582 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 32.173 seconds; peak allocated memory: 113.438 MB.
