

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
503228a84c5acce04febe5a767a6866d  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_KUVaPR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2Enhl7"
Running: cat _ptx_2Enhl7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OZMoRm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_OZMoRm --output-file  /dev/null 2> _ptx_2Enhl7info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2Enhl7 _ptx2_OZMoRm _ptx_2Enhl7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 1797336
gpu_sim_insn = 415466464
gpu_ipc =     231.1568
gpu_tot_sim_cycle = 2019486
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =     205.7288
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 50557
gpu_stall_icnt2sh    = 607560
partiton_reqs_in_parallel = 39490835
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9719
partiton_level_parallism_total  =      19.5549
partiton_reqs_in_parallel_util = 39490835
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1796712
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9795
partiton_level_parallism_util_total  =      21.9795
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =      24.0710 GB/Sec
L2_BW_total  =      21.4231 GB/Sec
gpu_total_sim_rate=175747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9983, 12589, 12611, 12426, 12467, 12418, 12458, 10010, 9729, 12268, 12297, 12263, 12294, 12253, 12287, 9832, 9486, 11964, 11996, 11955, 11991, 11955, 11988, 9584, 9306, 11644, 11660, 11489, 11511, 11484, 11511, 9256, 9547, 11944, 11967, 11786, 11828, 11784, 11825, 9485, 9310, 11632, 11663, 11482, 11521, 11485, 11518, 9251, 9304, 11640, 11663, 11485, 11511, 11468, 11508, 9246, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 391832
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320159
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66787
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536207	W0_Idle:42251516	W0_Scoreboard:45114912	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 607 
maxdqlatency = 0 
maxmflatency = 243881 
averagemflatency = 4937 
max_icnt2mem_latency = 243557 
max_icnt2sh_latency = 2019485 
mrq_lat_table:110511 	5894 	6074 	11869 	12876 	12169 	10263 	9850 	9173 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	279496 	132625 	2087 	234 	2284 	1525 	3645 	7765 	18466 	7906 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	232402 	48130 	4364 	1073 	121237 	7171 	195 	1 	423 	2094 	1529 	3754 	8053 	18065 	7906 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104154 	147063 	87082 	8130 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	381 	69 	3 	3 	13 	6 	12 	20 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        67        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        63        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[3]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[4]:        69        70        69        70        65        66        69        70        69        70        69        70        66        65        69        70 
dram[5]:        69        70        69        70        63        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        68        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        64        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        66        64        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[10]:        69        70        69        70        64        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    252929    253006    377001    377222    256635    256501    384138    384127    377430    377334    376792    248610    248634    248632    247353    247432 
dram[1]:    253067    253385    377190    377183    375422    375342    384198    384190    377548    377494    248539    248913    248620    248616    247362    247206 
dram[2]:    253029    253380    376991    376964    374609    374630    384106    384120    377556    377419    248618    248343    248628    248627    246791    246435 
dram[3]:    253072    253046    376969    376881    256386    256693    384165    384142    377310    377428    248263    248208    248503    248539    247345    247357 
dram[4]:    253285    253526    376835    377173    256542    256699    384136    383884    377542    377553    248148    248217    248571    248556    247359    247443 
dram[5]:    252929    253005    377086    377081    256636    256483    383983    384237    377452    377398    248157    251804    248634    248633    247365    247423 
dram[6]:    253099    253422    377006    376998    375424    375251    384125    384089    377430    377400    376319    245760    248623    248620    247359    247207 
dram[7]:    251548    253395    376964    376854    375212    375319    384038    384206    377446    377268    245675    245665    248627    248629    246841    246414 
dram[8]:    253061    253088    376813    376749    256532    256576    384208    384118    377329    377370    245566    245576    248502    248526    247335    247401 
dram[9]:    253267    253372    376833    377180    256425    256563    384149    383828    377284    377301    245579    245743    248451    248550    247358    247438 
dram[10]:    258292    257662    377084    377079    256823    256448    383968    384239    377262    377270    245712    249367    248577    248566    247374    247431 
average row accesses per activate:
dram[0]: 13.688312 12.530121 11.225806  9.710280 10.565657 10.656566 11.204082 10.960396  9.926605 10.018349 10.772277  9.732142 11.312500 11.412371 12.136364 10.737373 
dram[1]: 14.397261 13.545455 11.527472 10.957447 11.633333 11.234042 11.648936 11.000000 10.121495 10.592233 11.102041 10.311320 12.032967 12.352273 12.915663 11.988889 
dram[2]: 13.866667 14.246575 11.633333 11.206522 11.722222 11.340425 12.122222 13.787500 10.084906 11.144330 12.043956 11.642105 13.130953 13.059524 12.623529 12.939759 
dram[3]: 16.476191 15.923077 11.622222 11.918605 12.011495 12.125000 13.365853 13.772152 10.504854 12.122222 12.825582 11.827957 13.204820 13.762500 12.402299 12.505882 
dram[4]: 14.452055 13.631579 10.581633  9.932693 11.797752 12.102273 12.682353 13.096386 10.466020 10.920000 11.494737 12.054945 13.835443 12.779070 14.171053 12.136364 
dram[5]: 12.523809 12.011628 10.480000  9.726415  9.933333 10.095238 11.463158 11.161616  9.500000  9.460870 10.442307 10.666667 12.540230 11.500000 10.365385 10.640000 
dram[6]: 13.525641 12.345238 12.638555 11.282609 11.084210  9.600000 11.216495 11.621053  9.790909 10.451923 11.880435 11.354167 11.967033 12.277778 12.159091 11.652174 
dram[7]: 14.746479 15.323529 13.137500 12.585366 10.303922 11.083333 12.697675 13.875000 10.288462 10.666667 13.059524 12.010870 12.032967 12.505747 12.321839 12.635294 
dram[8]: 15.115942 13.189874 11.522223 12.250000 11.397849 11.135417 13.687500 13.835443  9.880733 10.810000 13.083333 12.825582 11.913043 12.397727 12.764706 12.418605 
dram[9]: 14.732394 13.428572 10.812500  9.601851 10.989473 10.918367 13.108434 13.696202 10.725491 12.200000 12.800000 12.054945 11.836957 12.755814 12.785714 11.911111 
dram[10]: 13.175000 13.294871 10.245098 10.009615 10.616161 11.135417 12.858824 11.741936 10.247619  9.819819 11.505263 11.298969 12.375000 12.211111 11.404255 10.948454 
average row locality = 188741/16054 = 11.756634
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       493       480       484       479       486       495       538       547       522       532       540       542       526       547       508       503 
dram[1]:       491       483       489       470       487       496       535       540       523       531       539       544       535       527       512       519 
dram[2]:       480       480       487       471       495       506       531       543       509       521       547       557       543       537       513       514 
dram[3]:       478       475       486       465       485       507       536       528       522       531       554       551       536       541       519       503 
dram[4]:       495       476       477       473       490       505       518       527       518       532       543       548       533       539       516       507 
dram[5]:       492       473       488       471       483       500       529       545       523       528       538       540       531       544       517       503 
dram[6]:       495       477       489       478       493       496       528       544       517       527       545       542       529       545       509       511 
dram[7]:       487       482       491       472       491       504       532       550       510       528       549       557       535       528       511       513 
dram[8]:       483       482       477       469       500       509       535       533       517       521       551       555       536       531       524       507 
dram[9]:       486       474       478       477       484       510       528       522       534       538       540       549       529       537       513       511 
dram[10]:       494       477       485       481       491       509       533       532       516       530       545       548       529       539       511       502 
total reads: 90423
bank skew: 557/465 = 1.20
chip skew: 8240/8197 = 1.01
average mf latency per bank:
dram[0]:      11194     11252     14525     14931     15709     15279     12100     12293      6532      6329      9004      8984     13735     13656     11956     11791
dram[1]:      11749     11970     14535     14723     15783     15430     12412     12497      6583      6428      9158      9103     13748     14062     12012     11729
dram[2]:      11721     11856     14496     14789     15397     15362     12575     12526      6468      6052      9151      9015     13991     14172     11998     11797
dram[3]:      12042     11757     14371     14781     15675     15057     12294     12326      6471      6197      9053      9070     13946     14109     12015     11785
dram[4]:      11809     11897     13922     13987     16196     15939     12206     12045      6500      6227      8833      8453     14048     13941     11689     11537
dram[5]:      12146     12599     13626     13921     16415     16025     11755     11794      6683      6539      8284      8287     13972     13901     11019     10940
dram[6]:      12205     12106     14012     14198     16313     16110     12066     12131      6834      6594      9474      9813     13932     14091     11483     11319
dram[7]:      11892     12230     14057     14370     16379     16342     12779     12891      6625      6163      9802      9749     14348     14581     11564     11381
dram[8]:      12077     11933     14325     14623     16018     15734     12787     12654      6235      5946      9787      9707     14372     14616     11499     11436
dram[9]:      12061     11764     13950     14076     16007     15169     12051     11953      6296      6049      9931      9854     14395     14367     12095     11969
dram[10]:      11179     11449     13798     13894     15866     15711     11822     11991      6405      6188      9942      9846     14134     13765     11832     11613
maximum mf latency per bank:
dram[0]:     124036    123967    124813    124680    124507    124477    123758    123719    123046    122891    124026    124031    123724    123740    243814    243834
dram[1]:     124067    123989    124957    124673    124572    124565    123748    123755    122986    123019    124025    124037    123852    123996    243800    243829
dram[2]:     124026    123974    124807    124757    124584    124552    123755    123764    123015    122995    124027    124034    123896    124043    243808    243831
dram[3]:     124022    124047    124732    124801    124488    124508    123760    123737    123069    123072    124035    124037    123847    123970    243807    243881
dram[4]:     124001    124021    124706    124666    124603    124534    123744    123755    123051    123004    124032    124036    123751    123805    243809    123723
dram[5]:     124162    124007    124578    124672    124514    124544    123562    123729    123015    122923    124029    124026    123735    123756    123664    123679
dram[6]:     124143    124014    124961    124672    124455    124506    123731    123756    123043    123003    124038    124054    123845    123914    123704    123720
dram[7]:     124008    124088    124748    124759    124586    124586    123783    124042    122982    123015    124032    124035    123847    123943    123669    123710
dram[8]:     124140    124144    124786    124880    124533    124501    123813    123828    123011    123071    124027    124065    123893    123996    123684    123713
dram[9]:     124081    124091    124774    124764    124634    124582    123724    123734    123050    122978    124038    124040    123712    123828    243764    243774
dram[10]:     124055    124047    124685    124743    124565    124551    123741    123799    123024    122964    124041    124044    123755    123779    243797    243810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279257 n_act=1569 n_pre=1553 n_req=17159 n_rd=35748 n_write=19261 bw_util=0.03297
n_activity=192496 dram_eff=0.5715
bk0: 2244a 3317379i bk1: 2240a 3315660i bk2: 2240a 3315935i bk3: 2240a 3315019i bk4: 2240a 3315668i bk5: 2240a 3313878i bk6: 2240a 3314949i bk7: 2240a 3314198i bk8: 2240a 3315452i bk9: 2240a 3313709i bk10: 2192a 3315222i bk11: 2192a 3314312i bk12: 2240a 3315449i bk13: 2240a 3314272i bk14: 2240a 3316560i bk15: 2240a 3314883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279517 n_act=1479 n_pre=1463 n_req=17159 n_rd=35752 n_write=19177 bw_util=0.03292
n_activity=191521 dram_eff=0.5736
bk0: 2240a 3317238i bk1: 2240a 3315462i bk2: 2240a 3316734i bk3: 2240a 3315831i bk4: 2240a 3316187i bk5: 2240a 3315280i bk6: 2240a 3315793i bk7: 2240a 3315038i bk8: 2240a 3314946i bk9: 2240a 3314380i bk10: 2196a 3316021i bk11: 2196a 3314771i bk12: 2240a 3315310i bk13: 2240a 3314193i bk14: 2240a 3316151i bk15: 2240a 3314684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279582 n_act=1409 n_pre=1393 n_req=17172 n_rd=35752 n_write=19252 bw_util=0.03296
n_activity=190976 dram_eff=0.576
bk0: 2240a 3317655i bk1: 2240a 3315925i bk2: 2240a 3316674i bk3: 2240a 3315730i bk4: 2240a 3315698i bk5: 2240a 3315233i bk6: 2240a 3315945i bk7: 2240a 3315628i bk8: 2240a 3316359i bk9: 2240a 3314881i bk10: 2196a 3315729i bk11: 2196a 3314634i bk12: 2240a 3315158i bk13: 2240a 3313875i bk14: 2240a 3316088i bk15: 2240a 3315650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279720 n_act=1347 n_pre=1331 n_req=17155 n_rd=35752 n_write=19238 bw_util=0.03295
n_activity=191675 dram_eff=0.5738
bk0: 2240a 3317957i bk1: 2240a 3316745i bk2: 2240a 3316743i bk3: 2240a 3316560i bk4: 2240a 3316866i bk5: 2240a 3315484i bk6: 2240a 3315862i bk7: 2240a 3315623i bk8: 2240a 3315233i bk9: 2240a 3314326i bk10: 2196a 3315646i bk11: 2196a 3315017i bk12: 2240a 3315124i bk13: 2240a 3314080i bk14: 2240a 3316925i bk15: 2240a 3315532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343991
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279625 n_act=1414 n_pre=1398 n_req=17137 n_rd=35760 n_write=19191 bw_util=0.03293
n_activity=191233 dram_eff=0.5747
bk0: 2240a 3316326i bk1: 2240a 3315374i bk2: 2240a 3316503i bk3: 2240a 3315785i bk4: 2240a 3316560i bk5: 2240a 3314721i bk6: 2240a 3316318i bk7: 2240a 3315238i bk8: 2240a 3315954i bk9: 2240a 3314997i bk10: 2196a 3315215i bk11: 2196a 3314129i bk12: 2240a 3316668i bk13: 2240a 3314500i bk14: 2244a 3316959i bk15: 2244a 3315341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279201 n_act=1602 n_pre=1586 n_req=17143 n_rd=35752 n_write=19247 bw_util=0.03296
n_activity=192868 dram_eff=0.5703
bk0: 2240a 3316556i bk1: 2240a 3316331i bk2: 2240a 3316892i bk3: 2240a 3316145i bk4: 2240a 3315196i bk5: 2240a 3314008i bk6: 2240a 3315779i bk7: 2240a 3314698i bk8: 2240a 3315288i bk9: 2240a 3313719i bk10: 2192a 3316021i bk11: 2192a 3315423i bk12: 2240a 3315830i bk13: 2240a 3313578i bk14: 2244a 3316102i bk15: 2244a 3315089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345919
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279452 n_act=1497 n_pre=1481 n_req=17163 n_rd=35752 n_write=19206 bw_util=0.03293
n_activity=191132 dram_eff=0.5751
bk0: 2240a 3316868i bk1: 2240a 3316590i bk2: 2240a 3317251i bk3: 2240a 3316442i bk4: 2240a 3315288i bk5: 2240a 3313803i bk6: 2240a 3315326i bk7: 2240a 3314607i bk8: 2240a 3315434i bk9: 2240a 3314301i bk10: 2192a 3315708i bk11: 2192a 3315582i bk12: 2240a 3315219i bk13: 2240a 3314262i bk14: 2244a 3316160i bk15: 2244a 3314643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345694
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279645 n_act=1397 n_pre=1381 n_req=17178 n_rd=35752 n_write=19213 bw_util=0.03294
n_activity=191170 dram_eff=0.575
bk0: 2240a 3317971i bk1: 2240a 3316651i bk2: 2240a 3316892i bk3: 2240a 3316413i bk4: 2240a 3315550i bk5: 2240a 3315165i bk6: 2240a 3315835i bk7: 2240a 3315716i bk8: 2240a 3315096i bk9: 2240a 3313951i bk10: 2192a 3315592i bk11: 2192a 3314895i bk12: 2240a 3315650i bk13: 2240a 3314105i bk14: 2244a 3316194i bk15: 2244a 3315300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279582 n_act=1400 n_pre=1384 n_req=17168 n_rd=35752 n_write=19270 bw_util=0.03297
n_activity=192111 dram_eff=0.5728
bk0: 2240a 3317805i bk1: 2240a 3316066i bk2: 2240a 3316599i bk3: 2240a 3316391i bk4: 2240a 3316563i bk5: 2240a 3314986i bk6: 2240a 3315872i bk7: 2240a 3316133i bk8: 2240a 3315093i bk9: 2240a 3314541i bk10: 2192a 3315515i bk11: 2192a 3315132i bk12: 2240a 3315344i bk13: 2240a 3315326i bk14: 2244a 3316326i bk15: 2244a 3315343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279573 n_act=1427 n_pre=1411 n_req=17148 n_rd=35752 n_write=19225 bw_util=0.03295
n_activity=191988 dram_eff=0.5727
bk0: 2240a 3317702i bk1: 2240a 3317210i bk2: 2240a 3316754i bk3: 2240a 3316084i bk4: 2240a 3316070i bk5: 2240a 3314234i bk6: 2240a 3315669i bk7: 2240a 3315788i bk8: 2240a 3315452i bk9: 2240a 3315212i bk10: 2192a 3316851i bk11: 2192a 3314228i bk12: 2240a 3315448i bk13: 2240a 3315057i bk14: 2244a 3316643i bk15: 2244a 3315125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34805
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3337388 n_nop=3279350 n_act=1514 n_pre=1498 n_req=17159 n_rd=35748 n_write=19278 bw_util=0.03298
n_activity=192114 dram_eff=0.5728
bk0: 2240a 3316548i bk1: 2240a 3315481i bk2: 2240a 3316275i bk3: 2240a 3315010i bk4: 2240a 3315786i bk5: 2240a 3313985i bk6: 2240a 3315966i bk7: 2240a 3314504i bk8: 2240a 3315483i bk9: 2240a 3313843i bk10: 2192a 3315302i bk11: 2192a 3314830i bk12: 2240a 3315972i bk13: 2240a 3313981i bk14: 2244a 3316262i bk15: 2240a 3315259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6916, Reservation_fails = 4
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7061, Reservation_fails = 10
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6915, Reservation_fails = 1
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 6997, Reservation_fails = 4
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6854, Reservation_fails = 8
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7023, Reservation_fails = 8
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6956, Reservation_fails = 6
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 6989, Reservation_fails = 4
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 6881, Reservation_fails = 6
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 7006, Reservation_fails = 4
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6916, Reservation_fails = 5
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7053, Reservation_fails = 10
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6948, Reservation_fails = 5
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7074, Reservation_fails = 9
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6881, Reservation_fails = 8
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7011, Reservation_fails = 8
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6882, Reservation_fails = 7
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7074, Reservation_fails = 12
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6919, Reservation_fails = 10
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 6992, Reservation_fails = 4
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6929, Reservation_fails = 5
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 6961, Reservation_fails = 6
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 153238
L2_total_cache_reservation_fails = 144
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.5337
	minimum = 6
	maximum = 752
Network latency average = 13.0534
	minimum = 6
	maximum = 747
Slowest packet = 534860
Flit latency average = 13.0503
	minimum = 6
	maximum = 743
Slowest flit = 1143041
Fragmentation average = 0.00158837
	minimum = 0
	maximum = 658
Injected packet rate average = 0.00507912
	minimum = 0.00439289 (at node 2)
	maximum = 0.00582223 (at node 41)
Accepted packet rate average = 0.00507912
	minimum = 0.00439289 (at node 2)
	maximum = 0.00582223 (at node 41)
Injected flit rate average = 0.0108244
	minimum = 0.00653607 (at node 16)
	maximum = 0.0162018 (at node 37)
Accepted flit rate average= 0.0108244
	minimum = 0.0084884 (at node 34)
	maximum = 0.0129255 (at node 17)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5337 (1 samples)
	minimum = 6 (1 samples)
	maximum = 752 (1 samples)
Network latency average = 13.0534 (1 samples)
	minimum = 6 (1 samples)
	maximum = 747 (1 samples)
Flit latency average = 13.0503 (1 samples)
	minimum = 6 (1 samples)
	maximum = 743 (1 samples)
Fragmentation average = 0.00158837 (1 samples)
	minimum = 0 (1 samples)
	maximum = 658 (1 samples)
Injected packet rate average = 0.00507912 (1 samples)
	minimum = 0.00439289 (1 samples)
	maximum = 0.00582223 (1 samples)
Accepted packet rate average = 0.00507912 (1 samples)
	minimum = 0.00439289 (1 samples)
	maximum = 0.00582223 (1 samples)
Injected flit rate average = 0.0108244 (1 samples)
	minimum = 0.00653607 (1 samples)
	maximum = 0.0162018 (1 samples)
Accepted flit rate average = 0.0108244 (1 samples)
	minimum = 0.0084884 (1 samples)
	maximum = 0.0129255 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 24 sec (2364 sec)
gpgpu_simulation_rate = 175747 (inst/sec)
gpgpu_simulation_rate = 854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278774
gpu_sim_insn = 415466464
gpu_ipc =    1490.3344
gpu_tot_sim_cycle = 2520410
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =     329.6816
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 57938
gpu_stall_icnt2sh    = 856494
partiton_reqs_in_parallel = 6125647
partiton_reqs_in_parallel_total    = 39490835
partiton_level_parallism =      21.9735
partiton_level_parallism_total  =      18.0988
partiton_reqs_in_parallel_util = 6125647
partiton_reqs_in_parallel_util_total    = 39490835
gpu_sim_cycle_parition_util = 278774
gpu_tot_sim_cycle_parition_util    = 1796712
partiton_level_parallism_util =      21.9735
partiton_level_parallism_util_total  =      21.9787
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.0495 GB/Sec
L2_BW_total  =      34.3148 GB/Sec
gpu_total_sim_rate=219475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
19472, 24530, 24604, 24361, 24455, 24345, 24455, 19583, 19225, 24231, 24305, 24217, 24297, 24224, 24289, 19417, 18976, 23930, 23998, 23757, 23847, 23750, 23841, 19088, 18867, 23603, 23652, 23286, 23358, 23262, 23352, 18753, 19110, 23884, 23958, 23560, 23672, 23558, 23656, 18973, 18867, 23584, 23646, 23265, 23355, 23260, 23353, 18735, 18862, 23576, 23641, 23272, 23337, 23234, 23328, 18745, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 736821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 664810
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67125
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1063651	W0_Idle:42565758	W0_Scoreboard:47092222	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 642 
maxdqlatency = 0 
maxmflatency = 243881 
averagemflatency = 2570 
max_icnt2mem_latency = 243557 
max_icnt2sh_latency = 2520409 
mrq_lat_table:245600 	14878 	14481 	30280 	30658 	20739 	12249 	10886 	10150 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	644719 	221934 	3566 	247 	2284 	1525 	3645 	7765 	18466 	7906 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	581925 	144926 	8398 	1746 	125695 	7709 	195 	1 	423 	2094 	1529 	3754 	8053 	18065 	7906 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242428 	296650 	142136 	11656 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	109568 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	926 	76 	3 	3 	13 	6 	12 	20 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        67        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        63        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[3]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[4]:        69        70        69        70        65        66        69        70        69        70        69        70        66        65        69        70 
dram[5]:        69        70        69        70        63        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        68        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        64        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        66        64        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[10]:        69        70        69        70        64        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    252929    253006    377001    377222    256635    256501    384138    384127    377430    377334    376792    248610    248634    248632    247353    247432 
dram[1]:    253067    253385    377190    377183    375422    375342    384198    384190    377548    377494    248539    248913    248620    248616    247362    247206 
dram[2]:    253029    253380    376991    376964    374609    374630    384106    384120    377556    377419    248618    248343    248628    248627    246791    246435 
dram[3]:    253072    253046    376969    376881    256386    256693    384165    384142    377310    377428    248263    248208    248503    248539    247345    247357 
dram[4]:    253285    253526    376835    377173    256542    256699    384136    383884    377542    377553    248148    248217    248571    248556    247359    247443 
dram[5]:    252929    253005    377086    377081    256636    256483    383983    384237    377452    377398    248157    251804    248634    248633    247365    247423 
dram[6]:    253099    253422    377006    376998    375424    375251    384125    384089    377430    377400    376319    245760    248623    248620    247359    247207 
dram[7]:    251548    253395    376964    376854    375212    375319    384038    384206    377446    377268    245675    245665    248627    248629    246841    246414 
dram[8]:    253061    253088    376813    376749    256532    256576    384208    384118    377329    377370    245566    245576    248502    248526    247335    247401 
dram[9]:    253267    253372    376833    377180    256425    256563    384149    383828    377284    377301    245579    245743    248451    248550    247358    247438 
dram[10]:    258292    257662    377084    377079    256823    256448    383968    384239    377262    377270    245712    249367    248577    248566    247374    247431 
average row accesses per activate:
dram[0]:  7.094462  6.958730  6.921630  6.306590  6.332370  6.203390  6.285311  6.744745  6.085873  6.024390  6.404070  6.298295  6.188365  6.397183  6.500000  6.168508 
dram[1]:  7.420339  7.482993  7.076923  7.031949  6.709480  6.718655  6.314447  6.913313  6.119444  6.284507  6.547619  6.548673  6.511561  6.441261  6.331445  6.494220 
dram[2]:  6.743827  7.903226  7.510204  7.025559  7.044872  7.179153  6.610119  7.031348  5.728459  6.230986  6.796296  6.665672  6.725373  7.012423  6.655787  6.840979 
dram[3]:  7.396610  7.600695  7.393939  6.899371  7.003195  7.208469  6.658683  6.882716  5.875000  6.848297  6.860681  6.695783  7.037383  6.938838  6.307042  6.656716 
dram[4]:  7.070740  7.058252  7.028662  6.704268  6.917722  6.769938  6.706060  6.888545  6.000000  6.433526  6.621622  6.652695  6.756757  6.869301  6.636095  6.606509 
dram[5]:  6.858490  6.905063  6.696970  6.403509  6.230114  6.150838  6.345714  6.732733  5.994535  6.095891  6.301724  6.457726  6.600000  6.500000  6.142466  6.438040 
dram[6]:  7.637630  7.296667  7.477966  6.733945  6.486726  6.393586  6.337143  7.166134  6.072022  6.342857  6.404070  6.584570  6.420000  6.217033  6.324859  6.117486 
dram[7]:  7.067742  7.791520  8.003636  7.385906  6.701220  7.015924  6.745454  7.262136  5.959128  6.238764  6.933962  6.682635  6.581872  6.728358  6.451149  6.632048 
dram[8]:  6.990385  7.288079  7.369128  7.067524  6.769231  6.790769  6.978056  6.870769  6.153631  6.510324  7.169381  6.837921  6.824243  6.500000  6.724551  6.647761 
dram[9]:  6.908517  7.235099  7.035144  6.202247  6.781931  6.619761  6.572701  6.739394  6.060274  7.053797  6.637462  6.768293  6.622419  6.698225  6.394286  6.643917 
dram[10]:  6.711657  7.130719  6.827160  6.457478  6.280802  6.750000  6.396552  6.564706  6.136871  6.106849  6.550595  6.750000  6.296089  7.100314  6.491279  6.561765 
average row locality = 390166/58502 = 6.669276
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1057      1072      1088      1081      1071      1076      1105      1126      1077      1103      1107      1121      1114      1151      1116      1113 
dram[1]:      1069      1080      1088      1081      1074      1077      1109      1113      1083      1111      1102      1122      1133      1128      1115      1127 
dram[2]:      1065      1085      1088      1079      1078      1084      1101      1123      1074      1092      1104      1135      1133      1138      1123      1117 
dram[3]:      1062      1069      1076      1074      1072      1093      1104      1110      1089      1092      1118      1125      1139      1149      1119      1110 
dram[4]:      1079      1061      1087      1079      1066      1087      1093      1105      1082      1106      1107      1124      1130      1140      1122      1112 
dram[5]:      1061      1062      1090      1070      1073      1082      1101      1122      1074      1105      1097      1119      1124      1155      1121      1113 
dram[6]:      1072      1069      1086      1082      1079      1073      1098      1123      1072      1100      1107      1123      1127      1143      1118      1118 
dram[7]:      1071      1085      1081      1081      1078      1083      1106      1124      1067      1101      1109      1136      1131      1134      1124      1114 
dram[8]:      1061      1081      1076      1078      1080      1087      1106      1113      1083      1087      1105      1140      1132      1129      1125      1106 
dram[9]:      1070      1065      1082      1088      1057      1091      1095      1104      1092      1109      1101      1124      1125      1144      1117      1118 
dram[10]:      1068      1062      1092      1082      1072      1094      1106      1112      1077      1109      1105      1118      1134      1145      1112      1111 
total reads: 193544
bank skew: 1155/1057 = 1.09
chip skew: 17625/17569 = 1.00
average mf latency per bank:
dram[0]:       5657      5580      7107      7291      7737      7582      6206      6297      3454      3348      4679      4652      6908      6892      5954      5858
dram[1]:       5878      5914      7143      7131      7771      7658      6333      6395      3472      3380      4760      4715      6914      7037      6003      5875
dram[2]:       5818      5833      7113      7176      7629      7671      6412      6396      3391      3197      4786      4700      7081      7120      5980      5906
dram[3]:       5967      5800      7085      7150      7711      7499      6293      6252      3407      3295      4737      4721      6998      7082      6031      5860
dram[4]:       5903      5891      6778      6814      8018      7932      6183      6124      3419      3294      4605      4406      7057      7016      5856      5763
dram[5]:       6098      6205      6700      6796      8045      7955      6000      6050      3536      3436      4334      4305      7026      6982      5538      5454
dram[6]:       6113      5977      6901      6934      8050      7998      6155      6209      3597      3468      4931      5053      6985      7116      5732      5663
dram[7]:       5921      6020      6954      6978      8070      8134      6504      6613      3482      3260      5108      5060      7210      7274      5762      5712
dram[8]:       6015      5891      7005      7089      7955      7860      6527      6433      3287      3153      5118      5021      7225      7326      5797      5727
dram[9]:       5997      5808      6815      6852      7914      7579      6156      6055      3349      3218      5148      5102      7216      7199      6043      5974
dram[10]:       5623      5682      6755      6809      7845      7825      6040      6107      3374      3263      5166      5107      7061      6915      5924      5774
maximum mf latency per bank:
dram[0]:     124036    123967    124813    124680    124507    124477    123758    123719    123046    122891    124026    124031    123724    123740    243814    243834
dram[1]:     124067    123989    124957    124673    124572    124565    123748    123755    122986    123019    124025    124037    123852    123996    243800    243829
dram[2]:     124026    123974    124807    124757    124584    124552    123755    123764    123015    122995    124027    124034    123896    124043    243808    243831
dram[3]:     124022    124047    124732    124801    124488    124508    123760    123737    123069    123072    124035    124037    123847    123970    243807    243881
dram[4]:     124001    124021    124706    124666    124603    124534    123744    123755    123051    123004    124032    124036    123751    123805    243809    123723
dram[5]:     124162    124007    124578    124672    124514    124544    123562    123729    123015    122923    124029    124026    123735    123756    123664    123679
dram[6]:     124143    124014    124961    124672    124455    124506    123731    123756    123043    123003    124038    124054    123845    123914    123704    123720
dram[7]:     124008    124088    124748    124759    124586    124586    123783    124042    122982    123015    124032    124035    123847    123943    123669    123710
dram[8]:     124140    124144    124786    124880    124533    124501    123813    123828    123011    123071    124027    124065    123893    123996    123684    123713
dram[9]:     124081    124091    124774    124764    124634    124582    123724    123734    123050    122978    124038    124040    123712    123828    243764    243774
dram[10]:     124055    124047    124685    124743    124565    124551    123741    123799    123024    122964    124041    124044    123755    123779    243797    243810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3730827 n_act=5526 n_pre=5510 n_req=35451 n_rd=71492 n_write=41674 bw_util=0.05871
n_activity=441407 dram_eff=0.5128
bk0: 4484a 3812285i bk1: 4480a 3810031i bk2: 4480a 3811051i bk3: 4480a 3809290i bk4: 4480a 3810599i bk5: 4480a 3807603i bk6: 4480a 3811166i bk7: 4480a 3809882i bk8: 4480a 3810378i bk9: 4480a 3808051i bk10: 4384a 3810769i bk11: 4384a 3809176i bk12: 4480a 3809961i bk13: 4480a 3807424i bk14: 4480a 3810557i bk15: 4480a 3808152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731257 n_act=5328 n_pre=5312 n_req=35488 n_rd=71504 n_write=41628 bw_util=0.05869
n_activity=441306 dram_eff=0.5127
bk0: 4480a 3812200i bk1: 4480a 3810639i bk2: 4480a 3812248i bk3: 4480a 3810670i bk4: 4480a 3810982i bk5: 4480a 3809299i bk6: 4480a 3810979i bk7: 4480a 3810780i bk8: 4480a 3809782i bk9: 4480a 3809327i bk10: 4392a 3811425i bk11: 4392a 3810217i bk12: 4480a 3810001i bk13: 4480a 3807687i bk14: 4480a 3809663i bk15: 4480a 3808430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731468 n_act=5202 n_pre=5186 n_req=35495 n_rd=71504 n_write=41669 bw_util=0.05871
n_activity=440386 dram_eff=0.514
bk0: 4480a 3811826i bk1: 4480a 3810798i bk2: 4480a 3812201i bk3: 4480a 3809972i bk4: 4480a 3811398i bk5: 4480a 3811297i bk6: 4480a 3811754i bk7: 4480a 3811058i bk8: 4480a 3810901i bk9: 4480a 3808958i bk10: 4392a 3811822i bk11: 4392a 3809160i bk12: 4480a 3809360i bk13: 4480a 3807338i bk14: 4480a 3809733i bk15: 4480a 3809250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731480 n_act=5168 n_pre=5152 n_req=35477 n_rd=71504 n_write=41725 bw_util=0.05874
n_activity=440136 dram_eff=0.5145
bk0: 4480a 3813293i bk1: 4480a 3811150i bk2: 4480a 3813305i bk3: 4480a 3811328i bk4: 4480a 3811424i bk5: 4480a 3809876i bk6: 4480a 3811372i bk7: 4480a 3810721i bk8: 4480a 3809489i bk9: 4480a 3809755i bk10: 4392a 3810795i bk11: 4392a 3810476i bk12: 4480a 3809269i bk13: 4480a 3808154i bk14: 4480a 3810030i bk15: 4480a 3808584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.378997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731288 n_act=5275 n_pre=5259 n_req=35458 n_rd=71512 n_write=41695 bw_util=0.05873
n_activity=439517 dram_eff=0.5151
bk0: 4480a 3810947i bk1: 4480a 3809245i bk2: 4480a 3812427i bk3: 4480a 3810862i bk4: 4480a 3811752i bk5: 4480a 3808565i bk6: 4480a 3811805i bk7: 4480a 3810229i bk8: 4480a 3810488i bk9: 4480a 3809766i bk10: 4392a 3811040i bk11: 4392a 3809341i bk12: 4480a 3810590i bk13: 4480a 3807880i bk14: 4484a 3810709i bk15: 4484a 3808486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3730879 n_act=5523 n_pre=5507 n_req=35443 n_rd=71496 n_write=41624 bw_util=0.05869
n_activity=441567 dram_eff=0.5124
bk0: 4480a 3811324i bk1: 4480a 3810965i bk2: 4480a 3812443i bk3: 4480a 3811232i bk4: 4480a 3809936i bk5: 4480a 3807711i bk6: 4480a 3811668i bk7: 4480a 3810225i bk8: 4480a 3810322i bk9: 4480a 3808265i bk10: 4384a 3811336i bk11: 4384a 3810481i bk12: 4480a 3810234i bk13: 4480a 3806626i bk14: 4484a 3809572i bk15: 4484a 3808776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379406
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731183 n_act=5380 n_pre=5364 n_req=35464 n_rd=71496 n_write=41606 bw_util=0.05868
n_activity=440228 dram_eff=0.5138
bk0: 4480a 3812531i bk1: 4480a 3811427i bk2: 4480a 3812825i bk3: 4480a 3810763i bk4: 4480a 3809703i bk5: 4480a 3808104i bk6: 4480a 3811037i bk7: 4480a 3810532i bk8: 4480a 3810563i bk9: 4480a 3808964i bk10: 4384a 3811326i bk11: 4384a 3810291i bk12: 4480a 3809070i bk13: 4480a 3807087i bk14: 4484a 3810143i bk15: 4484a 3807543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731471 n_act=5184 n_pre=5168 n_req=35499 n_rd=71496 n_write=41710 bw_util=0.05873
n_activity=440801 dram_eff=0.5136
bk0: 4480a 3812660i bk1: 4480a 3811784i bk2: 4480a 3813475i bk3: 4480a 3811242i bk4: 4480a 3811588i bk5: 4480a 3811287i bk6: 4480a 3811144i bk7: 4480a 3811401i bk8: 4480a 3810053i bk9: 4480a 3808173i bk10: 4384a 3810964i bk11: 4384a 3809791i bk12: 4480a 3809860i bk13: 4480a 3807118i bk14: 4484a 3809980i bk15: 4484a 3808718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37722
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731524 n_act=5193 n_pre=5177 n_req=35463 n_rd=71496 n_write=41639 bw_util=0.05869
n_activity=441070 dram_eff=0.513
bk0: 4480a 3812741i bk1: 4480a 3810450i bk2: 4480a 3813158i bk3: 4480a 3810896i bk4: 4480a 3812371i bk5: 4480a 3809926i bk6: 4480a 3812158i bk7: 4480a 3810857i bk8: 4480a 3810067i bk9: 4480a 3809520i bk10: 4384a 3812011i bk11: 4384a 3809772i bk12: 4480a 3809524i bk13: 4480a 3809076i bk14: 4484a 3810340i bk15: 4484a 3808684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379063
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731195 n_act=5314 n_pre=5298 n_req=35456 n_rd=71496 n_write=41726 bw_util=0.05874
n_activity=439604 dram_eff=0.5151
bk0: 4480a 3812680i bk1: 4480a 3812293i bk2: 4480a 3813229i bk3: 4480a 3809951i bk4: 4480a 3811556i bk5: 4480a 3807758i bk6: 4480a 3810713i bk7: 4480a 3810380i bk8: 4480a 3810475i bk9: 4480a 3810795i bk10: 4384a 3812500i bk11: 4384a 3809968i bk12: 4480a 3809483i bk13: 4480a 3808722i bk14: 4484a 3810337i bk15: 4484a 3808371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380772
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3855029 n_nop=3731010 n_act=5410 n_pre=5394 n_req=35472 n_rd=71492 n_write=41723 bw_util=0.05874
n_activity=440033 dram_eff=0.5146
bk0: 4480a 3811392i bk1: 4480a 3809880i bk2: 4480a 3811863i bk3: 4480a 3809024i bk4: 4480a 3810379i bk5: 4480a 3808628i bk6: 4480a 3810907i bk7: 4480a 3809258i bk8: 4480a 3810085i bk9: 4480a 3808504i bk10: 4384a 3811970i bk11: 4384a 3810575i bk12: 4480a 3810054i bk13: 4480a 3808276i bk14: 4484a 3810284i bk15: 4480a 3808863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15074, Reservation_fails = 13
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15393, Reservation_fails = 18
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15110, Reservation_fails = 3
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15366, Reservation_fails = 8
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15063, Reservation_fails = 13
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15325, Reservation_fails = 14
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15169, Reservation_fails = 11
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15287, Reservation_fails = 11
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 15040, Reservation_fails = 10
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 15310, Reservation_fails = 19
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15054, Reservation_fails = 7
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15370, Reservation_fails = 16
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15155, Reservation_fails = 13
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15408, Reservation_fails = 18
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15071, Reservation_fails = 16
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15320, Reservation_fails = 15
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15146, Reservation_fails = 13
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15362, Reservation_fails = 20
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15021, Reservation_fails = 18
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15268, Reservation_fails = 15
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15129, Reservation_fails = 14
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15250, Reservation_fails = 16
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 334691
L2_total_cache_reservation_fails = 301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 323722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 238118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 96205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 298
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8191
	minimum = 6
	maximum = 450
Network latency average = 11.6453
	minimum = 6
	maximum = 380
Slowest packet = 924463
Flit latency average = 11.5968
	minimum = 6
	maximum = 380
Slowest flit = 1968457
Fragmentation average = 0.00035963
	minimum = 0
	maximum = 328
Injected packet rate average = 0.0327165
	minimum = 0.0278363 (at node 14)
	maximum = 0.0374947 (at node 29)
Accepted packet rate average = 0.0327165
	minimum = 0.0278363 (at node 14)
	maximum = 0.0374947 (at node 29)
Injected flit rate average = 0.069702
	minimum = 0.0423499 (at node 20)
	maximum = 0.10425 (at node 41)
Accepted flit rate average= 0.069702
	minimum = 0.0547184 (at node 46)
	maximum = 0.0820596 (at node 25)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1764 (2 samples)
	minimum = 6 (2 samples)
	maximum = 601 (2 samples)
Network latency average = 12.3494 (2 samples)
	minimum = 6 (2 samples)
	maximum = 563.5 (2 samples)
Flit latency average = 12.3236 (2 samples)
	minimum = 6 (2 samples)
	maximum = 561.5 (2 samples)
Fragmentation average = 0.000973998 (2 samples)
	minimum = 0 (2 samples)
	maximum = 493 (2 samples)
Injected packet rate average = 0.0188978 (2 samples)
	minimum = 0.0161146 (2 samples)
	maximum = 0.0216584 (2 samples)
Accepted packet rate average = 0.0188978 (2 samples)
	minimum = 0.0161146 (2 samples)
	maximum = 0.0216584 (2 samples)
Injected flit rate average = 0.0402632 (2 samples)
	minimum = 0.024443 (2 samples)
	maximum = 0.0602257 (2 samples)
Accepted flit rate average = 0.0402632 (2 samples)
	minimum = 0.0316034 (2 samples)
	maximum = 0.0474926 (2 samples)
Injected packet size average = 2.13058 (2 samples)
Accepted packet size average = 2.13058 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 6 sec (3786 sec)
gpgpu_simulation_rate = 219475 (inst/sec)
gpgpu_simulation_rate = 665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278421
gpu_sim_insn = 415466464
gpu_ipc =    1492.2239
gpu_tot_sim_cycle = 3020981
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     412.5810
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 64390
gpu_stall_icnt2sh    = 1096869
partiton_reqs_in_parallel = 6118810
partiton_reqs_in_parallel_total    = 45616482
partiton_level_parallism =      21.9768
partiton_level_parallism_total  =      17.1253
partiton_reqs_in_parallel_util = 6118810
partiton_reqs_in_parallel_util_total    = 45616482
gpu_sim_cycle_parition_util = 278421
gpu_tot_sim_cycle_parition_util    = 2075486
partiton_level_parallism_util =      21.9768
partiton_level_parallism_util_total  =      21.9785
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.2461 GB/Sec
L2_BW_total  =      42.9368 GB/Sec
gpu_total_sim_rate=235347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
28959, 36466, 36594, 36294, 36436, 36273, 36434, 29169, 28712, 36180, 36296, 36138, 36290, 36151, 36277, 28990, 28464, 35866, 35984, 35686, 35827, 35667, 35817, 28662, 28437, 35546, 35650, 35074, 35210, 35058, 35196, 28256, 28421, 35506, 35623, 35177, 35339, 35173, 35321, 28313, 28185, 35214, 35322, 34878, 35031, 34883, 35020, 28067, 28175, 35230, 35305, 34905, 35002, 34859, 34983, 28082, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1081470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1009452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67132
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1588191	W0_Idle:42885510	W0_Scoreboard:49066213	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 748 
maxdqlatency = 0 
maxmflatency = 243881 
averagemflatency = 1780 
max_icnt2mem_latency = 243557 
max_icnt2sh_latency = 3020980 
mrq_lat_table:390814 	22003 	21825 	46439 	43510 	27781 	14279 	11438 	10628 	557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1021204 	300678 	4359 	249 	2284 	1525 	3645 	7765 	18466 	7906 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	934351 	243123 	12042 	2364 	126424 	8100 	212 	1 	423 	2094 	1529 	3754 	8053 	18065 	7906 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	379969 	444282 	199348 	15716 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	219136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1470 	81 	3 	3 	13 	6 	12 	20 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        67        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        63        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[3]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[4]:        69        70        69        70        65        66        69        70        69        70        69        70        66        65        69        70 
dram[5]:        69        70        69        70        63        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        68        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        64        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        66        64        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[10]:        69        70        69        70        64        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    252929    253006    377001    377222    256635    256501    384138    384127    377430    377334    376792    248610    248634    248632    247353    247432 
dram[1]:    253067    253385    377190    377183    375422    375342    384198    384190    377548    377494    248539    248913    248620    248616    247362    247206 
dram[2]:    253029    253380    376991    376964    374609    374630    384106    384120    377556    377419    248618    248343    248628    248627    246791    246435 
dram[3]:    253072    253046    376969    376881    256386    256693    384165    384142    377310    377428    248263    248208    248503    248539    247345    247357 
dram[4]:    253285    253526    376835    377173    256542    256699    384136    383884    377542    377553    248148    248217    248571    248556    247359    247443 
dram[5]:    252929    253005    377086    377081    256636    256483    383983    384237    377452    377398    248157    251804    248634    248633    247365    247423 
dram[6]:    253099    253422    377006    376998    375424    375251    384125    384089    377430    377400    376319    245760    248623    248620    247359    247207 
dram[7]:    251548    253395    376964    376854    375212    375319    384038    384206    377446    377268    245675    245665    248627    248629    246841    246414 
dram[8]:    253061    253088    376813    376749    256532    256576    384208    384118    377329    377370    245566    245576    248502    248526    247335    247401 
dram[9]:    253267    253372    376833    377180    256425    256563    384149    383828    377284    377301    245579    245743    248451    248550    247358    247438 
dram[10]:    258292    257662    377084    377079    256823    256448    383968    384239    377262    377270    245712    249367    248577    248566    247374    247431 
average row accesses per activate:
dram[0]:  7.207878  7.293598  7.183007  6.711967  6.336538  6.348659  6.753507  7.006186  6.720000  6.618395  6.817996  6.650794  6.612525  6.695907  6.798387  6.551456 
dram[1]:  7.836104  8.014564  7.363229  7.348115  6.720978  6.827160  7.048017  7.474614  6.960662  7.090147  6.696177  6.718875  6.892713  6.936863  7.006237  7.191083 
dram[2]:  7.212719  8.097799  7.868735  7.550228  7.405829  7.379158  7.237069  7.641892  6.544922  6.907787  7.359823  7.046122  7.375271  7.632287  7.340564  7.740826 
dram[3]:  7.563219  7.829384  7.777778  7.472851  7.375839  7.557823  7.616253  7.651584  6.707171  7.313175  7.274510  7.044304  7.537611  7.296375  6.968944  7.272727 
dram[4]:  7.166667  7.297118  7.466063  7.200873  7.119048  6.791837  7.116773  7.202559  6.678571  6.900406  6.995798  6.917696  7.238806  7.174004  7.105042  7.084210 
dram[5]:  6.976695  7.242291  6.899581  6.795877  6.346821  6.401545  6.827586  7.056133  6.507752  6.479924  6.797546  6.937630  6.840726  6.677043  6.458891  6.683168 
dram[6]:  7.833729  7.783019  7.657342  7.245077  6.693548  6.644000  7.073529  7.644944  6.844898  7.018672  6.827516  6.769231  6.888664  6.782609  6.921971  6.596869 
dram[7]:  7.603687  8.087805  8.156327  7.781690  6.997881  7.100213  7.496659  7.939252  6.762097  6.958848  7.261438  7.056723  7.170886  7.207188  7.263948  7.406593 
dram[8]:  7.249448  7.581236  8.007299  7.657407  6.935146  7.234783  7.878505  7.630630  6.940083  7.084033  7.571754  7.264069  7.373102  6.910931  7.327549  7.317391 
dram[9]:  7.142857  7.443439  7.395505  6.739307  7.203948  6.995807  7.240860  7.268817  6.796781  7.407407  7.082979  7.082452  7.000000  6.971428  6.942268  7.220557 
dram[10]:  6.860417  7.192140  7.055675  6.780287  6.379110  6.575937  6.825911  6.958848  6.637624  6.579457  7.093817  7.167024  6.712598  7.292994  6.794769  6.895706 
average row locality = 589274/82988 = 7.100713
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1613      1624      1617      1629      1615      1634      1690      1718      1680      1702      1690      1708      1699      1755      1692      1694 
dram[1]:      1619      1622      1604      1634      1620      1638      1696      1706      1682      1702      1681      1699      1725      1726      1690      1707 
dram[2]:      1609      1632      1617      1627      1623      1648      1678      1713      1671      1691      1687      1714      1720      1724      1704      1695 
dram[3]:      1610      1624      1610      1623      1617      1653      1694      1702      1687      1706      1692      1692      1727      1742      1686      1680 
dram[4]:      1631      1611      1620      1618      1609      1648      1672      1698      1686      1715      1683      1715      1715      1742      1701      1684 
dram[5]:      1613      1608      1618      1616      1614      1636      1686      1714      1678      1709      1680      1693      1713      1752      1697      1694 
dram[6]:      1618      1620      1605      1631      1640      1642      1687      1722      1674      1703      1681      1700      1723      1752      1690      1690 
dram[7]:      1620      1636      1607      1635      1623      1650      1686      1718      1674      1702      1689      1715      1719      1729      1704      1689 
dram[8]:      1604      1633      1611      1628      1635      1648      1692      1708      1679      1692      1680      1712      1719      1734      1697      1685 
dram[9]:      1620      1610      1611      1629      1605      1657      1687      1700      1698      1720      1685      1706      1722      1736      1686      1691 
dram[10]:      1613      1614      1615      1622      1618      1654      1692      1702      1672      1715      1683      1703      1730      1755      1696      1692 
total reads: 294348
bank skew: 1755/1604 = 1.09
chip skew: 26796/26721 = 1.00
average mf latency per bank:
dram[0]:       3898      3861      4917      5009      5302      5184      4250      4315      2415      2359      3242      3228      4719      4710      4099      4030
dram[1]:       4059      4099      4961      4895      5324      5231      4333      4371      2432      2388      3297      3280      4727      4799      4133      4051
dram[2]:       4023      4042      4921      4934      5235      5238      4394      4381      2379      2255      3311      3274      4844      4876      4114      4067
dram[3]:       4115      4002      4886      4909      5283      5136      4300      4276      2393      2311      3293      3294      4790      4849      4164      4044
dram[4]:       4077      4065      4689      4703      5487      5418      4234      4187      2393      2317      3199      3064      4828      4786      4035      3977
dram[5]:       4196      4279      4646      4676      5513      5442      4112      4150      2467      2415      3009      3009      4798      4782      3826      3764
dram[6]:       4220      4125      4791      4772      5488      5440      4208      4246      2509      2434      3417      3504      4763      4845      3957      3916
dram[7]:       4088      4162      4815      4794      5529      5540      4454      4521      2429      2300      3529      3513      4926      4962      3972      3943
dram[8]:       4153      4073      4830      4870      5435      5370      4461      4394      2313      2222      3539      3497      4937      4979      4005      3944
dram[9]:       4139      4017      4718      4732      5402      5178      4202      4139      2351      2266      3548      3533      4913      4924      4169      4121
dram[10]:       3895      3925      4692      4699      5370      5353      4140      4184      2369      2300      3567      3529      4818      4712      4069      3974
maximum mf latency per bank:
dram[0]:     124036    123967    124813    124680    124507    124477    123758    123719    123046    122891    124026    124031    123724    123740    243814    243834
dram[1]:     124067    123989    124957    124673    124572    124565    123748    123755    122986    123019    124025    124037    123852    123996    243800    243829
dram[2]:     124026    123974    124807    124757    124584    124552    123755    123764    123015    122995    124027    124034    123896    124043    243808    243831
dram[3]:     124022    124047    124732    124801    124488    124508    123760    123737    123069    123072    124035    124037    123847    123970    243807    243881
dram[4]:     124001    124021    124706    124666    124603    124534    123744    123755    123051    123004    124032    124036    123751    123805    243809    123723
dram[5]:     124162    124007    124578    124672    124514    124544    123562    123729    123015    122923    124029    124026    123735    123756    123664    123679
dram[6]:     124143    124014    124961    124672    124455    124506    123731    123756    123043    123003    124038    124054    123845    123914    123704    123720
dram[7]:     124008    124088    124748    124759    124586    124586    123783    124042    122982    123015    124032    124035    123847    123943    123669    123710
dram[8]:     124140    124144    124786    124880    124533    124501    123813    123828    123011    123071    124027    124065    123893    123996    123684    123713
dram[9]:     124081    124091    124774    124764    124634    124582    123724    123734    123050    122978    124038    124040    123712    123828    243764    243774
dram[10]:     124055    124047    124685    124743    124565    124551    123741    123799    123024    122964    124041    124044    123755    123779    243797    243810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4185423 n_act=7928 n_pre=7912 n_req=53569 n_rd=107236 n_write=63516 bw_util=0.07811
n_activity=677463 dram_eff=0.5041
bk0: 6724a 4309338i bk1: 6720a 4306603i bk2: 6720a 4308183i bk3: 6720a 4305665i bk4: 6720a 4307439i bk5: 6720a 4303619i bk6: 6720a 4307161i bk7: 6720a 4304950i bk8: 6720a 4306214i bk9: 6720a 4302838i bk10: 6576a 4306356i bk11: 6576a 4303616i bk12: 6720a 4306185i bk13: 6720a 4302249i bk14: 6720a 4307469i bk15: 6720a 4304341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186316 n_act=7531 n_pre=7515 n_req=53565 n_rd=107256 n_write=63397 bw_util=0.07807
n_activity=675185 dram_eff=0.5055
bk0: 6720a 4310090i bk1: 6720a 4307914i bk2: 6720a 4309559i bk3: 6720a 4307334i bk4: 6720a 4307867i bk5: 6720a 4305036i bk6: 6720a 4307335i bk7: 6720a 4306584i bk8: 6720a 4305613i bk9: 6720a 4304582i bk10: 6588a 4306861i bk11: 6588a 4304562i bk12: 6720a 4305924i bk13: 6720a 4303576i bk14: 6720a 4306980i bk15: 6720a 4305118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186825 n_act=7261 n_pre=7245 n_req=53567 n_rd=107256 n_write=63428 bw_util=0.07808
n_activity=674694 dram_eff=0.506
bk0: 6720a 4309621i bk1: 6720a 4307468i bk2: 6720a 4310325i bk3: 6720a 4306389i bk4: 6720a 4309257i bk5: 6720a 4307196i bk6: 6720a 4307850i bk7: 6720a 4306608i bk8: 6720a 4306716i bk9: 6720a 4304751i bk10: 6588a 4308085i bk11: 6588a 4305382i bk12: 6720a 4306191i bk13: 6720a 4303370i bk14: 6720a 4307094i bk15: 6720a 4305969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186768 n_act=7259 n_pre=7243 n_req=53559 n_rd=107256 n_write=63489 bw_util=0.07811
n_activity=675188 dram_eff=0.5058
bk0: 6720a 4311006i bk1: 6720a 4308527i bk2: 6720a 4311095i bk3: 6720a 4307808i bk4: 6720a 4308903i bk5: 6720a 4306486i bk6: 6720a 4307742i bk7: 6720a 4306257i bk8: 6720a 4305131i bk9: 6720a 4304278i bk10: 6588a 4306892i bk11: 6588a 4306287i bk12: 6720a 4305741i bk13: 6720a 4303883i bk14: 6720a 4307709i bk15: 6720a 4304847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389126
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186126 n_act=7560 n_pre=7544 n_req=53564 n_rd=107264 n_write=63521 bw_util=0.07813
n_activity=674300 dram_eff=0.5066
bk0: 6720a 4308126i bk1: 6720a 4306125i bk2: 6720a 4309877i bk3: 6720a 4307449i bk4: 6720a 4309067i bk5: 6720a 4304149i bk6: 6720a 4308712i bk7: 6720a 4305604i bk8: 6720a 4306283i bk9: 6720a 4304074i bk10: 6588a 4307266i bk11: 6588a 4304800i bk12: 6720a 4307800i bk13: 6720a 4303939i bk14: 6724a 4307412i bk15: 6724a 4304943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4185473 n_act=7947 n_pre=7931 n_req=53531 n_rd=107240 n_write=63424 bw_util=0.07807
n_activity=678119 dram_eff=0.5033
bk0: 6720a 4308304i bk1: 6720a 4307741i bk2: 6720a 4309201i bk3: 6720a 4307752i bk4: 6720a 4306705i bk5: 6720a 4304085i bk6: 6720a 4307836i bk7: 6720a 4305340i bk8: 6720a 4305524i bk9: 6720a 4302583i bk10: 6576a 4306779i bk11: 6576a 4305183i bk12: 6720a 4306103i bk13: 6720a 4302151i bk14: 6724a 4306906i bk15: 6724a 4304459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390734
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186114 n_act=7599 n_pre=7583 n_req=53588 n_rd=107240 n_write=63479 bw_util=0.0781
n_activity=675007 dram_eff=0.5058
bk0: 6720a 4310803i bk1: 6720a 4308830i bk2: 6720a 4309559i bk3: 6720a 4307570i bk4: 6720a 4305945i bk5: 6720a 4303764i bk6: 6720a 4307213i bk7: 6720a 4305930i bk8: 6720a 4306150i bk9: 6720a 4304397i bk10: 6576a 4306861i bk11: 6576a 4305371i bk12: 6720a 4305202i bk13: 6720a 4302615i bk14: 6724a 4308367i bk15: 6724a 4303280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186669 n_act=7276 n_pre=7260 n_req=53606 n_rd=107240 n_write=63570 bw_util=0.07814
n_activity=674906 dram_eff=0.5062
bk0: 6720a 4310906i bk1: 6720a 4308506i bk2: 6720a 4311567i bk3: 6720a 4308233i bk4: 6720a 4308295i bk5: 6720a 4307055i bk6: 6720a 4307939i bk7: 6720a 4306939i bk8: 6720a 4305832i bk9: 6720a 4303541i bk10: 6576a 4306983i bk11: 6576a 4305692i bk12: 6720a 4307057i bk13: 6720a 4303151i bk14: 6724a 4306855i bk15: 6724a 4305271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387457
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186824 n_act=7280 n_pre=7264 n_req=53567 n_rd=107240 n_write=63407 bw_util=0.07806
n_activity=675135 dram_eff=0.5055
bk0: 6720a 4309430i bk1: 6720a 4307216i bk2: 6720a 4311028i bk3: 6720a 4307502i bk4: 6720a 4309144i bk5: 6720a 4305711i bk6: 6720a 4308469i bk7: 6720a 4306494i bk8: 6720a 4306445i bk9: 6720a 4304071i bk10: 6576a 4308197i bk11: 6576a 4306026i bk12: 6720a 4306475i bk13: 6720a 4304369i bk14: 6724a 4307671i bk15: 6724a 4305157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4186155 n_act=7530 n_pre=7514 n_req=53573 n_rd=107240 n_write=63576 bw_util=0.07814
n_activity=675239 dram_eff=0.5059
bk0: 6720a 4309991i bk1: 6720a 4309395i bk2: 6720a 4310583i bk3: 6720a 4307387i bk4: 6720a 4309217i bk5: 6720a 4303493i bk6: 6720a 4307113i bk7: 6720a 4305946i bk8: 6720a 4305808i bk9: 6720a 4306027i bk10: 6576a 4308624i bk11: 6576a 4304895i bk12: 6720a 4305541i bk13: 6720a 4304307i bk14: 6724a 4307776i bk15: 6724a 4304929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391967
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4372015 n_nop=4185588 n_act=7818 n_pre=7802 n_req=53585 n_rd=107236 n_write=63571 bw_util=0.07814
n_activity=676477 dram_eff=0.505
bk0: 6720a 4309158i bk1: 6720a 4306221i bk2: 6720a 4309124i bk3: 6720a 4305377i bk4: 6720a 4307129i bk5: 6720a 4304274i bk6: 6720a 4306777i bk7: 6720a 4303998i bk8: 6720a 4305812i bk9: 6720a 4303690i bk10: 6576a 4307878i bk11: 6576a 4305540i bk12: 6720a 4305828i bk13: 6720a 4303939i bk14: 6724a 4307131i bk15: 6720a 4304690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39226

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23038, Reservation_fails = 19
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23578, Reservation_fails = 24
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23130, Reservation_fails = 6
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23473, Reservation_fails = 12
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23065, Reservation_fails = 14
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23360, Reservation_fails = 18
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23184, Reservation_fails = 16
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23393, Reservation_fails = 15
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 23037, Reservation_fails = 13
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 23445, Reservation_fails = 27
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23035, Reservation_fails = 14
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23462, Reservation_fails = 21
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23105, Reservation_fails = 18
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23495, Reservation_fails = 22
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23036, Reservation_fails = 19
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23438, Reservation_fails = 18
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23159, Reservation_fails = 19
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23478, Reservation_fails = 20
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23067, Reservation_fails = 20
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23397, Reservation_fails = 19
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23118, Reservation_fails = 23
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23379, Reservation_fails = 22
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 511872
L2_total_cache_reservation_fails = 399
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 363808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 147696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 395
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9778
	minimum = 6
	maximum = 522
Network latency average = 11.8124
	minimum = 6
	maximum = 353
Slowest packet = 1835078
Flit latency average = 11.8125
	minimum = 6
	maximum = 353
Slowest flit = 3910402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.032758
	minimum = 0.0279649 (at node 1)
	maximum = 0.0375512 (at node 31)
Accepted packet rate average = 0.032758
	minimum = 0.0279649 (at node 1)
	maximum = 0.0375512 (at node 31)
Injected flit rate average = 0.0697904
	minimum = 0.0418864 (at node 1)
	maximum = 0.104405 (at node 31)
Accepted flit rate average= 0.0697904
	minimum = 0.0547949 (at node 36)
	maximum = 0.0821636 (at node 9)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7769 (3 samples)
	minimum = 6 (3 samples)
	maximum = 574.667 (3 samples)
Network latency average = 12.1704 (3 samples)
	minimum = 6 (3 samples)
	maximum = 493.333 (3 samples)
Flit latency average = 12.1532 (3 samples)
	minimum = 6 (3 samples)
	maximum = 492 (3 samples)
Fragmentation average = 0.000649332 (3 samples)
	minimum = 0 (3 samples)
	maximum = 328.667 (3 samples)
Injected packet rate average = 0.0235179 (3 samples)
	minimum = 0.0200647 (3 samples)
	maximum = 0.026956 (3 samples)
Accepted packet rate average = 0.0235179 (3 samples)
	minimum = 0.0200647 (3 samples)
	maximum = 0.026956 (3 samples)
Injected flit rate average = 0.0501056 (3 samples)
	minimum = 0.0302574 (3 samples)
	maximum = 0.0749522 (3 samples)
Accepted flit rate average = 0.0501056 (3 samples)
	minimum = 0.0393339 (3 samples)
	maximum = 0.0590496 (3 samples)
Injected packet size average = 2.13053 (3 samples)
Accepted packet size average = 2.13053 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 16 sec (5296 sec)
gpgpu_simulation_rate = 235347 (inst/sec)
gpgpu_simulation_rate = 570 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278766
gpu_sim_insn = 415466464
gpu_ipc =    1490.3771
gpu_tot_sim_cycle = 3521897
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     471.8667
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 71361
gpu_stall_icnt2sh    = 1360827
partiton_reqs_in_parallel = 6125881
partiton_reqs_in_parallel_total    = 51735292
partiton_level_parallism =      21.9750
partiton_level_parallism_total  =      16.4290
partiton_reqs_in_parallel_util = 6125881
partiton_reqs_in_parallel_util_total    = 51735292
gpu_sim_cycle_parition_util = 278766
gpu_tot_sim_cycle_parition_util    = 2353907
partiton_level_parallism_util =      21.9750
partiton_level_parallism_util_total  =      21.9781
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.0540 GB/Sec
L2_BW_total  =      49.1028 GB/Sec
gpu_total_sim_rate=239669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
38440, 48414, 48575, 48220, 48423, 48199, 48421, 38743, 38208, 48140, 48300, 48084, 48291, 48108, 48276, 38580, 37953, 47807, 47982, 47478, 47676, 47452, 47657, 38155, 38007, 47519, 47646, 46869, 47063, 46856, 47042, 37762, 37733, 47135, 47294, 46777, 47009, 46779, 46983, 37632, 37492, 46842, 46983, 46488, 46693, 46491, 46684, 37375, 37742, 47185, 47298, 46706, 46843, 46653, 46823, 37587, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1426231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1354213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67132
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2109843	W0_Idle:43197336	W0_Scoreboard:51053929	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 748 
maxdqlatency = 0 
maxmflatency = 243881 
averagemflatency = 1386 
max_icnt2mem_latency = 243557 
max_icnt2sh_latency = 3521896 
mrq_lat_table:525589 	31082 	30378 	64731 	61555 	36803 	16336 	12190 	11391 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1386871 	389909 	5485 	249 	2284 	1525 	3645 	7765 	18466 	7906 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	1287439 	340932 	15488 	2819 	127290 	8454 	213 	1 	423 	2094 	1529 	3754 	8053 	18065 	7906 	47 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	516427 	594849 	255108 	19369 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	328704 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2017 	86 	3 	3 	13 	6 	12 	20 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        66        67        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        63        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[3]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[4]:        69        70        69        70        65        66        69        70        69        70        69        70        66        65        69        70 
dram[5]:        69        70        69        70        63        66        69        70        69        70        69        70        67        69        69        70 
dram[6]:        69        70        69        70        68        64        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        64        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        66        64        69        70        69        70        69        70        65        66        69        70 
dram[9]:        69        70        69        70        67        63        69        70        69        70        69        70        64        66        69        70 
dram[10]:        69        70        69        70        64        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    252929    253006    377001    377222    256635    256501    384138    384127    377430    377334    376792    248610    248634    248632    247353    247432 
dram[1]:    253067    253385    377190    377183    375422    375342    384198    384190    377548    377494    248539    248913    248620    248616    247362    247206 
dram[2]:    253029    253380    376991    376964    374609    374630    384106    384120    377556    377419    248618    248343    248628    248627    246791    246435 
dram[3]:    253072    253046    376969    376881    256386    256693    384165    384142    377310    377428    248263    248208    248503    248539    247345    247357 
dram[4]:    253285    253526    376835    377173    256542    256699    384136    383884    377542    377553    248148    248217    248571    248556    247359    247443 
dram[5]:    252929    253005    377086    377081    256636    256483    383983    384237    377452    377398    248157    251804    248634    248633    247365    247423 
dram[6]:    253099    253422    377006    376998    375424    375251    384125    384089    377430    377400    376319    245760    248623    248620    247359    247207 
dram[7]:    251548    253395    376964    376854    375212    375319    384038    384206    377446    377268    245675    245665    248627    248629    246841    246414 
dram[8]:    253061    253088    376813    376749    256532    256576    384208    384118    377329    377370    245566    245576    248502    248526    247335    247401 
dram[9]:    253267    253372    376833    377180    256425    256563    384149    383828    377284    377301    245579    245743    248451    248550    247358    247438 
dram[10]:    258292    257662    377084    377079    256823    256448    383968    384239    377262    377270    245712    249367    248577    248566    247374    247431 
average row accesses per activate:
dram[0]:  6.397122  6.595273  6.321023  6.144231  5.775033  5.875989  6.281119  6.409605  6.091405  6.043011  6.217087  6.008086  6.153324  6.030066  6.091153  5.893920 
dram[1]:  6.926905  7.103339  6.627422  6.520408  6.075137  6.261539  6.539244  6.728763  6.320621  6.306293  5.974463  6.081744  6.363129  6.187838  6.153117  6.279230 
dram[2]:  6.596726  7.121019  6.795732  6.828746  6.795107  6.684053  6.596466  6.885671  5.974633  6.311360  6.402017  6.346099  6.539455  6.569584  6.405063  6.572046 
dram[3]:  6.982677  7.034700  6.820552  6.733434  6.589630  6.740240  6.602941  6.710253  6.226389  6.581872  6.392241  6.294781  6.730089  6.570816  6.109017  6.437058 
dram[4]:  6.541850  6.469477  6.512445  6.622222  6.454942  6.303797  6.307909  6.395745  6.060893  6.177839  6.314367  6.262570  6.677419  6.480282  6.356643  6.252747 
dram[5]:  6.217087  6.612184  6.222689  6.188889  5.762953  5.925729  6.288920  6.450142  6.005376  5.903014  6.179666  6.137931  6.267218  5.944516  5.900000  6.067909 
dram[6]:  7.044304  6.978125  6.815951  6.518950  6.154483  6.177931  6.510145  6.727407  6.255260  6.392603  6.031292  6.080491  6.252400  5.974060  6.070856  5.909209 
dram[7]:  7.011024  7.217391  6.929797  6.823171  6.404899  6.569546  6.826484  7.029503  6.263675  6.308123  6.319602  6.304655  6.368347  6.320000  6.348675  6.387640 
dram[8]:  6.712121  6.743590  6.896124  6.825954  6.358060  6.500000  6.972050  6.888720  6.393723  6.450502  6.650150  6.473227  6.442716  6.371349  6.495714  6.481482 
dram[9]:  6.502924  6.520528  6.583086  6.275910  6.420520  6.394587  6.453890  6.393768  6.282517  6.621701  6.299291  6.388571  6.323611  6.268126  6.233838  6.246913 
dram[10]:  6.256338  6.423410  6.202514  6.194445  5.881110  5.986667  6.180690  6.273611  6.013477  6.137415  6.489019  6.466667  6.233606  6.463585  6.151556  6.200000 
average row locality = 790766/123788 = 6.388067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2205      2225      2210      2233      2201      2214      2251      2298      2225      2256      2247      2266      2295      2373      2304      2316 
dram[1]:      2214      2228      2207      2233      2207      2237      2259      2275      2235      2269      2249      2268      2316      2339      2301      2325 
dram[2]:      2193      2232      2218      2226      2204      2245      2239      2277      2235      2260      2247      2278      2318      2339      2314      2321 
dram[3]:      2194      2220      2207      2231      2208      2249      2250      2276      2243      2262      2253      2267      2323      2353      2299      2311 
dram[4]:      2215      2211      2208      2230      2201      2242      2226      2269      2239      2276      2243      2288      2314      2361      2304      2311 
dram[5]:      2199      2210      2203      2216      2209      2228      2244      2288      2228      2264      2245      2258      2310      2367      2302      2316 
dram[6]:      2212      2226      2204      2232      2222      2239      2252      2301      2220      2254      2241      2265      2318      2366      2300      2315 
dram[7]:      2212      2242      2202      2236      2205      2247      2245      2287      2226      2264      2257      2278      2307      2342      2311      2307 
dram[8]:      2190      2231      2208      2231      2217      2245      2250      2279      2242      2256      2237      2281      2315      2341      2306      2309 
dram[9]:      2208      2207      2197      2241      2203      2249      2239      2274      2252      2276      2249      2280      2313      2342      2291      2313 
dram[10]:      2202      2205      2201      2220      2212      2250      2241      2277      2222      2271      2240      2270      2323      2375      2305      2317 
total reads: 397536
bank skew: 2375/2190 = 1.08
chip skew: 36168/36087 = 1.00
average mf latency per bank:
dram[0]:       3005      2975      3761      3824      4051      3976      3306      3349      1935      1894      2550      2544      3632      3623      3160      3106
dram[1]:       3123      3148      3781      3746      4068      3996      3368      3396      1945      1910      2583      2575      3648      3685      3186      3127
dram[2]:       3101      3111      3757      3772      4008      4005      3410      3409      1900      1808      2600      2576      3728      3740      3174      3130
dram[3]:       3171      3083      3732      3746      4033      3932      3347      3320      1914      1856      2586      2581      3691      3729      3206      3107
dram[4]:       3146      3124      3595      3588      4181      4142      3294      3255      1915      1860      2515      2413      3714      3676      3119      3061
dram[5]:       3230      3280      3565      3578      4200      4158      3203      3228      1971      1935      2369      2373      3694      3679      2963      2909
dram[6]:       3243      3167      3659      3652      4199      4153      3271      3299      2004      1951      2677      2746      3672      3726      3055      3019
dram[7]:       3147      3197      3680      3669      4225      4231      3458      3511      1942      1845      2757      2756      3798      3808      3072      3043
dram[8]:       3196      3136      3691      3722      4160      4103      3466      3413      1851      1785      2771      2740      3798      3826      3094      3039
dram[9]:       3188      3091      3616      3612      4112      3968      3276      3217      1884      1824      2775      2762      3786      3787      3215      3173
dram[10]:       3004      3028      3597      3597      4095      4093      3232      3251      1896      1849      2792      2764      3715      3623      3141      3062
maximum mf latency per bank:
dram[0]:     124036    123967    124813    124680    124507    124477    123758    123719    123046    122891    124026    124031    123724    123740    243814    243834
dram[1]:     124067    123989    124957    124673    124572    124565    123748    123755    122986    123019    124025    124037    123852    123996    243800    243829
dram[2]:     124026    123974    124807    124757    124584    124552    123755    123764    123015    122995    124027    124034    123896    124043    243808    243831
dram[3]:     124022    124047    124732    124801    124488    124508    123760    123737    123069    123072    124035    124037    123847    123970    243807    243881
dram[4]:     124001    124021    124706    124666    124603    124534    123744    123755    123051    123004    124032    124036    123751    123805    243809    123723
dram[5]:     124162    124007    124578    124672    124514    124544    123562    123729    123015    122923    124029    124026    123735    123756    123664    123679
dram[6]:     124143    124014    124961    124672    124455    124506    123731    123756    123043    123003    124038    124054    123845    123914    123704    123720
dram[7]:     124008    124088    124748    124759    124586    124586    123783    124042    122982    123015    124032    124035    123847    123943    123669    123710
dram[8]:     124140    124144    124786    124880    124533    124501    123813    123828    123011    123071    124027    124065    123893    123996    123684    123713
dram[9]:     124081    124091    124774    124764    124634    124582    123724    123734    123050    122978    124038    124040    123712    123828    243764    243774
dram[10]:     124055    124047    124685    124743    124565    124551    123741    123799    123024    122964    124041    124044    123755    123779    243797    243810
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4637525 n_act=11709 n_pre=11693 n_req=71864 n_rd=142980 n_write=85734 bw_util=0.09355
n_activity=923494 dram_eff=0.4953
bk0: 8964a 4803805i bk1: 8960a 4800359i bk2: 8960a 4803303i bk3: 8960a 4800373i bk4: 8960a 4802084i bk5: 8960a 4797584i bk6: 8960a 4803737i bk7: 8960a 4799930i bk8: 8960a 4802248i bk9: 8960a 4798198i bk10: 8768a 4802703i bk11: 8768a 4799268i bk12: 8960a 4800339i bk13: 8960a 4795407i bk14: 8960a 4801542i bk15: 8960a 4797444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4638400 n_act=11257 n_pre=11241 n_req=71914 n_rd=143008 n_write=85735 bw_util=0.09356
n_activity=921965 dram_eff=0.4962
bk0: 8960a 4805038i bk1: 8960a 4802453i bk2: 8960a 4805019i bk3: 8960a 4802087i bk4: 8960a 4802582i bk5: 8960a 4799222i bk6: 8960a 4804112i bk7: 8960a 4802251i bk8: 8960a 4801957i bk9: 8960a 4799546i bk10: 8784a 4802414i bk11: 8784a 4799609i bk12: 8960a 4800666i bk13: 8960a 4797135i bk14: 8960a 4800290i bk15: 8960a 4798134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4639094 n_act=10930 n_pre=10914 n_req=71898 n_rd=143008 n_write=85695 bw_util=0.09355
n_activity=921286 dram_eff=0.4965
bk0: 8960a 4805185i bk1: 8960a 4801357i bk2: 8960a 4805158i bk3: 8960a 4801051i bk4: 8960a 4805153i bk5: 8960a 4802008i bk6: 8960a 4804007i bk7: 8960a 4802108i bk8: 8960a 4802270i bk9: 8960a 4799842i bk10: 8784a 4803542i bk11: 8784a 4800536i bk12: 8960a 4801042i bk13: 8960a 4796424i bk14: 8960a 4800724i bk15: 8960a 4799207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4639032 n_act=10915 n_pre=10899 n_req=71898 n_rd=143008 n_write=85787 bw_util=0.09358
n_activity=920938 dram_eff=0.4969
bk0: 8960a 4806744i bk1: 8960a 4803731i bk2: 8960a 4806267i bk3: 8960a 4802827i bk4: 8960a 4804226i bk5: 8960a 4800685i bk6: 8960a 4803272i bk7: 8960a 4801496i bk8: 8960a 4801390i bk9: 8960a 4799813i bk10: 8784a 4802636i bk11: 8784a 4801300i bk12: 8960a 4799849i bk13: 8960a 4797915i bk14: 8960a 4801291i bk15: 8960a 4798625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4638320 n_act=11263 n_pre=11247 n_req=71892 n_rd=143016 n_write=85795 bw_util=0.09359
n_activity=921838 dram_eff=0.4964
bk0: 8960a 4803727i bk1: 8960a 4800943i bk2: 8960a 4805105i bk3: 8960a 4802080i bk4: 8960a 4803552i bk5: 8960a 4798321i bk6: 8960a 4805056i bk7: 8960a 4800594i bk8: 8960a 4802266i bk9: 8960a 4799341i bk10: 8784a 4803421i bk11: 8784a 4799995i bk12: 8960a 4802985i bk13: 8960a 4798084i bk14: 8964a 4801650i bk15: 8964a 4798059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4637569 n_act=11734 n_pre=11718 n_req=71833 n_rd=142984 n_write=85636 bw_util=0.09351
n_activity=924485 dram_eff=0.4946
bk0: 8960a 4803112i bk1: 8960a 4802319i bk2: 8960a 4804889i bk3: 8960a 4802574i bk4: 8960a 4800854i bk5: 8960a 4797862i bk6: 8960a 4804387i bk7: 8960a 4801580i bk8: 8960a 4801611i bk9: 8960a 4798046i bk10: 8768a 4802968i bk11: 8768a 4799747i bk12: 8960a 4800023i bk13: 8960a 4794629i bk14: 8964a 4801629i bk15: 8964a 4797898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4638261 n_act=11328 n_pre=11312 n_req=71913 n_rd=142984 n_write=85756 bw_util=0.09356
n_activity=921335 dram_eff=0.4965
bk0: 8960a 4806196i bk1: 8960a 4803098i bk2: 8960a 4805285i bk3: 8960a 4803204i bk4: 8960a 4801307i bk5: 8960a 4798059i bk6: 8960a 4803648i bk7: 8960a 4800148i bk8: 8960a 4801830i bk9: 8960a 4800077i bk10: 8768a 4802227i bk11: 8768a 4800198i bk12: 8960a 4798962i bk13: 8960a 4795821i bk14: 8964a 4802573i bk15: 8964a 4796553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409415
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4639013 n_act=10939 n_pre=10923 n_req=71914 n_rd=142984 n_write=85782 bw_util=0.09357
n_activity=920905 dram_eff=0.4968
bk0: 8960a 4806700i bk1: 8960a 4803032i bk2: 8960a 4806993i bk3: 8960a 4803247i bk4: 8960a 4803045i bk5: 8960a 4801694i bk6: 8960a 4804188i bk7: 8960a 4802294i bk8: 8960a 4802268i bk9: 8960a 4799330i bk10: 8768a 4802957i bk11: 8768a 4801254i bk12: 8960a 4801407i bk13: 8960a 4796625i bk14: 8964a 4800084i bk15: 8964a 4797999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406544
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4639185 n_act=10897 n_pre=10881 n_req=71884 n_rd=142984 n_write=85694 bw_util=0.09354
n_activity=921014 dram_eff=0.4966
bk0: 8960a 4805314i bk1: 8960a 4802178i bk2: 8960a 4806381i bk3: 8960a 4802905i bk4: 8960a 4804682i bk5: 8960a 4800548i bk6: 8960a 4804752i bk7: 8960a 4802612i bk8: 8960a 4802354i bk9: 8960a 4799664i bk10: 8768a 4804350i bk11: 8768a 4801472i bk12: 8960a 4800362i bk13: 8960a 4798771i bk14: 8964a 4801857i bk15: 8964a 4798783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4638388 n_act=11257 n_pre=11241 n_req=71880 n_rd=142984 n_write=85771 bw_util=0.09357
n_activity=921701 dram_eff=0.4964
bk0: 8960a 4805258i bk1: 8960a 4803317i bk2: 8960a 4806544i bk3: 8960a 4801997i bk4: 8960a 4804211i bk5: 8960a 4797876i bk6: 8960a 4802674i bk7: 8960a 4801109i bk8: 8960a 4802023i bk9: 8960a 4801261i bk10: 8768a 4804523i bk11: 8768a 4800771i bk12: 8960a 4800345i bk13: 8960a 4798469i bk14: 8964a 4801695i bk15: 8964a 4797756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4889641 n_nop=4637764 n_act=11560 n_pre=11544 n_req=71876 n_rd=142980 n_write=85793 bw_util=0.09357
n_activity=923061 dram_eff=0.4957
bk0: 8960a 4804095i bk1: 8960a 4800777i bk2: 8960a 4804436i bk3: 8960a 4800154i bk4: 8960a 4801501i bk5: 8960a 4798417i bk6: 8960a 4803410i bk7: 8960a 4798817i bk8: 8960a 4801602i bk9: 8960a 4799250i bk10: 8768a 4804422i bk11: 8768a 4800679i bk12: 8960a 4801078i bk13: 8960a 4798061i bk14: 8964a 4801330i bk15: 8960a 4798136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31382, Reservation_fails = 29
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32155, Reservation_fails = 31
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31507, Reservation_fails = 16
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32098, Reservation_fails = 17
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31400, Reservation_fails = 18
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 31900, Reservation_fails = 23
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31524, Reservation_fails = 19
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 31968, Reservation_fails = 24
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 31328, Reservation_fails = 19
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 32005, Reservation_fails = 35
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31385, Reservation_fails = 17
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32020, Reservation_fails = 24
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31452, Reservation_fails = 23
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32087, Reservation_fails = 31
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31379, Reservation_fails = 26
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32008, Reservation_fails = 24
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31467, Reservation_fails = 26
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32011, Reservation_fails = 29
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31383, Reservation_fails = 28
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 31954, Reservation_fails = 27
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31463, Reservation_fails = 26
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 31928, Reservation_fails = 27
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 697804
L2_total_cache_reservation_fails = 539
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 627450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 496230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 527
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8465
	minimum = 6
	maximum = 464
Network latency average = 11.6306
	minimum = 6
	maximum = 326
Slowest packet = 2748132
Flit latency average = 11.5989
	minimum = 6
	maximum = 326
Slowest flit = 5857429
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327175
	minimum = 0.0274281 (at node 27)
	maximum = 0.0374957 (at node 29)
Accepted packet rate average = 0.0327175
	minimum = 0.0274281 (at node 27)
	maximum = 0.0374957 (at node 29)
Injected flit rate average = 0.069704
	minimum = 0.0417628 (at node 27)
	maximum = 0.104253 (at node 41)
Accepted flit rate average= 0.069704
	minimum = 0.0547199 (at node 46)
	maximum = 0.0821911 (at node 5)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5443 (4 samples)
	minimum = 6 (4 samples)
	maximum = 547 (4 samples)
Network latency average = 12.0354 (4 samples)
	minimum = 6 (4 samples)
	maximum = 451.5 (4 samples)
Flit latency average = 12.0146 (4 samples)
	minimum = 6 (4 samples)
	maximum = 450.5 (4 samples)
Fragmentation average = 0.000486999 (4 samples)
	minimum = 0 (4 samples)
	maximum = 246.5 (4 samples)
Injected packet rate average = 0.0258178 (4 samples)
	minimum = 0.0219056 (4 samples)
	maximum = 0.029591 (4 samples)
Accepted packet rate average = 0.0258178 (4 samples)
	minimum = 0.0219056 (4 samples)
	maximum = 0.029591 (4 samples)
Injected flit rate average = 0.0550052 (4 samples)
	minimum = 0.0331338 (4 samples)
	maximum = 0.0822773 (4 samples)
Accepted flit rate average = 0.0550052 (4 samples)
	minimum = 0.0431804 (4 samples)
	maximum = 0.064835 (4 samples)
Injected packet size average = 2.13052 (4 samples)
Accepted packet size average = 2.13052 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 34 sec (6934 sec)
gpgpu_simulation_rate = 239669 (inst/sec)
gpgpu_simulation_rate = 507 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 65108 Tlb_hit: 58771 Tlb_miss: 6337 Tlb_hit_rate: 0.902669
Shader1: Tlb_access: 63832 Tlb_hit: 57637 Tlb_miss: 6195 Tlb_hit_rate: 0.902948
Shader2: Tlb_access: 65460 Tlb_hit: 59383 Tlb_miss: 6077 Tlb_hit_rate: 0.907165
Shader3: Tlb_access: 65228 Tlb_hit: 58581 Tlb_miss: 6647 Tlb_hit_rate: 0.898096
Shader4: Tlb_access: 64940 Tlb_hit: 59230 Tlb_miss: 5710 Tlb_hit_rate: 0.912073
Shader5: Tlb_access: 66424 Tlb_hit: 60088 Tlb_miss: 6336 Tlb_hit_rate: 0.904613
Shader6: Tlb_access: 65144 Tlb_hit: 58870 Tlb_miss: 6274 Tlb_hit_rate: 0.903690
Shader7: Tlb_access: 65920 Tlb_hit: 59802 Tlb_miss: 6118 Tlb_hit_rate: 0.907191
Shader8: Tlb_access: 65620 Tlb_hit: 58991 Tlb_miss: 6629 Tlb_hit_rate: 0.898979
Shader9: Tlb_access: 65276 Tlb_hit: 58976 Tlb_miss: 6300 Tlb_hit_rate: 0.903487
Shader10: Tlb_access: 65132 Tlb_hit: 59116 Tlb_miss: 6016 Tlb_hit_rate: 0.907634
Shader11: Tlb_access: 65960 Tlb_hit: 59919 Tlb_miss: 6041 Tlb_hit_rate: 0.908414
Shader12: Tlb_access: 64604 Tlb_hit: 58758 Tlb_miss: 5846 Tlb_hit_rate: 0.909510
Shader13: Tlb_access: 66192 Tlb_hit: 59784 Tlb_miss: 6408 Tlb_hit_rate: 0.903191
Shader14: Tlb_access: 64080 Tlb_hit: 58182 Tlb_miss: 5898 Tlb_hit_rate: 0.907959
Shader15: Tlb_access: 65280 Tlb_hit: 59284 Tlb_miss: 5996 Tlb_hit_rate: 0.908149
Shader16: Tlb_access: 64948 Tlb_hit: 58873 Tlb_miss: 6075 Tlb_hit_rate: 0.906464
Shader17: Tlb_access: 65532 Tlb_hit: 59549 Tlb_miss: 5983 Tlb_hit_rate: 0.908701
Shader18: Tlb_access: 65268 Tlb_hit: 58903 Tlb_miss: 6365 Tlb_hit_rate: 0.902479
Shader19: Tlb_access: 65480 Tlb_hit: 59465 Tlb_miss: 6015 Tlb_hit_rate: 0.908140
Shader20: Tlb_access: 64640 Tlb_hit: 58450 Tlb_miss: 6190 Tlb_hit_rate: 0.904239
Shader21: Tlb_access: 65408 Tlb_hit: 59694 Tlb_miss: 5714 Tlb_hit_rate: 0.912641
Shader22: Tlb_access: 65548 Tlb_hit: 59085 Tlb_miss: 6463 Tlb_hit_rate: 0.901401
Shader23: Tlb_access: 64924 Tlb_hit: 58757 Tlb_miss: 6167 Tlb_hit_rate: 0.905012
Shader24: Tlb_access: 64156 Tlb_hit: 57972 Tlb_miss: 6184 Tlb_hit_rate: 0.903610
Shader25: Tlb_access: 65780 Tlb_hit: 59260 Tlb_miss: 6520 Tlb_hit_rate: 0.900882
Shader26: Tlb_access: 64548 Tlb_hit: 58263 Tlb_miss: 6285 Tlb_hit_rate: 0.902631
Shader27: Tlb_access: 63664 Tlb_hit: 57465 Tlb_miss: 6199 Tlb_hit_rate: 0.902629
Tlb_tot_access: 1824096 Tlb_tot_hit: 1651108, Tlb_tot_miss: 172988, Tlb_tot_hit_rate: 0.905165
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:6337 Page_hit: 4785 Page_miss: 1552 Page_hit_rate: 0.755089
Shader1: Page_table_access:6195 Page_hit: 4709 Page_miss: 1486 Page_hit_rate: 0.760129
Shader2: Page_table_access:6077 Page_hit: 4637 Page_miss: 1440 Page_hit_rate: 0.763041
Shader3: Page_table_access:6647 Page_hit: 5043 Page_miss: 1604 Page_hit_rate: 0.758688
Shader4: Page_table_access:5710 Page_hit: 4466 Page_miss: 1244 Page_hit_rate: 0.782137
Shader5: Page_table_access:6336 Page_hit: 4792 Page_miss: 1544 Page_hit_rate: 0.756313
Shader6: Page_table_access:6274 Page_hit: 4840 Page_miss: 1434 Page_hit_rate: 0.771438
Shader7: Page_table_access:6118 Page_hit: 4546 Page_miss: 1572 Page_hit_rate: 0.743053
Shader8: Page_table_access:6629 Page_hit: 5191 Page_miss: 1438 Page_hit_rate: 0.783074
Shader9: Page_table_access:6300 Page_hit: 4750 Page_miss: 1550 Page_hit_rate: 0.753968
Shader10: Page_table_access:6016 Page_hit: 4490 Page_miss: 1526 Page_hit_rate: 0.746343
Shader11: Page_table_access:6041 Page_hit: 4559 Page_miss: 1482 Page_hit_rate: 0.754676
Shader12: Page_table_access:5846 Page_hit: 4530 Page_miss: 1316 Page_hit_rate: 0.774889
Shader13: Page_table_access:6408 Page_hit: 4910 Page_miss: 1498 Page_hit_rate: 0.766230
Shader14: Page_table_access:5898 Page_hit: 4442 Page_miss: 1456 Page_hit_rate: 0.753137
Shader15: Page_table_access:5996 Page_hit: 4602 Page_miss: 1394 Page_hit_rate: 0.767512
Shader16: Page_table_access:6075 Page_hit: 4591 Page_miss: 1484 Page_hit_rate: 0.755720
Shader17: Page_table_access:5983 Page_hit: 4491 Page_miss: 1492 Page_hit_rate: 0.750627
Shader18: Page_table_access:6365 Page_hit: 4791 Page_miss: 1574 Page_hit_rate: 0.752710
Shader19: Page_table_access:6015 Page_hit: 4439 Page_miss: 1576 Page_hit_rate: 0.737988
Shader20: Page_table_access:6190 Page_hit: 4818 Page_miss: 1372 Page_hit_rate: 0.778352
Shader21: Page_table_access:5714 Page_hit: 4256 Page_miss: 1458 Page_hit_rate: 0.744837
Shader22: Page_table_access:6463 Page_hit: 4793 Page_miss: 1670 Page_hit_rate: 0.741606
Shader23: Page_table_access:6167 Page_hit: 4645 Page_miss: 1522 Page_hit_rate: 0.753203
Shader24: Page_table_access:6184 Page_hit: 4798 Page_miss: 1386 Page_hit_rate: 0.775873
Shader25: Page_table_access:6520 Page_hit: 4802 Page_miss: 1718 Page_hit_rate: 0.736503
Shader26: Page_table_access:6285 Page_hit: 4717 Page_miss: 1568 Page_hit_rate: 0.750517
Shader27: Page_table_access:6199 Page_hit: 4683 Page_miss: 1516 Page_hit_rate: 0.755444
Page_table_tot_access: 172988 Page_tot_hit: 131116, Page_tot_miss 41872, Page_tot_hit_rate: 0.757949 Page_tot_fault: 36 Page_tot_pending: 41836
Total_memory_access_page_fault: 36, Average_latency: 873000.187500
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.699230
[0-25]: 0.043478, [26-50]: 0.018295, [51-75]: 0.938226, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2019486 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1213.596191)
F:   223848----T:   230260 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   230260----T:   234072 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   234072----T:   238713 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238713----T:   244228 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   244228----T:   247314 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   247314----T:   262072 	 St: c0023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   262072----T:   264677 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264677----T:   272917 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   272917----T:   275522 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275522----T:   283762 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283762----T:   286367 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286367----T:   302062 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   302062----T:   304667 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304667----T:   312907 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   312907----T:   315512 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315512----T:   323752 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   323752----T:   326357 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326357----T:   342052 	 St: c0421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349667----T:   352753 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   352753----T:   382536 	 St: c0043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:   382536----T:   385141 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385141----T:   415864 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421169----T:   423774 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423774----T:   454497 	 St: c0441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   462832----T:   465918 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   465918----T:   525813 	 St: c0083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:   525813----T:   528418 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528418----T:   589254 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   594748----T:   597353 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597353----T:   658189 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   682509----T:   685595 	 St: c0100000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   685595----T:   805743 	 St: c0103000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:   805743----T:   808348 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   808348----T:   929437 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   934917----T:   937522 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937522----T:  1058611 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1118532----T:  1121618 	 St: c0200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1121618----T:  1128940 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1128940----T:  1131545 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131545----T:  1139785 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1140390----T:  1142995 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142995----T:  1151235 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1151235----T:  1153840 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153840----T:  1162080 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1162080----T:  1164685 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1164685----T:  1172925 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1174131----T:  1177217 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1177217----T:  1191975 	 St: c0223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  1191975----T:  1195061 	 St: c0610000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1195061----T:  1202383 	 St: c0613000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1202383----T:  1204988 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204988----T:  1220683 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1222294----T:  1224899 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224899----T:  1255622 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1255622----T:  1258227 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1258227----T:  1273922 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1273922----T:  1276527 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1276527----T:  1307250 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1314636----T:  1317241 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1317241----T:  1347964 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1356580----T:  1359666 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1359666----T:  1419561 	 St: c0283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  1419561----T:  1422166 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422166----T:  1483002 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1488406----T:  1491011 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1491011----T:  1551847 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1575499----T:  1578104 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1578104----T:  1699193 	 St: c0301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1699568----T:  1702173 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702173----T:  1823262 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1829225----T:  1831830 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1831830----T:  1952919 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  2241636----T:  2520410 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(188.233627)
F:  2742560----T:  3020981 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.995270)
F:  3243131----T:  3521897 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(188.228226)
F:  3521897----T:  3524502 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3521897----T:  3530137 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3532742----T:  3535347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3532742----T:  3540982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3543587----T:  3546192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3543587----T:  3559282 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3561887----T:  3564492 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3561887----T:  3592610 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3595215----T:  3597820 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3595215----T:  3656051 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3658656----T:  3661261 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3658656----T:  3779745 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  3782350----T:  3784955 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3782350----T:  3790590 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3793195----T:  3795800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3793195----T:  3801435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3804040----T:  3806645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3804040----T:  3819735 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3822340----T:  3824945 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3822340----T:  3853063 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3855668----T:  3858273 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3855668----T:  3916504 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3919109----T:  3921714 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3919109----T:  4040198 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4042803----T:  4045408 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4042803----T:  4051043 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4053648----T:  4056253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4053648----T:  4061888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4064493----T:  4067098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4064493----T:  4080188 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4082793----T:  4085398 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4082793----T:  4113516 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4116121----T:  4118726 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4116121----T:  4176957 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4179562----T:  4182167 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4179562----T:  4300651 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4303256----T:  4305861 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4303256----T:  4311496 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4314101----T:  4316706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4314101----T:  4322341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4324946----T:  4327551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4324946----T:  4340641 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4343246----T:  4345851 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4343246----T:  4373969 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4376574----T:  4379179 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4376574----T:  4437410 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4440015----T:  4442620 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4440015----T:  4561104 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2633297(cycle), 1778.053345(us)
Tot_kernel_exec_time_and_fault_time: 5032517(cycle), 3398.053223(us)
Tot_memcpy_h2d_time: 1557783(cycle), 1051.845337(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1557783(cycle), 1051.845337(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
