Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VM/computer-architecture-lab_2025_Fall/S06/shift_register_tb_isim_beh.exe -prj /home/ise/VM/computer-architecture-lab_2025_Fall/S06/shift_register_tb_beh.prj work.shift_register_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S06/shift_register.vhd" into library work
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S06/shift_register_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96592 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Shift_Register [shift_register_default]
Compiling architecture behavior of entity shift_register_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/VM/computer-architecture-lab_2025_Fall/S06/shift_register_tb_isim_beh.exe
Fuse Memory Usage: 111888 KB
Fuse CPU Usage: 1630 ms
GCC CPU Usage: 2470 ms
