=====
SETUP
6.391
6.560
12.950
clk_ibuf
0.000
1.046
led_inst/col_counter_5_s0
2.977
3.360
led_inst/n43_s11
3.712
4.002
led_inst/n41_s12
4.342
4.803
led_inst/oe_s1
6.560
=====
SETUP
6.466
6.228
12.693
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n39_s14
3.619
4.080
led_inst/latch_s5
4.083
4.580
led_inst/latch_s1
6.228
=====
SETUP
6.522
6.181
12.703
clk_ibuf
0.000
1.046
led_inst/con_state_1_s0
2.977
3.345
led_inst/display_clk_s4
3.732
4.258
led_inst/oe_s1
6.181
=====
SETUP
7.033
5.908
12.941
clk_ibuf
0.000
1.046
led_inst/con_state_1_s0
2.977
3.345
led_inst/n40_s12
3.732
4.258
led_inst/latch_s1
5.908
=====
SETUP
7.690
4.967
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_0_s0
4.967
=====
SETUP
7.690
4.967
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_1_s0
4.967
=====
SETUP
7.690
4.967
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_4_s0
4.967
=====
SETUP
7.690
4.967
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_5_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_2_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/col_addr_3_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/row_addr_1_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/row_addr_2_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/row_addr_3_s0
4.967
=====
SETUP
7.699
4.967
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/row_addr_4_s0
4.967
=====
SETUP
7.948
4.753
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n45_s5
3.887
4.403
led_inst/row_counter_1_s0
4.753
=====
SETUP
7.948
4.753
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n45_s5
3.887
4.403
led_inst/row_counter_2_s0
4.753
=====
SETUP
7.948
4.753
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n45_s5
3.887
4.403
led_inst/row_counter_3_s0
4.753
=====
SETUP
7.948
4.753
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n45_s5
3.887
4.403
led_inst/row_counter_4_s0
4.753
=====
SETUP
7.965
4.735
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n57_s5
4.079
4.595
led_inst/row_addr_0_s0
4.735
=====
SETUP
8.067
4.608
12.675
clk_ibuf
0.000
1.046
led_inst/con_state_1_s0
2.977
3.345
led_inst/display_clk_s4
3.732
4.258
led_inst/con_state_0_s1
4.608
=====
SETUP
8.119
4.803
12.923
clk_ibuf
0.000
1.046
led_inst/col_counter_5_s0
2.977
3.360
led_inst/n43_s11
3.712
4.002
led_inst/n44_s13
4.342
4.803
led_inst/con_state_0_s1
4.803
=====
SETUP
8.194
4.710
12.904
clk_ibuf
0.000
1.046
led_inst/col_counter_1_s0
2.977
3.360
led_inst/n43_s10
3.505
4.031
led_inst/n28_s2
4.193
4.710
led_inst/col_counter_4_s0
4.710
=====
SETUP
8.196
4.470
12.666
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.354
led_inst/n51_s6
3.619
4.080
led_inst/col_counter_5_s0
4.470
=====
SETUP
8.282
4.631
12.913
clk_ibuf
0.000
1.046
led_inst/col_counter_1_s0
2.977
3.360
led_inst/n43_s10
3.505
4.031
led_inst/n27_s2
4.368
4.631
led_inst/col_counter_5_s0
4.631
=====
SETUP
8.353
4.595
12.948
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
2.987
3.369
led_inst/n67_s5
4.079
4.595
led_inst/row_counter_0_s1
4.595
=====
HOLD
0.250
1.757
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.757
=====
HOLD
0.250
1.757
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.757
=====
HOLD
0.254
1.761
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.761
=====
HOLD
0.266
1.773
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s
1.773
=====
HOLD
0.270
1.777
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.474
1.615
fb_inst/mem_b_mem_b_0_0_s
1.777
=====
HOLD
0.270
1.777
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_2_s0
1.474
1.615
fb_inst/mem_b_mem_b_0_0_s
1.777
=====
HOLD
0.275
1.778
1.503
clk_ibuf
0.000
0.773
led_inst/re_s5
1.478
1.619
led_inst/n50_s12
1.625
1.778
led_inst/re_s5
1.778
=====
HOLD
0.278
1.799
1.521
clk_ibuf
0.000
0.773
led_inst/row_counter_0_s1
1.496
1.637
led_inst/n67_s5
1.646
1.799
led_inst/row_counter_0_s1
1.799
=====
HOLD
0.278
1.773
1.495
clk_ibuf
0.000
0.773
led_inst/col_counter_4_s0
1.470
1.611
led_inst/n28_s2
1.620
1.773
led_inst/col_counter_4_s0
1.773
=====
HOLD
0.281
1.780
1.499
clk_ibuf
0.000
0.773
led_inst/col_counter_1_s0
1.474
1.615
led_inst/n31_s2
1.627
1.780
led_inst/col_counter_1_s0
1.780
=====
HOLD
0.303
1.708
1.405
clk_ibuf
0.000
0.773
led_inst/con_state_2_s3
1.474
1.618
led_inst/con_state_1_s0
1.708
=====
HOLD
0.310
1.817
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_2_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.817
=====
HOLD
0.329
1.836
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_2_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.836
=====
HOLD
0.335
1.842
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.842
=====
HOLD
0.336
1.843
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.843
=====
HOLD
0.337
1.844
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s
1.844
=====
HOLD
0.341
1.844
1.503
clk_ibuf
0.000
0.773
led_inst/col_counter_2_s0
1.478
1.619
led_inst/n30_s2
1.691
1.844
led_inst/col_counter_2_s0
1.844
=====
HOLD
0.341
1.844
1.503
clk_ibuf
0.000
0.773
led_inst/col_counter_2_s0
1.478
1.619
led_inst/n29_s2
1.691
1.844
led_inst/col_counter_3_s0
1.844
=====
HOLD
0.344
1.851
1.507
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.474
1.618
fb_inst/mem_b_mem_b_0_0_s0
1.851
=====
HOLD
0.347
1.846
1.499
clk_ibuf
0.000
0.773
led_inst/con_state_2_s3
1.474
1.615
led_inst/n42_s14
1.693
1.846
led_inst/con_state_2_s3
1.846
=====
HOLD
0.347
1.846
1.499
clk_ibuf
0.000
0.773
led_inst/con_state_2_s3
1.474
1.615
led_inst/n32_s5
1.693
1.846
led_inst/col_counter_0_s1
1.846
=====
HOLD
0.347
1.850
1.503
clk_ibuf
0.000
0.773
led_inst/con_state_0_s1
1.478
1.619
led_inst/n44_s13
1.697
1.850
led_inst/con_state_0_s1
1.850
=====
HOLD
0.347
1.846
1.499
clk_ibuf
0.000
0.773
led_inst/con_state_1_s0
1.474
1.615
led_inst/n43_s9
1.693
1.846
led_inst/con_state_1_s0
1.846
=====
HOLD
0.348
1.847
1.499
clk_ibuf
0.000
0.773
led_inst/row_counter_1_s0
1.496
1.637
led_inst/n66_s4
1.694
1.847
led_inst/row_addr_1_s0
1.847
=====
HOLD
0.359
1.866
1.507
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s
1.866
