SUN4I_BACKEND_REGBUFFCTL_LOADCTL	,	V_10
plane	,	V_18
sun4i_backend_engine_ops	,	V_94
"Setting address high bits to 0x%x\n"	,	L_19
dma_addr_t	,	T_2
"sat"	,	L_20
SUN4I_BACKEND_DISSIZE_REG	,	V_45
remote	,	V_77
dev	,	V_69
"Couldn't get the backend module clock\n"	,	L_32
"Primary layer, updating global size W: %u H: %u\n"	,	L_8
state	,	V_40
"Couldn't get the backend RAM clock\n"	,	L_34
sun4i_backend_drm_format_to_layer	,	F_10
SUN4I_BACKEND_LAY_FBFMT_ARGB8888	,	V_24
drm_plane_state	,	V_39
adjusted_mode	,	V_52
sun4i_drv	,	V_85
node	,	V_74
paddr	,	V_61
SUN4I_BACKEND_LAY_FBFMT_RGBA4444	,	V_32
reset_control_deassert	,	F_31
DRM_FORMAT_RGB888	,	V_34
of_node	,	V_92
GFP_KERNEL	,	V_90
drm_plane	,	V_17
device	,	V_68
DRM_FORMAT_ARGB4444	,	V_25
SUN4I_BACKEND_LAYCOOR	,	F_17
SUN4I_BACKEND_LAYFB_H4ADD_REG	,	V_67
"Using GEM @ %pad\n"	,	L_16
sat_reset	,	V_70
"Disabling color correction\n"	,	L_2
sunxi_rgb2yuv_coef	,	V_7
device_node	,	V_73
SUN4I_BACKEND_LAY_FBFMT_RGB565	,	V_37
of_property_read_u32	,	F_41
src_x	,	V_65
src_y	,	V_66
interlaced	,	V_49
SUN4I_BACKEND_ATTCTL_REG1	,	F_19
"Couldn't create the backend regmap\n"	,	L_26
devm_ioremap_resource	,	F_48
drm_fb_cma_get_gem_obj	,	F_21
sun4i_backend_remove	,	F_56
i	,	V_3
SUN4I_BACKEND_REGBUFFCTL_REG	,	V_8
err_assert_reset	,	V_72
regs	,	V_4
sun4i_backend_ops	,	V_109
sun4i_backend_probe	,	F_54
regmap_update_bits	,	F_6
SUN4I_BACKEND_MODCTL_DEBE_EN	,	V_107
component_del	,	F_57
SUN4I_BACKEND_LAY_FBFMT_RGBA5551	,	V_30
"Applying RGB to YUV color correction\n"	,	L_1
sun4i_backend	,	V_11
of_node_put	,	F_42
platform_device	,	V_81
for_each_available_child_of_node	,	F_39
"Setting buffer address to %pad\n"	,	L_17
err_disable_bus_clk	,	V_101
__iomem	,	T_3
sun4i_backend_update_layer_coord	,	F_11
SUN4I_BACKEND_OCCTL_REG	,	V_5
"mod"	,	L_31
reg	,	V_78
sun4i_backend_commit	,	F_7
reset_control_assert	,	F_34
ret	,	V_50
res	,	V_89
SUN4I_BACKEND_MODCTL_ITLMOD_EN	,	V_55
sun4i_backend_update_layer_formats	,	F_18
SUN4I_BACKEND_LAYFB_H4ADD	,	F_24
"Committing changes\n"	,	L_3
bus_clk	,	V_99
ep	,	V_76
"%sabling layer %d\n"	,	L_4
list	,	V_105
"Couldn't get our reset line\n"	,	L_27
ops	,	V_93
SUN4I_BACKEND_LAYSIZE_REG	,	F_14
port	,	V_75
SUN4I_BACKEND_LAYCOOR_REG	,	F_16
platform_get_resource	,	F_47
fb	,	V_42
dev_set_drvdata	,	F_46
"Couldn't get the backend bus clock\n"	,	L_30
"Invalid format\n"	,	L_15
"Couldn't init SAT resources\n"	,	L_36
sat_clk	,	V_71
dev_err	,	F_29
"on"	,	L_13
devm_regmap_init_mmio	,	F_49
list_del	,	F_53
SUN4I_BACKEND_LAY_FBFMT_RGB888	,	V_35
engine	,	V_2
sun4i_backend_layer_enable	,	F_8
regmap_write	,	F_3
sunxi_engine	,	V_1
sun4i_backend_unbind	,	F_52
devm_clk_get	,	F_32
sun4i_backend_regmap_config	,	V_97
"Couldn't deassert the SAT reset line\n"	,	L_22
clk_disable_unprepare	,	F_36
crtc_h	,	V_44
dev_private	,	V_87
"ram"	,	L_33
crtc_y	,	V_48
DRM_FORMAT_XRGB8888	,	V_23
crtc_w	,	V_43
crtc_x	,	V_47
ENOMEM	,	V_91
dev_get_drvdata	,	F_26
DRM_MODE_FLAG_INTERLACE	,	V_54
"En"	,	L_5
SUN4I_BACKEND_LAYFB_L32ADD_REG	,	F_22
drm_device	,	V_83
enable	,	V_14
of_device_is_compatible	,	F_50
engine_list	,	V_106
DRM_FORMAT_RGBA5551	,	V_29
sun4i_backend_free_sat	,	F_35
id	,	V_95
to_platform_device	,	F_44
DRM_DEBUG_DRIVER	,	F_2
val	,	V_15
"reg"	,	L_25
SUN4I_BACKEND_LAY_FBFMT_ARGB4444	,	V_26
crtc	,	V_51
err_disable_mod_clk	,	V_103
drm_gem_cma_object	,	V_57
SUN4I_BACKEND_LAYFB_H4ADD_MSK	,	F_23
DRM_FORMAT_ARGB8888	,	V_22
reset	,	V_98
DRM_PLANE_TYPE_PRIMARY	,	V_21
SUN4I_BACKEND_OCRCOEF_REG	,	F_4
flags	,	V_53
list_add_tail	,	F_51
layer	,	V_13
gem	,	V_58
err_disable_ram_clk	,	V_104
SUN4I_BACKEND_LAY_FBFMT_XRGB8888	,	V_33
"Layer line width: %d bits\n"	,	L_9
"Layer size W: %u H: %u\n"	,	L_10
clk_prepare_enable	,	F_33
DRM_FORMAT_RGBA4444	,	V_31
"Dis"	,	L_6
"Couldn't get our SAT clock\n"	,	L_23
DRM_FORMAT_ARGB1555	,	V_27
EINVAL	,	V_38
"Updating layer %d\n"	,	L_7
mod_clk	,	V_100
SUN4I_BACKEND_LAYSIZE	,	F_15
data	,	V_80
"ahb"	,	L_29
sun4i_backend_update_layer_buffer	,	F_20
"Couldn't get the SAT reset line\n"	,	L_21
mode	,	V_20
"Setting address lower bits to 0x%x\n"	,	L_18
pdev	,	V_82
"Couldn't enable the SAT clock\n"	,	L_24
u32	,	T_1
pitches	,	V_46
"Switching display backend interlaced mode %s\n"	,	L_12
SUN4I_BACKEND_OCCTL_ENABLE	,	V_6
of_graph_get_remote_endpoint	,	F_40
drm	,	V_84
cpp	,	V_63
DRM_FORMAT_RGB565	,	V_36
resource	,	V_88
"off"	,	L_14
SUN4I_BACKEND_MODCTL_LAY_EN	,	F_9
format	,	V_19
drv	,	V_86
PTR_ERR	,	F_30
sun4i_backend_apply_color_correction	,	F_1
sun4i_backend_of_get_id	,	F_37
ram_clk	,	V_102
devm_kzalloc	,	F_45
sun4i_backend_disable_color_correction	,	F_5
"allwinner,sun8i-a33-display-backend"	,	L_35
devm_reset_control_get	,	F_27
drm_framebuffer	,	V_41
SUN4I_BACKEND_LAY_FBFMT_ARGB1555	,	V_28
"Layer coordinates X: %d Y: %d\n"	,	L_11
"Couldn't deassert our reset line\n"	,	L_28
backend	,	V_12
SUN4I_BACKEND_ATTCTL_REG1_LAY_FBFMT	,	V_56
IORESOURCE_MEM	,	V_96
SUN4I_BACKEND_MODCTL_REG	,	V_16
lo_paddr	,	V_59
bpp	,	V_62
component_add	,	F_55
SUN4I_BACKEND_MODCTL_START_CTL	,	V_108
SUN4I_BACKEND_REGBUFFCTL_AUTOLOAD_DIS	,	V_9
master	,	V_79
offsets	,	V_64
sun4i_backend_init_sat	,	F_25
SUN4I_BACKEND_DISSIZE	,	F_12
sun4i_backend_bind	,	F_43
SUN4I_BACKEND_LAYLINEWIDTH_REG	,	F_13
of_graph_get_port_by_id	,	F_38
hi_paddr	,	V_60
IS_ERR	,	F_28
