 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : UNITY_ENCODER
Version: Q-2019.12-SP5-5
Date   : Wed Apr 19 15:04:07 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchllogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: data_in[26]
              (input port clocked by vclk)
  Endpoint: codeword_out[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[26] (in)                         0.00       0.00 r
  U262/X (STQ_EO2_3)                       0.04       0.04 f
  U341/X (STQ_EO2_S_2)                     0.04       0.08 r
  U342/X (STQ_EO3_0P5)                     0.03       0.11 f
  U220/X (STQ_EO3_1)                       0.07       0.18 f
  U343/X (STQ_EO3_0P5)                     0.07       0.25 f
  codeword_out[1] (out)                    0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[26]
              (input port clocked by vclk)
  Endpoint: codeword_out[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[26] (in)                         0.00       0.00 r
  U262/X (STQ_EO2_3)                       0.04       0.04 f
  U341/X (STQ_EO2_S_2)                     0.04       0.08 r
  U342/X (STQ_EO3_0P5)                     0.03       0.11 f
  U220/X (STQ_EO3_1)                       0.07       0.18 f
  U343/X (STQ_EO3_0P5)                     0.07       0.25 f
  codeword_out[1] (out)                    0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[33]
              (input port clocked by vclk)
  Endpoint: codeword_out[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[33] (in)                         0.00       0.00 r
  U262/X (STQ_EO2_3)                       0.04       0.04 f
  U341/X (STQ_EO2_S_2)                     0.04       0.08 r
  U342/X (STQ_EO3_0P5)                     0.03       0.11 f
  U220/X (STQ_EO3_1)                       0.07       0.18 f
  U343/X (STQ_EO3_0P5)                     0.07       0.25 f
  codeword_out[1] (out)                    0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[33]
              (input port clocked by vclk)
  Endpoint: codeword_out[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[33] (in)                         0.00       0.00 r
  U262/X (STQ_EO2_3)                       0.04       0.04 f
  U341/X (STQ_EO2_S_2)                     0.04       0.08 r
  U342/X (STQ_EO3_0P5)                     0.03       0.11 f
  U220/X (STQ_EO3_1)                       0.07       0.18 f
  U343/X (STQ_EO3_0P5)                     0.07       0.25 f
  codeword_out[1] (out)                    0.00       0.25 f
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[9] (input port clocked by vclk)
  Endpoint: codeword_out[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[9] (in)                          0.00       0.00 r
  U267/X (STQ_EO2_S_2)                     0.05       0.05 f
  U316/X (STQ_EO2_S_2)                     0.04       0.09 r
  U317/X (STQ_EO3_0P5)                     0.04       0.13 f
  U366/X (STQ_EO3_0P5)                     0.08       0.21 f
  U369/X (STQ_EO3_0P5)                     0.04       0.25 r
  codeword_out[3] (out)                    0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[9] (input port clocked by vclk)
  Endpoint: codeword_out[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[9] (in)                          0.00       0.00 r
  U267/X (STQ_EO2_S_2)                     0.05       0.05 f
  U316/X (STQ_EO2_S_2)                     0.04       0.09 r
  U317/X (STQ_EO3_0P5)                     0.04       0.13 f
  U366/X (STQ_EO3_0P5)                     0.08       0.21 f
  U369/X (STQ_EO3_0P5)                     0.04       0.25 r
  codeword_out[3] (out)                    0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[9] (input port clocked by vclk)
  Endpoint: codeword_out[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[9] (in)                          0.00       0.00 r
  U267/X (STQ_EO2_S_2)                     0.05       0.05 f
  U316/X (STQ_EO2_S_2)                     0.04       0.09 r
  U317/X (STQ_EO3_0P5)                     0.04       0.13 f
  U366/X (STQ_EO3_0P5)                     0.08       0.21 f
  U369/X (STQ_EO3_0P5)                     0.04       0.25 r
  codeword_out[3] (out)                    0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[9] (input port clocked by vclk)
  Endpoint: codeword_out[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[9] (in)                          0.00       0.00 r
  U267/X (STQ_EO2_S_2)                     0.05       0.05 f
  U316/X (STQ_EO2_S_2)                     0.04       0.09 r
  U317/X (STQ_EO3_0P5)                     0.04       0.13 f
  U366/X (STQ_EO3_0P5)                     0.08       0.21 f
  U369/X (STQ_EO3_0P5)                     0.04       0.25 r
  codeword_out[3] (out)                    0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[33]
              (input port clocked by vclk)
  Endpoint: codeword_out[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_in[33] (in)                         0.00       0.00 f
  U262/X (STQ_EO2_3)                       0.05       0.05 r
  U263/X (STQ_EO2_S_2)                     0.04       0.08 f
  U276/X (STQ_EO2_S_2)                     0.04       0.12 r
  U278/X (STQ_EO2_S_2)                     0.03       0.16 f
  U224/X (STQ_EN3_1)                       0.06       0.22 f
  U223/X (STQ_EN3_1)                       0.03       0.25 r
  codeword_out[12] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: data_in[59]
              (input port clocked by vclk)
  Endpoint: codeword_out[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UNITY_ENCODER      ZeroWLM               um28nchllogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  data_in[59] (in)                         0.00       0.00 r
  U244/X (STQ_EO2_S_2)                     0.05       0.05 f
  U214/X (STQ_EO3_1)                       0.07       0.12 f
  U298/X (STQ_EO3_0P5)                     0.05       0.18 r
  U301/X (STQ_EO2_S_2)                     0.04       0.22 f
  U307/X (STQ_EO3_1)                       0.03       0.25 r
  codeword_out[15] (out)                   0.00       0.25 r
  data arrival time                                   0.25

  clock vclk (rise edge)                   0.25       0.25
  clock network delay (ideal)              0.00       0.25
  output external delay                    0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
