{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 15:39:30 2008 " "Info: Processing started: Tue Jun 10 15:39:30 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Prova -c Prova " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Prova -c Prova" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[0\]\$latch~10 " "Warning: Node \"TestVector\[0\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[1\]\$latch~10 " "Warning: Node \"TestVector\[1\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[2\]\$latch~10 " "Warning: Node \"TestVector\[2\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[3\]\$latch~10 " "Warning: Node \"TestVector\[3\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[4\]\$latch~10 " "Warning: Node \"TestVector\[4\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[5\]\$latch~10 " "Warning: Node \"TestVector\[5\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[6\]\$latch~10 " "Warning: Node \"TestVector\[6\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "TestVector\[7\]\$latch~10 " "Warning: Node \"TestVector\[7\]\$latch~10\"" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 87 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 10 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "NumeroOUT\[8\]~reg0 NumeroIN\[2\] Clock 23.800 ns register " "Info: tsu for register \"NumeroOUT\[8\]~reg0\" (data pin = \"NumeroIN\[2\]\", clock pin = \"Clock\") is 23.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.500 ns + Longest pin register " "Info: + Longest pin to register delay is 24.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns NumeroIN\[2\] 1 PIN PIN_C6 70 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_C6; Fanout = 70; PIN Node = 'NumeroIN\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumeroIN[2] } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.900 ns) 7.900 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~33 2 COMB SEXP1 10 " "Info: 2: + IC(2.600 ns) + CELL(3.900 ns) = 7.900 ns; Loc. = SEXP1; Fanout = 10; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~33'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { NumeroIN[2] lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 644 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 12.400 ns lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39 3 COMB LC2 5 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 12.400 ns; Loc. = LC2; Fanout = 5; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\[0\]\|bg_out~39'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 644 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 18.600 ns lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~123 4 COMB SEXP35 8 " "Info: 4: + IC(2.300 ns) + CELL(3.900 ns) = 18.600 ns; Loc. = SEXP35; Fanout = 8; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~123'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 19.800 ns lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~229 5 COMB LC40 1 " "Info: 5: + IC(0.000 ns) + CELL(1.200 ns) = 19.800 ns; Loc. = LC40; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~229'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 20.700 ns lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~216 6 COMB LC41 1 " "Info: 6: + IC(0.000 ns) + CELL(0.900 ns) = 20.700 ns; Loc. = LC41; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~216'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 21.600 ns lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~220 7 COMB LC42 1 " "Info: 7: + IC(0.000 ns) + CELL(0.900 ns) = 21.600 ns; Loc. = LC42; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[7\]~220'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 24.500 ns NumeroOUT\[8\]~reg0 8 REG LC43 1 " "Info: 8: + IC(0.000 ns) + CELL(2.900 ns) = 24.500 ns; Loc. = LC43; Fanout = 1; REG Node = 'NumeroOUT\[8\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 NumeroOUT[8]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.600 ns ( 80.00 % ) " "Info: Total cell delay = 19.600 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 20.00 % ) " "Info: Total interconnect delay = 4.900 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { NumeroIN[2] lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { NumeroIN[2] NumeroIN[2]~out lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 2.600ns 0.000ns 2.300ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.400ns 3.900ns 4.500ns 3.900ns 1.200ns 0.900ns 0.900ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns Clock 1 CLK PIN_A6 10 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_A6; Fanout = 10; CLK Node = 'Clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns NumeroOUT\[8\]~reg0 2 REG LC43 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC43; Fanout = 1; REG Node = 'NumeroOUT\[8\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { NumeroIN[2] lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { NumeroIN[2] NumeroIN[2]~out lpm_add_sub:Add0|addcore:adder[0]|bg_out~33 lpm_add_sub:Add0|addcore:adder[0]|bg_out~39 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~123 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~229 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~216 lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[7]~220 NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 2.600ns 0.000ns 2.300ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.400ns 3.900ns 4.500ns 3.900ns 1.200ns 0.900ns 0.900ns 2.900ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock NumeroOUT\[8\] NumeroOUT\[8\]~reg0 7.000 ns register " "Info: tco from clock \"Clock\" to destination pin \"NumeroOUT\[8\]\" through register \"NumeroOUT\[8\]~reg0\" is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns Clock 1 CLK PIN_A6 10 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_A6; Fanout = 10; CLK Node = 'Clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns NumeroOUT\[8\]~reg0 2 REG LC43 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC43; Fanout = 1; REG Node = 'NumeroOUT\[8\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NumeroOUT\[8\]~reg0 1 REG LC43 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC43; Fanout = 1; REG Node = 'NumeroOUT\[8\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumeroOUT[8]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns NumeroOUT\[8\] 2 PIN PIN_G9 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_G9; Fanout = 0; PIN Node = 'NumeroOUT\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { NumeroOUT[8]~reg0 NumeroOUT[8] } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { NumeroOUT[8]~reg0 NumeroOUT[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { NumeroOUT[8]~reg0 NumeroOUT[8] } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[8]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[8]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { NumeroOUT[8]~reg0 NumeroOUT[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { NumeroOUT[8]~reg0 NumeroOUT[8] } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "NumeroIN\[1\] Uscita 21.000 ns Longest " "Info: Longest tpd from source pin \"NumeroIN\[1\]\" to destination pin \"Uscita\" is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns NumeroIN\[1\] 1 PIN PIN_K8 72 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_K8; Fanout = 72; PIN Node = 'NumeroIN\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumeroIN[1] } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.900 ns) 7.900 ns LessThan0~506 2 COMB SEXP25 1 " "Info: 2: + IC(2.600 ns) + CELL(3.900 ns) = 7.900 ns; Loc. = SEXP25; Fanout = 1; COMB Node = 'LessThan0~506'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { NumeroIN[1] LessThan0~506 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 12.400 ns LessThan0~512 3 COMB LC18 2 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 12.400 ns; Loc. = LC18; Fanout = 2; COMB Node = 'LessThan0~512'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { LessThan0~506 LessThan0~512 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 19.200 ns LessThan0~522 4 COMB LC49 1 " "Info: 4: + IC(2.300 ns) + CELL(4.500 ns) = 19.200 ns; Loc. = LC49; Fanout = 1; COMB Node = 'LessThan0~522'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { LessThan0~512 LessThan0~522 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 21.000 ns Uscita 5 PIN PIN_F7 0 " "Info: 5: + IC(0.000 ns) + CELL(1.800 ns) = 21.000 ns; Loc. = PIN_F7; Fanout = 0; PIN Node = 'Uscita'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { LessThan0~522 Uscita } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.100 ns ( 76.67 % ) " "Info: Total cell delay = 16.100 ns ( 76.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 23.33 % ) " "Info: Total interconnect delay = 4.900 ns ( 23.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { NumeroIN[1] LessThan0~506 LessThan0~512 LessThan0~522 Uscita } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { NumeroIN[1] NumeroIN[1]~out LessThan0~506 LessThan0~512 LessThan0~522 Uscita } { 0.000ns 0.000ns 2.600ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 3.900ns 4.500ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "NumeroOUT\[3\]~reg0 NumeroIn2\[3\] Clock -2.200 ns register " "Info: th for register \"NumeroOUT\[3\]~reg0\" (data pin = \"NumeroIn2\[3\]\", clock pin = \"Clock\") is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns Clock 1 CLK PIN_A6 10 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_A6; Fanout = 10; CLK Node = 'Clock'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns NumeroOUT\[3\]~reg0 2 REG LC24 1 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC24; Fanout = 1; REG Node = 'NumeroOUT\[3\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Clock NumeroOUT[3]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[3]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns NumeroIn2\[3\] 1 PIN PIN_D10 44 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_D10; Fanout = 44; PIN Node = 'NumeroIn2\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { NumeroIn2[3] } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.200 ns) 7.100 ns NumeroOUT\[3\]~reg0 2 REG LC24 1 " "Info: 2: + IC(2.500 ns) + CELL(3.200 ns) = 7.100 ns; Loc. = LC24; Fanout = 1; REG Node = 'NumeroOUT\[3\]~reg0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { NumeroIn2[3] NumeroOUT[3]~reg0 } "NODE_NAME" } } { "Prova.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/ProvaVhdl/Prova.vhd" 98 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 64.79 % ) " "Info: Total cell delay = 4.600 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.21 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { NumeroIn2[3] NumeroOUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { NumeroIn2[3] NumeroIn2[3]~out NumeroOUT[3]~reg0 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Clock NumeroOUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Clock Clock~out NumeroOUT[3]~reg0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { NumeroIn2[3] NumeroOUT[3]~reg0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { NumeroIn2[3] NumeroIn2[3]~out NumeroOUT[3]~reg0 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 15:39:31 2008 " "Info: Processing ended: Tue Jun 10 15:39:31 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
