Circuit,SOP,,,BDD,,,CMOS
,CF1,CF2,CF3,CF1,CF2,CF3,
9symml_orig_min.rpt,1102,802,808,1414,1720,714,788
alu2_orig_min.rpt,3998,2430,3110,3062,2454,2770,1936
alu4_orig_min.rpt,5560,5132,5794,5502,5052,4968,3088
apex6_orig_min.rpt,5716,3894,4358,5726,3898,4326,2820
apex7_orig_min.rpt,1672,1500,1368,1686,1506,1344,878
b1_orig_min.rpt,102,102,102,102,102,102,46
b9_orig_min.rpt,702,702,616,702,702,614,402
C1355_orig_min.rpt,3388,11792,3624,2532,2020,3264,1780
C17_orig_min.rpt,56,56,56,56,56,56,24
C1908_orig_min.rpt,4902,4902,4954,2844,2850,3176,1660
C2670_orig_min.rpt,4530,4160,4074,4038,3826,3812,2754
C3540_orig_min.rpt,12306,6484,8238,10808,8534,5930,4524
C432_orig_min.rpt,1016,1016,1016,994,992,998,796
C499_orig_min.rpt,2608,11736,3184,2200,2028,2702,1780
C5315_orig_min.rpt,9734,9734,9826,8630,8636,8626,5966
C6288_orig_min.rpt,32512,32698,56648,23828,17336,24906,10018
C7552_orig_min.rpt,11996,11182,11538,9884,10052,10000,7078
C880_orig_min.rpt,2102,2130,2040,1978,2014,1932,1462
c8_orig_min.rpt,1292,902,922,1284,902,922,680
cc_orig_min.rpt,532,520,520,532,520,520,224
cht_orig_min.rpt,1318,1004,1040,1314,1004,1040,644
cm138a_orig_min.rpt,200,200,200,200,200,200,78
cm150a_orig_min.rpt,120,128,168,92,104,152,164
cm151a_orig_min.rpt,76,76,126,64,64,126,164
cm152a_orig_min.rpt,78,106,94,70,98,86,86
cm162a_orig_min.rpt,274,234,252,272,232,250,174
cm163a_orig_min.rpt,292,246,248,290,244,248,156
cm42a_orig_min.rpt,196,196,196,196,196,196,88
cm82a_orig_min.rpt,124,132,120,118,128,114,86
cm85a_orig_min.rpt,236,196,224,236,188,216,176
cmb_orig_min.rpt,212,232,204,212,232,198,162
comp_orig_min.rpt,464,490,452,464,482,382,622
cordic_orig_min.rpt,270,244,262,256,230,248,242
count_orig_min.rpt,1080,904,1032,1082,892,1030,584
cu_orig_min.rpt,328,290,280,328,288,278,182
dalu_orig_min.rpt,8568,8568,8564,8676,8572,7928,5000
decod_orig_min.rpt,276,276,276,276,276,276,144
des_orig_min.rpt,21954,24578,24770,23382,24674,24840,16124
example2_orig_min.rpt,2058,2008,2192,2018,1944,2148,1132
f51m_orig_min.rpt,982,804,948,980,794,940,700
frg1_orig_min.rpt,1560,1682,1560,2444,1860,1544,1360
frg2_orig_min.rpt,7704,7374,6978,7676,7278,6886,4026
i10_orig_min.rpt,20316,19766,24612,20990,19404,17426,8310
i1_orig_min.rpt,348,278,298,348,278,298,182
i2_orig_min.rpt,1146,642,616,1142,638,612,660
i3_orig_min.rpt,512,512,512,512,512,512,448
i4_orig_min.rpt,1048,544,976,1140,644,976,796
i5_orig_min.rpt,1816,1878,1912,1816,1878,1912,782
i6_orig_min.rpt,3398,2990,3044,3394,2990,3044,1910
i7_orig_min.rpt,4656,3972,3670,4656,3972,3670,2668
i8_orig_min.rpt,7584,7698,7430,7556,7608,7428,4520
i9_orig_min.rpt,3704,3394,4064,3664,3372,4054,2290
k2_orig_min.rpt,6944,7036,7676,6996,7062,7616,5266
lal_orig_min.rpt,580,496,570,578,484,568,352
majority_orig_min.rpt,70,70,70,70,70,70,40
mux_orig_min.rpt,238,198,354,212,172,328,414
my_adder_orig_min.rpt,1142,1146,1276,1106,1106,1222,716
pair_orig_min.rpt,10234,10234,10796,10242,10250,10708,5758
parity_orig_min.rpt,378,174,150,86,98,120,180
pcle_orig_min.rpt,420,348,348,418,346,346,240
pcler8_orig_min.rpt,610,610,608,606,606,606,336
pm1_orig_min.rpt,286,286,286,286,286,284,166
rot_orig_min.rpt,4928,4604,4946,5108,4662,4894,2836
sct_orig_min.rpt,646,542,550,646,538,546,400
t481_orig_min.rpt,1998,2720,7668,5778,3346,7608,3828
tcon_orig_min.rpt,384,384,384,384,384,384,162
term1_orig_min.rpt,2092,1702,1630,2168,1808,1556,1150
too_large_orig_min.rpt,32718,22118,23136,33916,22808,23182,14526
ttt2_orig_min.rpt,1928,1570,1650,1922,1564,1644,1062
unreg_orig_min.rpt,646,646,672,646,646,670,456
vda_orig_min.rpt,3178,3344,3576,3178,3344,3576,2690
x1_orig_min.rpt,4672,3934,3320,4512,3966,3308,2694
x2_orig_min.rpt,332,290,256,332,290,256,168
x3_orig_min.rpt,5958,4734,3830,5964,4722,3826,3034
x4_orig_min.rpt,3034,2920,3046,3032,2916,3044,1440
z4ml_orig_min.rpt,708,534,692,704,522,684,524
