#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 15 13:30:09 2024
# Process ID: 12012
# Current directory: C:/Users/ap576391/Documents/Hermann/Fibo_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11712 C:\Users\ap576391\Documents\Hermann\Fibo_vivado\Fibo_vivado.xpr
# Log file: C:/Users/ap576391/Documents/Hermann/Fibo_vivado/vivado.log
# Journal file: C:/Users/ap576391/Documents/Hermann/Fibo_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Hermann/Fibo_vivado/Fibo_vivado.xpr
open_bd_design {C:/Users/ap576391/Documents/Hermann/Fibo_vivado/Fibo_vivado.srcs/sources_1/bd/systeme/systeme.bd}
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs systeme]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/Users/ap576391/Documents/Hermann/Fibo_vivado/Fibo_vivado.srcs/sources_1/bd/systeme/systeme.bd}
set_property LOCK_UPGRADE 1 [get_bd_cells /mire]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells mire]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Hermann/Fibo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fibonacci:1.0 fibonacci_0
endgroup
set_property location {4.5 1387 222} [get_bd_cells fibonacci_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fibonacci_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fibonacci_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/Hermann/Fibo_vivado/fibo_hardware.xsa
delete_bd_objs [get_bd_nets rst_clk_wiz_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_clk_wiz_0_100M]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets clk_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fibonacci_0/ap_clk]
endgroup
validate_bd_design
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/Hermann/Fibo_vivado/hardware.xsa
