//Q2 from 7:17
module HWsetEQ2();
/*A 
Signal Names:

	A 		-- Input < as per Q> bit A to ALU
	B		--  Input < as per Q> bit B to ALU
	Op		--  Input ALU Opcodes
	Y		--  <as per Q> bit output of ALU 
*/
	input [31:0] A;	//Input A
	input [31:0] B;	//Input B
	input [4:0] Op;	//ALU operations
	output [31:0] Y;	//Output
	
	input clk;			
	reg[15:0] temp;
	
always @(Op or A or B)
	case(Op[4:2])
		0'b000: 	Y=A;
		0'b001:	Y=A+B;
		0'b010:	Y=A-B;
		0'b011:
		0'b100:
		0'b101:
		0'b110:
		0'b111: