[2021-09-09 10:03:07,109]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 10:03:07,109]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:07,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; ".

Peak memory: 14409728 bytes

[2021-09-09 10:03:07,527]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:07,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 35078144 bytes

[2021-09-09 10:03:07,654]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 10:03:07,655]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:07,687]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :92
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :92
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():92
		max delay       :9
		max area        :92
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :78
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7737344 bytes

[2021-09-09 10:03:07,688]mapper_test.py:220:[INFO]: area: 92 level: 9
[2021-09-09 12:02:43,975]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 12:02:43,976]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:44,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; ".

Peak memory: 14422016 bytes

[2021-09-09 12:02:44,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:44,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 12:02:44,532]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 12:02:44,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:46,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :92
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :125
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():126
		max delay       :6
		max area        :125
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :92
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15089664 bytes

[2021-09-09 12:02:46,386]mapper_test.py:220:[INFO]: area: 126 level: 6
[2021-09-09 13:32:46,116]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 13:32:46,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:46,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 13:32:46,540]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:46,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34811904 bytes

[2021-09-09 13:32:46,667]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 13:32:46,667]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:48,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :92
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :129
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():130
		max delay       :7
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :94
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15036416 bytes

[2021-09-09 13:32:48,508]mapper_test.py:220:[INFO]: area: 130 level: 7
[2021-09-09 15:07:41,339]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 15:07:41,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:41,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:41,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 15:07:41,478]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 15:07:41,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:43,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 14938112 bytes

[2021-09-09 15:07:43,535]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-09 15:36:45,310]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 15:36:45,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:45,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:45,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34779136 bytes

[2021-09-09 15:36:45,481]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 15:36:45,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:47,510]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15081472 bytes

[2021-09-09 15:36:47,510]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-09 16:14:49,233]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 16:14:49,233]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:49,233]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:49,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34627584 bytes

[2021-09-09 16:14:49,372]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 16:14:49,373]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:51,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15081472 bytes

[2021-09-09 16:14:51,394]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-09 16:49:32,317]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 16:49:32,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:32,317]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:32,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34844672 bytes

[2021-09-09 16:49:32,503]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 16:49:32,503]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:34,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15036416 bytes

[2021-09-09 16:49:34,521]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-09 17:25:53,597]mapper_test.py:79:[INFO]: run case "router"
[2021-09-09 17:25:53,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:53,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:53,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34840576 bytes

[2021-09-09 17:25:53,772]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-09 17:25:53,772]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:55,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15155200 bytes

[2021-09-09 17:25:55,827]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-13 23:30:47,617]mapper_test.py:79:[INFO]: run case "router"
[2021-09-13 23:30:47,618]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:47,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:47,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34594816 bytes

[2021-09-13 23:30:47,757]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-13 23:30:47,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:49,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :122
score:100
	Report mapping result:
		klut_size()     :183
		klut.num_gates():121
		max delay       :6
		max area        :122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 13635584 bytes

[2021-09-13 23:30:49,512]mapper_test.py:220:[INFO]: area: 121 level: 6
[2021-09-13 23:42:30,497]mapper_test.py:79:[INFO]: run case "router"
[2021-09-13 23:42:30,497]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,497]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34439168 bytes

[2021-09-13 23:42:30,624]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-13 23:42:30,624]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7270400 bytes

[2021-09-13 23:42:30,661]mapper_test.py:220:[INFO]: area: 77 level: 9
[2021-09-14 09:00:38,113]mapper_test.py:79:[INFO]: run case "router"
[2021-09-14 09:00:38,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:38,113]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:38,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34459648 bytes

[2021-09-14 09:00:38,288]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-14 09:00:38,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:40,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 14942208 bytes

[2021-09-14 09:00:40,048]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-14 09:21:29,201]mapper_test.py:79:[INFO]: run case "router"
[2021-09-14 09:21:29,201]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,201]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34357248 bytes

[2021-09-14 09:21:29,327]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-14 09:21:29,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7630848 bytes

[2021-09-14 09:21:29,361]mapper_test.py:220:[INFO]: area: 77 level: 9
[2021-09-15 15:34:00,560]mapper_test.py:79:[INFO]: run case "router"
[2021-09-15 15:34:00,560]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:00,560]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:00,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34476032 bytes

[2021-09-15 15:34:00,675]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-15 15:34:00,675]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:02,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :180
		klut.num_gates():118
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 15237120 bytes

[2021-09-15 15:34:02,277]mapper_test.py:220:[INFO]: area: 118 level: 6
[2021-09-15 15:54:50,175]mapper_test.py:79:[INFO]: run case "router"
[2021-09-15 15:54:50,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34533376 bytes

[2021-09-15 15:54:50,289]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-15 15:54:50,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7049216 bytes

[2021-09-15 15:54:50,336]mapper_test.py:220:[INFO]: area: 77 level: 9
[2021-09-18 14:04:29,745]mapper_test.py:79:[INFO]: run case "router"
[2021-09-18 14:04:29,746]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:29,746]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:29,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34488320 bytes

[2021-09-18 14:04:29,911]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-18 14:04:29,912]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:31,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :122
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12374016 bytes

[2021-09-18 14:04:31,621]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-18 16:29:04,342]mapper_test.py:79:[INFO]: run case "router"
[2021-09-18 16:29:04,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:04,343]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:04,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34590720 bytes

[2021-09-18 16:29:04,459]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-18 16:29:04,459]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:06,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :122
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12337152 bytes

[2021-09-18 16:29:06,098]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-22 08:59:15,990]mapper_test.py:79:[INFO]: run case "router"
[2021-09-22 08:59:15,990]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:15,990]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:16,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34586624 bytes

[2021-09-22 08:59:16,114]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-22 08:59:16,114]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:16,941]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12070912 bytes

[2021-09-22 08:59:16,942]mapper_test.py:220:[INFO]: area: 77 level: 9
[2021-09-22 11:27:43,770]mapper_test.py:79:[INFO]: run case "router"
[2021-09-22 11:27:43,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:43,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:43,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34230272 bytes

[2021-09-22 11:27:43,887]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-22 11:27:43,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:45,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12505088 bytes

[2021-09-22 11:27:45,583]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-23 16:46:48,218]mapper_test.py:79:[INFO]: run case "router"
[2021-09-23 16:46:48,219]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:48,219]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:48,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34365440 bytes

[2021-09-23 16:46:48,335]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-23 16:46:48,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:49,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
balancing!
	current map manager:
		current min nodes:228
		current min depth:16
rewriting!
	current map manager:
		current min nodes:228
		current min depth:16
balancing!
	current map manager:
		current min nodes:228
		current min depth:14
rewriting!
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12357632 bytes

[2021-09-23 16:46:49,970]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-23 17:09:46,807]mapper_test.py:79:[INFO]: run case "router"
[2021-09-23 17:09:46,807]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:46,807]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:46,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-09-23 17:09:46,974]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-23 17:09:46,974]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:48,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
balancing!
	current map manager:
		current min nodes:228
		current min depth:16
rewriting!
	current map manager:
		current min nodes:228
		current min depth:16
balancing!
	current map manager:
		current min nodes:228
		current min depth:14
rewriting!
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12435456 bytes

[2021-09-23 17:09:48,675]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-23 18:11:22,486]mapper_test.py:79:[INFO]: run case "router"
[2021-09-23 18:11:22,486]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:22,486]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:22,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-09-23 18:11:22,599]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-23 18:11:22,599]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:24,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
balancing!
	current map manager:
		current min nodes:228
		current min depth:16
rewriting!
	current map manager:
		current min nodes:228
		current min depth:16
balancing!
	current map manager:
		current min nodes:228
		current min depth:14
rewriting!
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12423168 bytes

[2021-09-23 18:11:24,211]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-27 16:38:30,328]mapper_test.py:79:[INFO]: run case "router"
[2021-09-27 16:38:30,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:30,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:30,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34463744 bytes

[2021-09-27 16:38:30,503]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-27 16:38:30,503]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:32,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
balancing!
	current map manager:
		current min nodes:228
		current min depth:16
rewriting!
	current map manager:
		current min nodes:228
		current min depth:16
balancing!
	current map manager:
		current min nodes:228
		current min depth:14
rewriting!
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12705792 bytes

[2021-09-27 16:38:32,199]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-27 17:45:14,372]mapper_test.py:79:[INFO]: run case "router"
[2021-09-27 17:45:14,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:14,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:14,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-09-27 17:45:14,488]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-27 17:45:14,488]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:16,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
balancing!
	current map manager:
		current min nodes:228
		current min depth:16
rewriting!
	current map manager:
		current min nodes:228
		current min depth:16
balancing!
	current map manager:
		current min nodes:228
		current min depth:14
rewriting!
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12726272 bytes

[2021-09-27 17:45:16,196]mapper_test.py:220:[INFO]: area: 122 level: 6
[2021-09-28 02:11:28,174]mapper_test.py:79:[INFO]: run case "router"
[2021-09-28 02:11:28,174]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:28,174]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:28,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34414592 bytes

[2021-09-28 02:11:28,290]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-28 02:11:28,290]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:29,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12746752 bytes

[2021-09-28 02:11:29,919]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-28 16:50:52,585]mapper_test.py:79:[INFO]: run case "router"
[2021-09-28 16:50:52,585]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:52,586]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:52,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-09-28 16:50:52,702]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-28 16:50:52,702]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:54,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12402688 bytes

[2021-09-28 16:50:54,317]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-09-28 17:29:55,393]mapper_test.py:79:[INFO]: run case "router"
[2021-09-28 17:29:55,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:55,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:55,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34492416 bytes

[2021-09-28 17:29:55,511]mapper_test.py:156:[INFO]: area: 66 level: 9
[2021-09-28 17:29:55,511]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:57,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 12832768 bytes

[2021-09-28 17:29:57,185]mapper_test.py:220:[INFO]: area: 119 level: 6
[2021-10-09 10:42:44,723]mapper_test.py:79:[INFO]: run case "router"
[2021-10-09 10:42:44,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:44,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:44,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34246656 bytes

[2021-10-09 10:42:44,837]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-09 10:42:44,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:44,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :180
		klut.num_gates():118
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7544832 bytes

[2021-10-09 10:42:44,905]mapper_test.py:224:[INFO]: area: 118 level: 6
[2021-10-09 11:25:17,351]mapper_test.py:79:[INFO]: run case "router"
[2021-10-09 11:25:17,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:17,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34447360 bytes

[2021-10-09 11:25:17,465]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-09 11:25:17,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :180
		klut.num_gates():118
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7442432 bytes

[2021-10-09 11:25:17,564]mapper_test.py:224:[INFO]: area: 118 level: 6
[2021-10-09 16:33:13,253]mapper_test.py:79:[INFO]: run case "router"
[2021-10-09 16:33:13,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:13,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:13,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-10-09 16:33:13,380]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-09 16:33:13,380]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:14,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11313152 bytes

[2021-10-09 16:33:14,395]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-09 16:50:18,647]mapper_test.py:79:[INFO]: run case "router"
[2021-10-09 16:50:18,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:18,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:18,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34492416 bytes

[2021-10-09 16:50:18,762]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-09 16:50:18,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:19,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11427840 bytes

[2021-10-09 16:50:19,607]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-12 11:01:14,671]mapper_test.py:79:[INFO]: run case "router"
[2021-10-12 11:01:14,672]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:14,672]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:14,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34443264 bytes

[2021-10-12 11:01:14,794]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-12 11:01:14,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:16,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11628544 bytes

[2021-10-12 11:01:16,533]mapper_test.py:224:[INFO]: area: 119 level: 6
[2021-10-12 11:19:33,577]mapper_test.py:79:[INFO]: run case "router"
[2021-10-12 11:19:33,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:33,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:33,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34340864 bytes

[2021-10-12 11:19:33,701]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-12 11:19:33,701]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:33,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :180
		klut.num_gates():118
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 7294976 bytes

[2021-10-12 11:19:33,804]mapper_test.py:224:[INFO]: area: 118 level: 6
[2021-10-12 13:36:43,124]mapper_test.py:79:[INFO]: run case "router"
[2021-10-12 13:36:43,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:43,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:43,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34394112 bytes

[2021-10-12 13:36:43,246]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-12 13:36:43,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:44,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11673600 bytes

[2021-10-12 13:36:44,990]mapper_test.py:224:[INFO]: area: 119 level: 6
[2021-10-12 15:07:22,777]mapper_test.py:79:[INFO]: run case "router"
[2021-10-12 15:07:22,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:22,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:22,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34439168 bytes

[2021-10-12 15:07:22,899]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-12 15:07:22,899]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:24,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :118
score:100
	Report mapping result:
		klut_size()     :181
		klut.num_gates():119
		max delay       :6
		max area        :118
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11476992 bytes

[2021-10-12 15:07:24,633]mapper_test.py:224:[INFO]: area: 119 level: 6
[2021-10-12 18:52:20,160]mapper_test.py:79:[INFO]: run case "router"
[2021-10-12 18:52:20,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:20,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:20,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34353152 bytes

[2021-10-12 18:52:20,281]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-12 18:52:20,281]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:22,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11042816 bytes

[2021-10-12 18:52:22,061]mapper_test.py:224:[INFO]: area: 122 level: 6
[2021-10-18 11:45:52,284]mapper_test.py:79:[INFO]: run case "router"
[2021-10-18 11:45:52,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:52,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:52,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34516992 bytes

[2021-10-18 11:45:52,407]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-18 11:45:52,408]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:54,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11235328 bytes

[2021-10-18 11:45:54,130]mapper_test.py:224:[INFO]: area: 122 level: 6
[2021-10-18 12:04:22,069]mapper_test.py:79:[INFO]: run case "router"
[2021-10-18 12:04:22,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:22,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:22,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34705408 bytes

[2021-10-18 12:04:22,234]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-18 12:04:22,235]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:22,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6242304 bytes

[2021-10-18 12:04:22,274]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-19 14:12:18,716]mapper_test.py:79:[INFO]: run case "router"
[2021-10-19 14:12:18,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-10-19 14:12:18,841]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-19 14:12:18,841]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6365184 bytes

[2021-10-19 14:12:18,873]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-22 13:34:38,109]mapper_test.py:79:[INFO]: run case "router"
[2021-10-22 13:34:38,110]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:38,110]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:38,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-10-22 13:34:38,231]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-22 13:34:38,232]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:38,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 9101312 bytes

[2021-10-22 13:34:38,312]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-22 13:55:30,805]mapper_test.py:79:[INFO]: run case "router"
[2021-10-22 13:55:30,805]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:30,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:30,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34369536 bytes

[2021-10-22 13:55:30,922]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-22 13:55:30,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:30,997]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 9211904 bytes

[2021-10-22 13:55:30,998]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-22 14:02:39,634]mapper_test.py:79:[INFO]: run case "router"
[2021-10-22 14:02:39,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 14:02:39,761]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-22 14:02:39,761]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6266880 bytes

[2021-10-22 14:02:39,796]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-22 14:06:00,423]mapper_test.py:79:[INFO]: run case "router"
[2021-10-22 14:06:00,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34447360 bytes

[2021-10-22 14:06:00,591]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-22 14:06:00,591]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6365184 bytes

[2021-10-22 14:06:00,624]mapper_test.py:224:[INFO]: area: 77 level: 9
[2021-10-23 13:35:18,949]mapper_test.py:79:[INFO]: run case "router"
[2021-10-23 13:35:18,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:18,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:19,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-10-23 13:35:19,109]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-23 13:35:19,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:20,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :121
score:100
	Report mapping result:
		klut_size()     :183
		klut.num_gates():121
		max delay       :7
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11104256 bytes

[2021-10-23 13:35:20,853]mapper_test.py:224:[INFO]: area: 121 level: 7
[2021-10-24 17:46:59,083]mapper_test.py:79:[INFO]: run case "router"
[2021-10-24 17:46:59,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:59,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:59,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34353152 bytes

[2021-10-24 17:46:59,251]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-24 17:46:59,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:00,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :121
score:100
	Report mapping result:
		klut_size()     :183
		klut.num_gates():121
		max delay       :7
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11087872 bytes

[2021-10-24 17:47:00,953]mapper_test.py:224:[INFO]: area: 121 level: 7
[2021-10-24 18:07:24,530]mapper_test.py:79:[INFO]: run case "router"
[2021-10-24 18:07:24,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:24,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:24,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34537472 bytes

[2021-10-24 18:07:24,651]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-24 18:07:24,652]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:26,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:16
	current map manager:
		current min nodes:228
		current min depth:14
	current map manager:
		current min nodes:228
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :77
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :121
score:100
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11223040 bytes

[2021-10-24 18:07:26,335]mapper_test.py:224:[INFO]: area: 122 level: 6
[2021-10-26 10:25:53,418]mapper_test.py:79:[INFO]: run case "router"
[2021-10-26 10:25:53,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:53,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-10-26 10:25:53,543]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-26 10:25:53,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	current map manager:
		current min nodes:228
		current min depth:24
	Report mapping result:
		klut_size()     :151
		klut.num_gates():89
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6213632 bytes

[2021-10-26 10:25:53,571]mapper_test.py:224:[INFO]: area: 89 level: 9
[2021-10-26 11:05:18,406]mapper_test.py:79:[INFO]: run case "router"
[2021-10-26 11:05:18,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:18,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:18,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 11:05:18,526]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-26 11:05:18,526]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:20,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11005952 bytes

[2021-10-26 11:05:20,269]mapper_test.py:224:[INFO]: area: 122 level: 6
[2021-10-26 11:25:58,272]mapper_test.py:79:[INFO]: run case "router"
[2021-10-26 11:25:58,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:58,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:58,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 11:25:58,445]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-26 11:25:58,446]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:00,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :178
		klut.num_gates():116
		max delay       :7
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 10936320 bytes

[2021-10-26 11:26:00,137]mapper_test.py:224:[INFO]: area: 116 level: 7
[2021-10-26 12:24:04,145]mapper_test.py:79:[INFO]: run case "router"
[2021-10-26 12:24:04,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:04,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:04,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34398208 bytes

[2021-10-26 12:24:04,304]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-26 12:24:04,305]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:05,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 11018240 bytes

[2021-10-26 12:24:05,995]mapper_test.py:224:[INFO]: area: 122 level: 6
[2021-10-26 14:13:21,570]mapper_test.py:79:[INFO]: run case "router"
[2021-10-26 14:13:21,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 14:13:21,742]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-26 14:13:21,742]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :151
		klut.num_gates():89
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 6049792 bytes

[2021-10-26 14:13:21,777]mapper_test.py:224:[INFO]: area: 89 level: 9
[2021-10-29 16:10:26,813]mapper_test.py:79:[INFO]: run case "router"
[2021-10-29 16:10:26,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-10-29 16:10:26,932]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-10-29 16:10:26,933]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :185
		klut.num_gates():123
		max delay       :10
		max area        :122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
Peak memory: 5857280 bytes

[2021-10-29 16:10:26,959]mapper_test.py:224:[INFO]: area: 123 level: 10
[2021-11-03 09:52:19,931]mapper_test.py:79:[INFO]: run case "router"
[2021-11-03 09:52:19,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34394112 bytes

[2021-11-03 09:52:20,060]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-03 09:52:20,060]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,101]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :185
		klut.num_gates():123
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :60
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig_output.v
	Peak memory: 6467584 bytes

[2021-11-03 09:52:20,101]mapper_test.py:226:[INFO]: area: 123 level: 9
[2021-11-03 10:04:30,790]mapper_test.py:79:[INFO]: run case "router"
[2021-11-03 10:04:30,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 10:04:30,929]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-03 10:04:30,930]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,973]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():142
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :59
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig_output.v
	Peak memory: 6631424 bytes

[2021-11-03 10:04:30,973]mapper_test.py:226:[INFO]: area: 142 level: 9
[2021-11-03 13:44:30,756]mapper_test.py:79:[INFO]: run case "router"
[2021-11-03 13:44:30,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:30,757]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:30,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34324480 bytes

[2021-11-03 13:44:30,883]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-03 13:44:30,883]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:30,937]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():142
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :59
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig_output.v
	Peak memory: 6762496 bytes

[2021-11-03 13:44:30,938]mapper_test.py:226:[INFO]: area: 142 level: 9
[2021-11-03 13:50:45,922]mapper_test.py:79:[INFO]: run case "router"
[2021-11-03 13:50:45,922]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34439168 bytes

[2021-11-03 13:50:46,043]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-03 13:50:46,043]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,085]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():142
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :59
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig_output.v
	Peak memory: 6778880 bytes

[2021-11-03 13:50:46,086]mapper_test.py:226:[INFO]: area: 142 level: 9
[2021-11-04 15:57:43,290]mapper_test.py:79:[INFO]: run case "router"
[2021-11-04 15:57:43,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:43,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34447360 bytes

[2021-11-04 15:57:43,421]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-04 15:57:43,421]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:43,462]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :160
		klut.num_gates():98
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :48
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig_output.v
	Peak memory: 6348800 bytes

[2021-11-04 15:57:43,463]mapper_test.py:226:[INFO]: area: 98 level: 9
[2021-11-16 12:28:32,179]mapper_test.py:79:[INFO]: run case "router"
[2021-11-16 12:28:32,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34471936 bytes

[2021-11-16 12:28:32,307]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-16 12:28:32,307]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,335]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.003758 secs
	Report mapping result:
		klut_size()     :160
		klut.num_gates():98
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-16 12:28:32,336]mapper_test.py:228:[INFO]: area: 98 level: 9
[2021-11-16 14:17:29,811]mapper_test.py:79:[INFO]: run case "router"
[2021-11-16 14:17:29,811]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:29,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:29,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34471936 bytes

[2021-11-16 14:17:29,936]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-16 14:17:29,936]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:29,977]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.005667 secs
	Report mapping result:
		klut_size()     :160
		klut.num_gates():98
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6176768 bytes

[2021-11-16 14:17:29,978]mapper_test.py:228:[INFO]: area: 98 level: 9
[2021-11-16 14:23:50,841]mapper_test.py:79:[INFO]: run case "router"
[2021-11-16 14:23:50,841]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:50,842]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34459648 bytes

[2021-11-16 14:23:50,970]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-16 14:23:50,970]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,997]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.003884 secs
	Report mapping result:
		klut_size()     :160
		klut.num_gates():98
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6152192 bytes

[2021-11-16 14:23:50,998]mapper_test.py:228:[INFO]: area: 98 level: 9
[2021-11-17 16:36:29,018]mapper_test.py:79:[INFO]: run case "router"
[2021-11-17 16:36:29,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:29,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34283520 bytes

[2021-11-17 16:36:29,199]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-17 16:36:29,199]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,229]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.003656 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6107136 bytes

[2021-11-17 16:36:29,229]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-18 10:19:05,851]mapper_test.py:79:[INFO]: run case "router"
[2021-11-18 10:19:05,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:05,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-11-18 10:19:06,032]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-18 10:19:06,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,069]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.007443 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6529024 bytes

[2021-11-18 10:19:06,070]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-23 16:11:56,476]mapper_test.py:79:[INFO]: run case "router"
[2021-11-23 16:11:56,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,477]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34299904 bytes

[2021-11-23 16:11:56,602]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-23 16:11:56,602]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,641]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.007584 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6291456 bytes

[2021-11-23 16:11:56,642]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-23 16:42:55,134]mapper_test.py:79:[INFO]: run case "router"
[2021-11-23 16:42:55,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:55,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:55,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34344960 bytes

[2021-11-23 16:42:55,320]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-23 16:42:55,321]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:55,358]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.007315 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6578176 bytes

[2021-11-23 16:42:55,358]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-24 11:39:08,155]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 11:39:08,155]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,155]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34463744 bytes

[2021-11-24 11:39:08,308]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 11:39:08,309]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,338]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.000176 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6049792 bytes

[2021-11-24 11:39:08,339]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-24 12:02:22,202]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 12:02:22,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34676736 bytes

[2021-11-24 12:02:22,326]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 12:02:22,327]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,357]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.000173 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6045696 bytes

[2021-11-24 12:02:22,358]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-24 12:06:08,427]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 12:06:08,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34484224 bytes

[2021-11-24 12:06:08,599]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 12:06:08,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.00365 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-24 12:06:08,633]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-24 12:11:44,556]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 12:11:44,556]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,556]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34746368 bytes

[2021-11-24 12:11:44,681]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 12:11:44,682]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00155 secs
	Report mapping result:
		klut_size()     :127
		klut.num_gates():65
		max delay       :11
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :42
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 5640192 bytes

[2021-11-24 12:11:44,705]mapper_test.py:228:[INFO]: area: 65 level: 11
[2021-11-24 12:58:07,355]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 12:58:07,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,356]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-11-24 12:58:07,476]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 12:58:07,476]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,508]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.003668 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():77
		max delay       :9
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 6045696 bytes

[2021-11-24 12:58:07,509]mapper_test.py:228:[INFO]: area: 77 level: 9
[2021-11-24 13:12:20,326]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 13:12:20,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:20,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:20,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34533376 bytes

[2021-11-24 13:12:20,500]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 13:12:20,500]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:22,232]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.003633 secs
Mapping time: 0.004865 secs
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 11427840 bytes

[2021-11-24 13:12:22,233]mapper_test.py:228:[INFO]: area: 122 level: 6
[2021-11-24 13:35:12,892]mapper_test.py:79:[INFO]: run case "router"
[2021-11-24 13:35:12,892]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:12,892]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:13,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     167.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =      77.0.  Edge =      262.  Cut =      754.  T =     0.00 sec
P:  Del =    9.00.  Ar =      71.0.  Edge =      259.  Cut =      738.  T =     0.00 sec
P:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
E:  Del =    9.00.  Ar =      68.0.  Edge =      248.  Cut =      745.  T =     0.00 sec
F:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
E:  Del =    9.00.  Ar =      67.0.  Edge =      243.  Cut =      547.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      549.  T =     0.00 sec
A:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
E:  Del =    9.00.  Ar =      66.0.  Edge =      236.  Cut =      554.  T =     0.00 sec
Total time =     0.00 sec
Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %
Peak memory: 34652160 bytes

[2021-11-24 13:35:13,017]mapper_test.py:160:[INFO]: area: 66 level: 9
[2021-11-24 13:35:13,017]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:14,714]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
Mapping time: 0.000164 secs
Mapping time: 0.000239 secs
	Report mapping result:
		klut_size()     :184
		klut.num_gates():122
		max delay       :6
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v
	Peak memory: 11321344 bytes

[2021-11-24 13:35:14,715]mapper_test.py:228:[INFO]: area: 122 level: 6
