Analysis for QUEUE_SIZE = 3, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 9s -> 9s
Frequency: 100 MHz -> Implementation: 36s -> 36s
Frequency: 100 MHz -> Power: 0.456 W
Frequency: 100 MHz -> CLB LUTs Used: 49
Frequency: 100 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 100 MHz -> CLB Registers Used: 50
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.439 ns
Frequency: 100 MHz -> Achieved Frequency: 390.472 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 34s -> 34s
Frequency: 150 MHz -> Power: 0.459 W
Frequency: 150 MHz -> CLB LUTs Used: 49
Frequency: 150 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 150 MHz -> CLB Registers Used: 50
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.285 ns
Frequency: 150 MHz -> Achieved Frequency: 419.874 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 35s -> 35s
Frequency: 200 MHz -> Power: 0.461 W
Frequency: 200 MHz -> CLB LUTs Used: 49
Frequency: 200 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 200 MHz -> CLB Registers Used: 50
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.396 ns
Frequency: 200 MHz -> Achieved Frequency: 384.025 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 34s -> 34s
Frequency: 250 MHz -> Power: 0.464 W
Frequency: 250 MHz -> CLB LUTs Used: 49
Frequency: 250 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 250 MHz -> CLB Registers Used: 50
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.535 ns
Frequency: 250 MHz -> Achieved Frequency: 405.680 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 34s -> 34s
Frequency: 300 MHz -> Power: 0.467 W
Frequency: 300 MHz -> CLB LUTs Used: 49
Frequency: 300 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 300 MHz -> CLB Registers Used: 50
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.884 ns
Frequency: 300 MHz -> Achieved Frequency: 408.274 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 35s -> 35s
Frequency: 350 MHz -> Power: 0.469 W
Frequency: 350 MHz -> CLB LUTs Used: 49
Frequency: 350 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 350 MHz -> CLB Registers Used: 50
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.876 ns
Frequency: 350 MHz -> Achieved Frequency: 504.759 MHz


Frequency: 400 MHz -> Synthesis: 7s -> 7s
Frequency: 400 MHz -> Implementation: 34s -> 34s
Frequency: 400 MHz -> Power: 0.472 W
Frequency: 400 MHz -> CLB LUTs Used: 49
Frequency: 400 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 400 MHz -> CLB Registers Used: 50
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.494 ns
Frequency: 400 MHz -> Achieved Frequency: 498.504 MHz


Frequency: 450 MHz -> Synthesis: 6s -> 6s
Frequency: 450 MHz -> Implementation: 37s -> 37s
Frequency: 450 MHz -> Power: 0.475 W
Frequency: 450 MHz -> CLB LUTs Used: 49
Frequency: 450 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 450 MHz -> CLB Registers Used: 50
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.472 ns
Frequency: 450 MHz -> Achieved Frequency: 571.356 MHz


Frequency: 500 MHz -> Synthesis: 7s -> 7s
Frequency: 500 MHz -> Implementation: 39s -> 39s
Frequency: 500 MHz -> Power: 0.478 W
Frequency: 500 MHz -> CLB LUTs Used: 49
Frequency: 500 MHz -> CLB LUTs Util%: 0.03 %
Frequency: 500 MHz -> CLB Registers Used: 50
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.309 ns
Frequency: 500 MHz -> Achieved Frequency: 591.366 MHz


Frequency: 550 MHz -> Synthesis: 7s -> 7s
Frequency: 550 MHz -> Implementation: 40s -> 40s
Frequency: 550 MHz -> Power: 0.479 W
Frequency: 550 MHz -> CLB LUTs Used: 50
Frequency: 550 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 550 MHz -> CLB Registers Used: 50
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.234 ns
Frequency: 550 MHz -> Achieved Frequency: 631.241 MHz


Frequency: 600 MHz -> Synthesis: 7s -> 7s
Frequency: 600 MHz -> Implementation: 45s -> 45s
Frequency: 600 MHz -> Power: 0.483 W
Frequency: 600 MHz -> CLB LUTs Used: 51
Frequency: 600 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 600 MHz -> CLB Registers Used: 50
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.171 ns
Frequency: 600 MHz -> Achieved Frequency: 668.598 MHz


Frequency: 650 MHz -> Synthesis: 7s -> 7s
Frequency: 650 MHz -> Implementation: 42s -> 42s
Frequency: 650 MHz -> Power: 0.485 W
Frequency: 650 MHz -> CLB LUTs Used: 51
Frequency: 650 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 650 MHz -> CLB Registers Used: 50
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.084 ns
Frequency: 650 MHz -> Achieved Frequency: 687.540 MHz


Frequency: 700 MHz -> Synthesis: 7s -> 7s
Frequency: 700 MHz -> Implementation: 44s -> 44s
Frequency: 700 MHz -> Power: 0.487 W
Frequency: 700 MHz -> CLB LUTs Used: 51
Frequency: 700 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 700 MHz -> CLB Registers Used: 50
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.000 ns
Frequency: 700 MHz -> Achieved Frequency: 700.000 MHz


Frequency: 750 MHz -> Synthesis: 7s -> 7s
Frequency: 750 MHz -> Implementation: 52s -> 52s
Frequency: 750 MHz -> Power: 0.490 W
Frequency: 750 MHz -> CLB LUTs Used: 51
Frequency: 750 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 750 MHz -> CLB Registers Used: 50
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.089 ns
Frequency: 750 MHz -> Achieved Frequency: 703.070 MHz


Frequency: 800 MHz -> Synthesis: 7s -> 7s
Frequency: 800 MHz -> Implementation: 58s -> 58s
Frequency: 800 MHz -> Power: 0.493 W
Frequency: 800 MHz -> CLB LUTs Used: 51
Frequency: 800 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 800 MHz -> CLB Registers Used: 52
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.178 ns
Frequency: 800 MHz -> Achieved Frequency: 700.280 MHz


