library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity FA is
port (A, B, Cin: in std_logic;
S, Cout: out std_logic);
end FA;

architecture Behavioral of FA is
begin
S <= A xor B xor Cin;
Cout <= (A and B) or (A and Cin) or (B and Cin);
end Behavioral;