<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Symbolic Techniques for Evaluating Complex Custom Circuits</AwardTitle>
<AwardEffectiveDate>07/01/2002</AwardEffectiveDate>
<AwardExpirationDate>06/30/2007</AwardExpirationDate>
<AwardTotalIntnAmount>159690.00</AwardTotalIntnAmount>
<AwardAmount>171439</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010600</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This research focuses on the development of symbolic formulations for timing and reliability analysis that can handle a wide range of custom-designed, complex circuits in an efficient, cost-effective manner. This symbolic approach enables handling of any arbitrary circuit structure and allows for an efficient means of incorporating information on the functional operation of the circuit into the analysis.&lt;br/&gt;&lt;br/&gt;Two areas are being explored: (1) Symbolic algorithms are being developed to analyze electrical noise problems due to such things as leakage currents and charge sharing.  To improve accuracy, the analysis is constrained by timing and input conditions.  Based on the results of this analysis, circuits may be flagged for design violations or automatically re-designed to improve electrical reliability.  (2) Symbolic formulations to calculate the delay through a channel-connected region (CCR) of CMOS devices are be developed. These formulations will handle nearly all commonly-used digital circuit families, as well as handle multiple inputs transitioning and accept arbitrary input-exclusivity constraints.  The goal of this work is to develop an efficient means to identify problem circuits for further analysis while avoiding the need to verify many non-realizable worst-case conditions with other more costly simulation techniques.&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/05/2002</MinAmdLetterDate>
<MaxAmdLetterDate>06/19/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0204151</AwardID>
<Investigator>
<FirstName>Ruth</FirstName>
<LastName>Bahar</LastName>
<EmailAddress>iris_bahar@brown.edu</EmailAddress>
<StartDate>07/05/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Brown University</Name>
<CityName>Providence</CityName>
<ZipCode>029129002</ZipCode>
<PhoneNumber>4018632777</PhoneNumber>
<StreetAddress>BOX 1929</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Rhode Island</StateName>
<StateCode>RI</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramReference>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
