module memory_block_testbench(output [31:0] read_data,
input byteOperations,
input [17:0] address,
input [31:0] write_data,
input memRead,
input memWrite);

wire [31:0] read_data,
wire byteOperations,
wire [17:0] address,
wire [31:0] write_data,
wire memRead,
wire memWrite);

memory_block mb(read_data[31:0], byteOperations, address[17:0], write_data[31:0], memRead, memwrite);

endmodule
