#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b19450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b195e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b0c2d0 .functor NOT 1, L_0x1b65410, C4<0>, C4<0>, C4<0>;
L_0x1b651f0 .functor XOR 2, L_0x1b65090, L_0x1b65150, C4<00>, C4<00>;
L_0x1b65300 .functor XOR 2, L_0x1b651f0, L_0x1b65260, C4<00>, C4<00>;
v0x1b61190_0 .net *"_ivl_10", 1 0, L_0x1b65260;  1 drivers
v0x1b61290_0 .net *"_ivl_12", 1 0, L_0x1b65300;  1 drivers
v0x1b61370_0 .net *"_ivl_2", 1 0, L_0x1b64610;  1 drivers
v0x1b61430_0 .net *"_ivl_4", 1 0, L_0x1b65090;  1 drivers
v0x1b61510_0 .net *"_ivl_6", 1 0, L_0x1b65150;  1 drivers
v0x1b61640_0 .net *"_ivl_8", 1 0, L_0x1b651f0;  1 drivers
v0x1b61720_0 .net "a", 0 0, v0x1b5e930_0;  1 drivers
v0x1b617c0_0 .net "b", 0 0, v0x1b5e9d0_0;  1 drivers
v0x1b61860_0 .net "c", 0 0, v0x1b5ea70_0;  1 drivers
v0x1b61900_0 .var "clk", 0 0;
v0x1b619a0_0 .net "d", 0 0, v0x1b5ebb0_0;  1 drivers
v0x1b61a40_0 .net "out_pos_dut", 0 0, L_0x1b64e30;  1 drivers
v0x1b61ae0_0 .net "out_pos_ref", 0 0, L_0x1b63120;  1 drivers
v0x1b61b80_0 .net "out_sop_dut", 0 0, L_0x1b641b0;  1 drivers
v0x1b61c20_0 .net "out_sop_ref", 0 0, L_0x1b390e0;  1 drivers
v0x1b61cc0_0 .var/2u "stats1", 223 0;
v0x1b61d60_0 .var/2u "strobe", 0 0;
v0x1b61f10_0 .net "tb_match", 0 0, L_0x1b65410;  1 drivers
v0x1b61fe0_0 .net "tb_mismatch", 0 0, L_0x1b0c2d0;  1 drivers
v0x1b62080_0 .net "wavedrom_enable", 0 0, v0x1b5ee80_0;  1 drivers
v0x1b62150_0 .net "wavedrom_title", 511 0, v0x1b5ef20_0;  1 drivers
L_0x1b64610 .concat [ 1 1 0 0], L_0x1b63120, L_0x1b390e0;
L_0x1b65090 .concat [ 1 1 0 0], L_0x1b63120, L_0x1b390e0;
L_0x1b65150 .concat [ 1 1 0 0], L_0x1b64e30, L_0x1b641b0;
L_0x1b65260 .concat [ 1 1 0 0], L_0x1b63120, L_0x1b390e0;
L_0x1b65410 .cmp/eeq 2, L_0x1b64610, L_0x1b65300;
S_0x1b19770 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b195e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b0c6b0 .functor AND 1, v0x1b5ea70_0, v0x1b5ebb0_0, C4<1>, C4<1>;
L_0x1b0ca90 .functor NOT 1, v0x1b5e930_0, C4<0>, C4<0>, C4<0>;
L_0x1b0ce70 .functor NOT 1, v0x1b5e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0d0f0 .functor AND 1, L_0x1b0ca90, L_0x1b0ce70, C4<1>, C4<1>;
L_0x1b24070 .functor AND 1, L_0x1b0d0f0, v0x1b5ea70_0, C4<1>, C4<1>;
L_0x1b390e0 .functor OR 1, L_0x1b0c6b0, L_0x1b24070, C4<0>, C4<0>;
L_0x1b625a0 .functor NOT 1, v0x1b5e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b62610 .functor OR 1, L_0x1b625a0, v0x1b5ebb0_0, C4<0>, C4<0>;
L_0x1b62720 .functor AND 1, v0x1b5ea70_0, L_0x1b62610, C4<1>, C4<1>;
L_0x1b627e0 .functor NOT 1, v0x1b5e930_0, C4<0>, C4<0>, C4<0>;
L_0x1b628b0 .functor OR 1, L_0x1b627e0, v0x1b5e9d0_0, C4<0>, C4<0>;
L_0x1b62920 .functor AND 1, L_0x1b62720, L_0x1b628b0, C4<1>, C4<1>;
L_0x1b62aa0 .functor NOT 1, v0x1b5e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b62b10 .functor OR 1, L_0x1b62aa0, v0x1b5ebb0_0, C4<0>, C4<0>;
L_0x1b62a30 .functor AND 1, v0x1b5ea70_0, L_0x1b62b10, C4<1>, C4<1>;
L_0x1b62ca0 .functor NOT 1, v0x1b5e930_0, C4<0>, C4<0>, C4<0>;
L_0x1b62da0 .functor OR 1, L_0x1b62ca0, v0x1b5ebb0_0, C4<0>, C4<0>;
L_0x1b62e60 .functor AND 1, L_0x1b62a30, L_0x1b62da0, C4<1>, C4<1>;
L_0x1b63010 .functor XNOR 1, L_0x1b62920, L_0x1b62e60, C4<0>, C4<0>;
v0x1b0bc00_0 .net *"_ivl_0", 0 0, L_0x1b0c6b0;  1 drivers
v0x1b0c000_0 .net *"_ivl_12", 0 0, L_0x1b625a0;  1 drivers
v0x1b0c3e0_0 .net *"_ivl_14", 0 0, L_0x1b62610;  1 drivers
v0x1b0c7c0_0 .net *"_ivl_16", 0 0, L_0x1b62720;  1 drivers
v0x1b0cba0_0 .net *"_ivl_18", 0 0, L_0x1b627e0;  1 drivers
v0x1b0cf80_0 .net *"_ivl_2", 0 0, L_0x1b0ca90;  1 drivers
v0x1b0d200_0 .net *"_ivl_20", 0 0, L_0x1b628b0;  1 drivers
v0x1b5cea0_0 .net *"_ivl_24", 0 0, L_0x1b62aa0;  1 drivers
v0x1b5cf80_0 .net *"_ivl_26", 0 0, L_0x1b62b10;  1 drivers
v0x1b5d060_0 .net *"_ivl_28", 0 0, L_0x1b62a30;  1 drivers
v0x1b5d140_0 .net *"_ivl_30", 0 0, L_0x1b62ca0;  1 drivers
v0x1b5d220_0 .net *"_ivl_32", 0 0, L_0x1b62da0;  1 drivers
v0x1b5d300_0 .net *"_ivl_36", 0 0, L_0x1b63010;  1 drivers
L_0x7f8ed79fa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b5d3c0_0 .net *"_ivl_38", 0 0, L_0x7f8ed79fa018;  1 drivers
v0x1b5d4a0_0 .net *"_ivl_4", 0 0, L_0x1b0ce70;  1 drivers
v0x1b5d580_0 .net *"_ivl_6", 0 0, L_0x1b0d0f0;  1 drivers
v0x1b5d660_0 .net *"_ivl_8", 0 0, L_0x1b24070;  1 drivers
v0x1b5d740_0 .net "a", 0 0, v0x1b5e930_0;  alias, 1 drivers
v0x1b5d800_0 .net "b", 0 0, v0x1b5e9d0_0;  alias, 1 drivers
v0x1b5d8c0_0 .net "c", 0 0, v0x1b5ea70_0;  alias, 1 drivers
v0x1b5d980_0 .net "d", 0 0, v0x1b5ebb0_0;  alias, 1 drivers
v0x1b5da40_0 .net "out_pos", 0 0, L_0x1b63120;  alias, 1 drivers
v0x1b5db00_0 .net "out_sop", 0 0, L_0x1b390e0;  alias, 1 drivers
v0x1b5dbc0_0 .net "pos0", 0 0, L_0x1b62920;  1 drivers
v0x1b5dc80_0 .net "pos1", 0 0, L_0x1b62e60;  1 drivers
L_0x1b63120 .functor MUXZ 1, L_0x7f8ed79fa018, L_0x1b62920, L_0x1b63010, C4<>;
S_0x1b5de00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b195e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b5e930_0 .var "a", 0 0;
v0x1b5e9d0_0 .var "b", 0 0;
v0x1b5ea70_0 .var "c", 0 0;
v0x1b5eb10_0 .net "clk", 0 0, v0x1b61900_0;  1 drivers
v0x1b5ebb0_0 .var "d", 0 0;
v0x1b5eca0_0 .var/2u "fail", 0 0;
v0x1b5ed40_0 .var/2u "fail1", 0 0;
v0x1b5ede0_0 .net "tb_match", 0 0, L_0x1b65410;  alias, 1 drivers
v0x1b5ee80_0 .var "wavedrom_enable", 0 0;
v0x1b5ef20_0 .var "wavedrom_title", 511 0;
E_0x1b17dc0/0 .event negedge, v0x1b5eb10_0;
E_0x1b17dc0/1 .event posedge, v0x1b5eb10_0;
E_0x1b17dc0 .event/or E_0x1b17dc0/0, E_0x1b17dc0/1;
S_0x1b5e130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b5de00;
 .timescale -12 -12;
v0x1b5e370_0 .var/2s "i", 31 0;
E_0x1b17c60 .event posedge, v0x1b5eb10_0;
S_0x1b5e470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b5de00;
 .timescale -12 -12;
v0x1b5e670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b5e750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b5de00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b5f100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b195e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b632d0 .functor NOT 1, v0x1b5e930_0, C4<0>, C4<0>, C4<0>;
L_0x1b63360 .functor NOT 1, v0x1b5e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b63500 .functor AND 1, L_0x1b632d0, L_0x1b63360, C4<1>, C4<1>;
L_0x1b63610 .functor AND 1, L_0x1b63500, v0x1b5ea70_0, C4<1>, C4<1>;
L_0x1b63810 .functor AND 1, L_0x1b63610, v0x1b5ebb0_0, C4<1>, C4<1>;
L_0x1b639e0 .functor AND 1, v0x1b5e930_0, v0x1b5e9d0_0, C4<1>, C4<1>;
L_0x1b63ba0 .functor AND 1, L_0x1b639e0, v0x1b5ea70_0, C4<1>, C4<1>;
L_0x1b63c60 .functor AND 1, L_0x1b63ba0, v0x1b5ebb0_0, C4<1>, C4<1>;
L_0x1b63d70 .functor OR 1, L_0x1b63810, L_0x1b63c60, C4<0>, C4<0>;
L_0x1b63e80 .functor AND 1, v0x1b5e930_0, v0x1b5e9d0_0, C4<1>, C4<1>;
L_0x1b63f50 .functor NOT 1, v0x1b5ea70_0, C4<0>, C4<0>, C4<0>;
L_0x1b63fc0 .functor AND 1, L_0x1b63e80, L_0x1b63f50, C4<1>, C4<1>;
L_0x1b640f0 .functor AND 1, L_0x1b63fc0, v0x1b5ebb0_0, C4<1>, C4<1>;
L_0x1b641b0 .functor OR 1, L_0x1b63d70, L_0x1b640f0, C4<0>, C4<0>;
L_0x1b64080 .functor OR 1, v0x1b5e930_0, v0x1b5e9d0_0, C4<0>, C4<0>;
L_0x1b64390 .functor NOT 1, v0x1b5ea70_0, C4<0>, C4<0>, C4<0>;
L_0x1b64490 .functor OR 1, L_0x1b64080, L_0x1b64390, C4<0>, C4<0>;
L_0x1b645a0 .functor NOT 1, v0x1b5e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b646b0 .functor OR 1, v0x1b5e930_0, L_0x1b645a0, C4<0>, C4<0>;
L_0x1b64770 .functor OR 1, L_0x1b646b0, v0x1b5ebb0_0, C4<0>, C4<0>;
L_0x1b648e0 .functor AND 1, L_0x1b64490, L_0x1b64770, C4<1>, C4<1>;
L_0x1b649f0 .functor NOT 1, v0x1b5e930_0, C4<0>, C4<0>, C4<0>;
L_0x1b64b20 .functor OR 1, L_0x1b649f0, v0x1b5ea70_0, C4<0>, C4<0>;
L_0x1b64be0 .functor NOT 1, v0x1b5ebb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b64d20 .functor OR 1, L_0x1b64b20, L_0x1b64be0, C4<0>, C4<0>;
L_0x1b64e30 .functor AND 1, L_0x1b648e0, L_0x1b64d20, C4<1>, C4<1>;
v0x1b5f2c0_0 .net *"_ivl_0", 0 0, L_0x1b632d0;  1 drivers
v0x1b5f3a0_0 .net *"_ivl_10", 0 0, L_0x1b639e0;  1 drivers
v0x1b5f480_0 .net *"_ivl_12", 0 0, L_0x1b63ba0;  1 drivers
v0x1b5f570_0 .net *"_ivl_14", 0 0, L_0x1b63c60;  1 drivers
v0x1b5f650_0 .net *"_ivl_16", 0 0, L_0x1b63d70;  1 drivers
v0x1b5f780_0 .net *"_ivl_18", 0 0, L_0x1b63e80;  1 drivers
v0x1b5f860_0 .net *"_ivl_2", 0 0, L_0x1b63360;  1 drivers
v0x1b5f940_0 .net *"_ivl_20", 0 0, L_0x1b63f50;  1 drivers
v0x1b5fa20_0 .net *"_ivl_22", 0 0, L_0x1b63fc0;  1 drivers
v0x1b5fb90_0 .net *"_ivl_24", 0 0, L_0x1b640f0;  1 drivers
v0x1b5fc70_0 .net *"_ivl_28", 0 0, L_0x1b64080;  1 drivers
v0x1b5fd50_0 .net *"_ivl_30", 0 0, L_0x1b64390;  1 drivers
v0x1b5fe30_0 .net *"_ivl_32", 0 0, L_0x1b64490;  1 drivers
v0x1b5ff10_0 .net *"_ivl_34", 0 0, L_0x1b645a0;  1 drivers
v0x1b5fff0_0 .net *"_ivl_36", 0 0, L_0x1b646b0;  1 drivers
v0x1b600d0_0 .net *"_ivl_38", 0 0, L_0x1b64770;  1 drivers
v0x1b601b0_0 .net *"_ivl_4", 0 0, L_0x1b63500;  1 drivers
v0x1b603a0_0 .net *"_ivl_40", 0 0, L_0x1b648e0;  1 drivers
v0x1b60480_0 .net *"_ivl_42", 0 0, L_0x1b649f0;  1 drivers
v0x1b60560_0 .net *"_ivl_44", 0 0, L_0x1b64b20;  1 drivers
v0x1b60640_0 .net *"_ivl_46", 0 0, L_0x1b64be0;  1 drivers
v0x1b60720_0 .net *"_ivl_48", 0 0, L_0x1b64d20;  1 drivers
v0x1b60800_0 .net *"_ivl_6", 0 0, L_0x1b63610;  1 drivers
v0x1b608e0_0 .net *"_ivl_8", 0 0, L_0x1b63810;  1 drivers
v0x1b609c0_0 .net "a", 0 0, v0x1b5e930_0;  alias, 1 drivers
v0x1b60a60_0 .net "b", 0 0, v0x1b5e9d0_0;  alias, 1 drivers
v0x1b60b50_0 .net "c", 0 0, v0x1b5ea70_0;  alias, 1 drivers
v0x1b60c40_0 .net "d", 0 0, v0x1b5ebb0_0;  alias, 1 drivers
v0x1b60d30_0 .net "out_pos", 0 0, L_0x1b64e30;  alias, 1 drivers
v0x1b60df0_0 .net "out_sop", 0 0, L_0x1b641b0;  alias, 1 drivers
S_0x1b60f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b195e0;
 .timescale -12 -12;
E_0x1b019f0 .event anyedge, v0x1b61d60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b61d60_0;
    %nor/r;
    %assign/vec4 v0x1b61d60_0, 0;
    %wait E_0x1b019f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b5de00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5eca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5ed40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b5de00;
T_4 ;
    %wait E_0x1b17dc0;
    %load/vec4 v0x1b5ede0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b5eca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b5de00;
T_5 ;
    %wait E_0x1b17c60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %wait E_0x1b17c60;
    %load/vec4 v0x1b5eca0_0;
    %store/vec4 v0x1b5ed40_0, 0, 1;
    %fork t_1, S_0x1b5e130;
    %jmp t_0;
    .scope S_0x1b5e130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b5e370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b5e370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b17c60;
    %load/vec4 v0x1b5e370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b5e370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b5e370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b5de00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b17dc0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5ebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ea70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5e9d0_0, 0;
    %assign/vec4 v0x1b5e930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b5eca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b5ed40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b195e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b61900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b61d60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b195e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b61900_0;
    %inv;
    %store/vec4 v0x1b61900_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b195e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b5eb10_0, v0x1b61fe0_0, v0x1b61720_0, v0x1b617c0_0, v0x1b61860_0, v0x1b619a0_0, v0x1b61c20_0, v0x1b61b80_0, v0x1b61ae0_0, v0x1b61a40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b195e0;
T_9 ;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b195e0;
T_10 ;
    %wait E_0x1b17dc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b61cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
    %load/vec4 v0x1b61f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b61cc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b61c20_0;
    %load/vec4 v0x1b61c20_0;
    %load/vec4 v0x1b61b80_0;
    %xor;
    %load/vec4 v0x1b61c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b61ae0_0;
    %load/vec4 v0x1b61ae0_0;
    %load/vec4 v0x1b61a40_0;
    %xor;
    %load/vec4 v0x1b61ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b61cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b61cc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
