<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1678855874" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
  <File Type="PA-TCL" Name="system_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="system_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="system_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="system_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="system_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/VHDL_Modules/NCO.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL_Modules/NCO.vhd"/>
        <Attr Name="ImportTime" Val="1678547259"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DacRoute.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/sources_1/new/DacRoute.v"/>
        <Attr Name="ImportTime" Val="1678765528"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL_Modules/Logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL_Modules/Logic.vhd"/>
        <Attr Name="ImportTime" Val="1678780331"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Stream_Reader.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/sources_1/new/AXI4_Stream_Reader.vhd"/>
        <Attr Name="ImportTime" Val="1678774021"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/CIC_Filter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CIC_Filter.vhd"/>
        <Attr Name="ImportTime" Val="1678779841"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/VHDL_Modules/Controllers.vhdl">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VHDL_Modules/Controllers.vhdl"/>
        <Attr Name="ImportTime" Val="1678419303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1678849505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/system_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.v"/>
        <Attr Name="ImportTime" Val="1678780743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/axis_NCO_v4_0/NCO_V4.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="E:/Libraries/Documents/UNIFPGA/optical-tf-dissemination-fpga/cores/axis_NCO_v4_0/NCO_V4.v"/>
        <Attr Name="ImportTime" Val="1677732586"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/clocks.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Libraries/Documents/UNIFPGA/redpitaya_guide/cfg/clocks.xdc"/>
        <Attr Name="ImportTime" Val="1678533567"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/ports.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Libraries/Documents/UNIFPGA/redpitaya_guide/cfg/ports.xdc"/>
        <Attr Name="ImportTime" Val="1678533567"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/utils_1/imports/synth_1/system_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1678780736"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design">
      <Option Id="ShregMinSize">5</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="Directive">7</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="IncrementalMode">3</Option>
      <Option Id="FsmExtraction">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_NCO_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_red_pitaya_dac_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_constant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_CIC_Filter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_BitSlicer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_PIG_Controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_red_pitaya_adc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_DacRoute_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_AXI4_Stream_Reader_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_Compressor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_BitSlicer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ConstantIP_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ConstantIP_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_Dual_Multiplexer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_Compressor_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ConstantIP_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ConstantIP_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_Mixer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_Subtractor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ConstantIP_1_1"/>
</GenRun>
