Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 20 21:37:33 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_top_timing_summary_routed.rpt -pb uart_system_top_timing_summary_routed.pb -rpx uart_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    171         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (509)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 171 register/latch pins with no clock driven by root clock pin: UART_module/baud16_generator/en_16x_baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (509)
--------------------------------------------------
 There are 509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.943        0.000                      0                  336        0.080        0.000                      0                  336        3.750        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.943        0.000                      0                  336        0.080        0.000                      0                  336        3.750        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.378ns (46.782%)  route 2.705ns (53.218%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.500 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.500    UART_module/baud16_generator/count_up_reg[28]_i_1_n_6
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
                         clock pessimism              0.453    15.416    
                         clock uncertainty           -0.035    15.381    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.062    15.443    UART_module/baud16_generator/count_up_reg[29]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.357ns (46.561%)  route 2.705ns (53.439%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.479 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.479    UART_module/baud16_generator/count_up_reg[28]_i_1_n_4
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/C
                         clock pessimism              0.453    15.416    
                         clock uncertainty           -0.035    15.381    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.062    15.443    UART_module/baud16_generator/count_up_reg[31]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.264ns (45.561%)  route 2.705ns (54.439%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.386 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.386    UART_module/baud16_generator/count_up_reg[24]_i_1_n_6
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X49Y51         FDCE (Setup_fdce_C_D)        0.062    15.418    UART_module/baud16_generator/count_up_reg[25]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.283ns (45.768%)  route 2.705ns (54.231%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.405    UART_module/baud16_generator/count_up_reg[28]_i_1_n_5
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/C
                         clock pessimism              0.453    15.416    
                         clock uncertainty           -0.035    15.381    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.062    15.443    UART_module/baud16_generator/count_up_reg[30]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.243ns (45.330%)  route 2.705ns (54.670%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.365 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.365    UART_module/baud16_generator/count_up_reg[24]_i_1_n_4
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[27]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X49Y51         FDCE (Setup_fdce_C_D)        0.062    15.418    UART_module/baud16_generator/count_up_reg[27]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.267ns (45.594%)  route 2.705ns (54.406%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.166 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.166    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.389 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.389    UART_module/baud16_generator/count_up_reg[28]_i_1_n_7
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/C
                         clock pessimism              0.453    15.416    
                         clock uncertainty           -0.035    15.381    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.062    15.443    UART_module/baud16_generator/count_up_reg[28]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.120ns (23.538%)  route 3.638ns (76.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    UART_module/transmitter/CLK
    SLICE_X6Y44          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDCE (Prop_fdce_C_Q)         0.518     6.114 f  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.945     7.060    UART_module/transmitter/TX_register/d_out_reg[7]_0[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.124     7.184 r  UART_module/transmitter/TX_register/TX_FIFO_i_1/O
                         net (fo=17, routed)          1.084     8.268    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.150     8.418 r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.970     9.388    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.328     9.716 r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.639    10.355    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y38          FDSE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653    15.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y38          FDSE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.394    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X2Y38          FDSE (Setup_fdse_C_D)       -0.031    15.464    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.036ns (42.949%)  route 2.704ns (57.051%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  UART_module/baud16_generator/count_up_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.157    UART_module/baud16_generator/count_up_reg[16]_i_1_n_6
    SLICE_X49Y49         FDCE                                         r  UART_module/baud16_generator/count_up_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.491    14.974    UART_module/baud16_generator/CLK
    SLICE_X49Y49         FDCE                                         r  UART_module/baud16_generator/count_up_reg[17]/C
                         clock pessimism              0.280    15.254    
                         clock uncertainty           -0.035    15.218    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.062    15.280    UART_module/baud16_generator/count_up_reg[17]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.169ns (44.500%)  route 2.705ns (55.500%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.291 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.291    UART_module/baud16_generator/count_up_reg[24]_i_1_n_5
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[26]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X49Y51         FDCE (Setup_fdce_C_D)        0.062    15.418    UART_module/baud16_generator/count_up_reg[26]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.153ns (44.317%)  route 2.705ns (55.683%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.654     5.416    UART_module/baud16_generator/CLK
    SLICE_X49Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  UART_module/baud16_generator/count_up_reg[29]/Q
                         net (fo=2, routed)           1.161     7.034    UART_module/baud16_generator/count_up_reg[29]
    SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.158 r  UART_module/baud16_generator/en_16x_baud_i_9/O
                         net (fo=1, routed)           0.444     7.602    UART_module/baud16_generator/en_16x_baud_i_9_n_0
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.726 r  UART_module/baud16_generator/en_16x_baud_i_5/O
                         net (fo=6, routed)           1.099     8.825    UART_module/baud16_generator/en_16x_baud_i_5_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.949 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.949    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.481 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.595 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.595    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.709 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.709    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.823 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.823    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.938    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.052 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.052    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.275 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.275    UART_module/baud16_generator/count_up_reg[24]_i_1_n_7
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.481    14.963    UART_module/baud16_generator/CLK
    SLICE_X49Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[24]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X49Y51         FDCE (Setup_fdce_C_D)        0.062    15.418    UART_module/baud16_generator/count_up_reg[24]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y38          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.101     1.810    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X6Y38          RAMD32                                       r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y38          RAMD32                                       r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X6Y38          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.730    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_module/baud16_generator/count_up_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.560     1.507    UART_module/baud16_generator/CLK
    SLICE_X49Y49         FDCE                                         r  UART_module/baud16_generator/count_up_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  UART_module/baud16_generator/count_up_reg[19]/Q
                         net (fo=2, routed)           0.119     1.767    UART_module/baud16_generator/count_up_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  UART_module/baud16_generator/count_up_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    UART_module/baud16_generator/count_up_reg[20]_i_1_n_7
    SLICE_X49Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    UART_module/baud16_generator/CLK
    SLICE_X49Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[20]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.105     1.879    UART_module/baud16_generator/count_up_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMS32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMS32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.538    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.269     1.971    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X8Y38          RAMS32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMS32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.555    
    SLICE_X8Y38          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y45   UART_module/baud16_generator/count_up_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y47   UART_module/baud16_generator/count_up_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y47   UART_module/baud16_generator/count_up_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y48   UART_module/baud16_generator/count_up_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y48   UART_module/baud16_generator/count_up_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y48   UART_module/baud16_generator/count_up_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y48   UART_module/baud16_generator/count_up_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y49   UART_module/baud16_generator/count_up_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y49   UART_module/baud16_generator/count_up_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_SIPO/rst_IBUF
    SLICE_X9Y37          FDCE                                         f  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_SIPO/rst_IBUF
    SLICE_X9Y37          FDCE                                         f  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_SIPO/rst_IBUF
    SLICE_X9Y37          FDCE                                         f  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_SIPO/rst_IBUF
    SLICE_X9Y37          FDCE                                         f  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 1.079ns (11.409%)  route 8.375ns (88.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.376     9.454    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y48          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 1.079ns (11.409%)  route 8.375ns (88.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.376     9.454    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y48          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 1.079ns (11.409%)  route 8.375ns (88.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.376     9.454    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y48          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 1.079ns (11.727%)  route 8.118ns (88.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.119     9.197    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y45          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.197ns  (logic 1.079ns (11.727%)  route 8.118ns (88.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.119     9.197    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y45          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 1.079ns (11.748%)  route 8.102ns (88.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=274, routed)         6.999     7.954    UART_module/transmitter/TX_data_counter/rst_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     8.078 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.103     9.181    UART_module/transmitter/TX_data_counter/rst
    SLICE_X5Y46          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.154     0.295    UART_module/receiver/RX_SIPO/shift_reg_reg[7]_0[1]
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  UART_module/receiver/RX_SIPO/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    UART_module/receiver/RX_SIPO/p_1_in[0]
    SLICE_X9Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/ready_reg/C
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_counter/ready_reg/Q
                         net (fo=4, routed)           0.168     0.309    UART_module/receiver/RX_counter/ready_reg_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  UART_module/receiver/RX_counter/ready_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    UART_module/receiver/RX_counter/ready_i_1__0_n_0
    SLICE_X9Y43          FDCE                                         r  UART_module/receiver/RX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.066%)  route 0.171ns (47.934%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.171     0.312    UART_module/receiver/RX_SIPO/shift_reg_reg[7]_0[7]
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  UART_module/receiver/RX_SIPO/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    UART_module/receiver/RX_SIPO/p_1_in[6]
    SLICE_X11Y38         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.957%)  route 0.152ns (42.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/count_reg[16]/C
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_counter/count_reg[16]/Q
                         net (fo=34, routed)          0.152     0.316    UART_module/receiver/RX_counter/sel0[16]
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  UART_module/receiver/RX_counter/count[13]_i_1/O
                         net (fo=1, routed)           0.000     0.361    UART_module/receiver/RX_counter/count[13]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.796%)  route 0.153ns (42.204%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/count_reg[16]/C
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_counter/count_reg[16]/Q
                         net (fo=34, routed)          0.153     0.317    UART_module/receiver/RX_counter/sel0[16]
    SLICE_X9Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.362 r  UART_module/receiver/RX_counter/count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.362    UART_module/receiver/RX_counter/count[14]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/C
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    UART_module/receiver/RX_SIPO/baud_count_reg[23]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  UART_module/receiver/RX_SIPO/baud_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    UART_module/receiver/RX_SIPO/baud_count_reg[20]_i_1_n_4
    SLICE_X7Y47          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[27]/C
    SLICE_X7Y48          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[27]/Q
                         net (fo=2, routed)           0.118     0.259    UART_module/receiver/RX_SIPO/baud_count_reg[27]
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  UART_module/receiver/RX_SIPO/baud_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    UART_module/receiver/RX_SIPO/baud_count_reg[24]_i_1_n_4
    SLICE_X7Y48          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/C
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/Q
                         net (fo=2, routed)           0.118     0.259    UART_module/receiver/RX_SIPO/baud_count_reg[19]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  UART_module/receiver/RX_SIPO/baud_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    UART_module/receiver/RX_SIPO/baud_count_reg[16]_i_1_n_4
    SLICE_X7Y46          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/C
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    UART_module/receiver/RX_SIPO/baud_count_reg[31]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  UART_module/receiver/RX_SIPO/baud_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    UART_module/receiver/RX_SIPO/baud_count_reg[28]_i_1_n_4
    SLICE_X7Y49          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/C
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    UART_module/receiver/RX_SIPO/baud_count_reg[11]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UART_module/receiver/RX_SIPO/baud_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    UART_module/receiver/RX_SIPO/baud_count_reg[8]_i_1_n_4
    SLICE_X7Y44          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/TX_register/d_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.382ns (50.219%)  route 4.343ns (49.781%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    UART_module/transmitter/TX_register/CLK
    SLICE_X3Y39          FDPE                                         r  UART_module/transmitter/TX_register/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDPE (Prop_fdpe_C_Q)         0.456     6.051 r  UART_module/transmitter/TX_register/d_out_reg[0]/Q
                         net (fo=1, routed)           0.947     6.998    UART_module/transmitter/TX_register/data_internal[0]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.122 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.634     7.757    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_1_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.867     8.748    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_3_n_0
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.124     8.872 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895    10.767    TxD_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.321 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    14.321    TxD
    V10                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.409ns  (logic 0.704ns (15.969%)  route 3.705ns (84.031%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.514     9.798    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.922 r  UART_module/receiver/RX_counter/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.922    UART_module/receiver/RX_counter/count[24]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.189ns  (logic 0.704ns (16.807%)  route 3.485ns (83.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.294     9.578    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.702 r  UART_module/receiver/RX_counter/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.702    UART_module/receiver/RX_counter/count[23]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 0.704ns (17.405%)  route 3.341ns (82.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.150     9.434    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.558 r  UART_module/receiver/RX_counter/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.558    UART_module/receiver/RX_counter/count[17]_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.012ns  (logic 0.704ns (17.549%)  route 3.308ns (82.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.117     9.401    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  UART_module/receiver/RX_counter/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.525    UART_module/receiver/RX_counter/count[28]_i_1_n_0
    SLICE_X10Y48         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.911ns  (logic 0.704ns (18.000%)  route 3.207ns (82.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          1.359     7.329    UART_module/receiver/RX_counter/Q[2]
    SLICE_X12Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.453 r  UART_module/receiver/RX_counter/count[30]_i_4/O
                         net (fo=1, routed)           0.806     8.259    UART_module/receiver/RX_counter/count[30]_i_4_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.383 r  UART_module/receiver/RX_counter/count[30]_i_1/O
                         net (fo=31, routed)          1.042     9.424    UART_module/receiver/RX_counter/count0
    SLICE_X8Y44          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.911ns  (logic 0.704ns (18.000%)  route 3.207ns (82.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          1.359     7.329    UART_module/receiver/RX_counter/Q[2]
    SLICE_X12Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.453 r  UART_module/receiver/RX_counter/count[30]_i_4/O
                         net (fo=1, routed)           0.806     8.259    UART_module/receiver/RX_counter/count[30]_i_4_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.383 r  UART_module/receiver/RX_counter/count[30]_i_1/O
                         net (fo=31, routed)          1.042     9.424    UART_module/receiver/RX_counter/count0
    SLICE_X8Y44          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.905ns  (logic 0.704ns (18.030%)  route 3.201ns (81.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.010     9.294    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.418 r  UART_module/receiver/RX_counter/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.418    UART_module/receiver/RX_counter/count[21]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 0.704ns (18.044%)  route 3.198ns (81.956%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          1.190     7.160    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.284 f  UART_module/receiver/RX_counter/count[30]_i_8/O
                         net (fo=32, routed)          2.007     9.291    UART_module/receiver/RX_counter/count[30]_i_8_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  UART_module/receiver/RX_counter/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.415    UART_module/receiver/RX_counter/count[22]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 0.704ns (18.257%)  route 3.152ns (81.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.751     5.513    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     5.969 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          1.359     7.329    UART_module/receiver/RX_counter/Q[2]
    SLICE_X12Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.453 r  UART_module/receiver/RX_counter/count[30]_i_4/O
                         net (fo=1, routed)           0.806     8.259    UART_module/receiver/RX_counter/count[30]_i_4_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.383 r  UART_module/receiver/RX_counter/count[30]_i_1/O
                         net (fo=31, routed)          0.987     9.369    UART_module/receiver/RX_counter/count0
    SLICE_X9Y46          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.731%)  route 0.230ns (55.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.230     1.911    UART_module/receiver/RX_SIPO/Q[1]
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  UART_module/receiver/RX_SIPO/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.956    UART_module/receiver/RX_SIPO/p_1_in[4]
    SLICE_X9Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.410%)  route 0.233ns (55.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.233     1.914    UART_module/receiver/RX_SIPO/Q[1]
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  UART_module/receiver/RX_SIPO/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    UART_module/receiver/RX_SIPO/p_1_in[0]
    SLICE_X9Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.603%)  route 0.241ns (56.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.241     1.921    UART_module/receiver/RX_SIPO/Q[1]
    SLICE_X11Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  UART_module/receiver/RX_SIPO/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.966    UART_module/receiver/RX_SIPO/p_1_in[5]
    SLICE_X11Y38         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.351%)  route 0.243ns (56.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.243     1.924    UART_module/receiver/RX_SIPO/Q[2]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.969 r  UART_module/receiver/RX_SIPO/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.969    UART_module/receiver/RX_SIPO/p_1_in[3]
    SLICE_X9Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.251%)  route 0.244ns (56.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.244     1.925    UART_module/receiver/RX_SIPO/Q[2]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  UART_module/receiver/RX_SIPO/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    UART_module/receiver/RX_SIPO/p_1_in[2]
    SLICE_X9Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.604%)  route 0.284ns (60.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.284     1.964    UART_module/receiver/RX_SIPO/Q[2]
    SLICE_X11Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.009 r  UART_module/receiver/RX_SIPO/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.009    UART_module/receiver/RX_SIPO/p_1_in[6]
    SLICE_X11Y38         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.803%)  route 0.293ns (61.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.293     1.974    UART_module/receiver/RX_SIPO/Q[0]
    SLICE_X11Y38         LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  UART_module/receiver/RX_SIPO/shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.019    UART_module/receiver/RX_SIPO/p_1_in[7]
    SLICE_X11Y38         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.189ns (37.705%)  route 0.312ns (62.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.312     1.993    UART_module/receiver/RX_counter/Q[0]
    SLICE_X12Y42         LUT3 (Prop_lut3_I0_O)        0.048     2.041 r  UART_module/receiver/RX_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.041    UART_module/receiver/RX_counter/count[0]_i_1_n_0
    SLICE_X12Y42         FDPE                                         r  UART_module/receiver/RX_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.427%)  route 0.325ns (63.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     1.681 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.325     2.005    UART_module/receiver/RX_SIPO/Q[2]
    SLICE_X11Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  UART_module/receiver/RX_SIPO/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.050    UART_module/receiver/RX_SIPO/p_1_in[1]
    SLICE_X11Y38         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (43.029%)  route 0.277ns (56.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.622     1.569    UART_module/transmitter/CLK
    SLICE_X2Y41          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.733 r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.277     2.010    UART_module/transmitter/TX_counter/Q[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.055 r  UART_module/transmitter/TX_counter/ready_i_1/O
                         net (fo=1, routed)           0.000     2.055    UART_module/transmitter/TX_counter/ready_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  UART_module/transmitter/TX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 0.955ns (9.707%)  route 8.879ns (90.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.879     9.834    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.573     5.056    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y37          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 0.955ns (10.082%)  route 8.513ns (89.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.513     9.468    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X7Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.651     5.134    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.955ns (10.231%)  route 8.376ns (89.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.376     9.330    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X4Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.651     5.134    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.955ns (10.231%)  route 8.376ns (89.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.376     9.330    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X5Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.651     5.134    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.330ns  (logic 0.955ns (10.231%)  route 8.376ns (89.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=274, routed)         8.376     9.330    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X4Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.651     5.134    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y37          FDSE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.432%)  route 0.176ns (55.568%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.176     0.317    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.380%)  route 0.184ns (56.620%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.814%)  route 0.188ns (57.186%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.188     0.329    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/D
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.960%)  route 0.230ns (62.040%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.230     0.371    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/half_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.072%)  route 0.164ns (43.928%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/half_ready_reg/C
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_counter/half_ready_reg/Q
                         net (fo=3, routed)           0.164     0.328    UART_module/receiver/RX_counter/half_ready
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  UART_module/receiver/RX_counter/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.373    UART_module/receiver/RX_counter_n_1
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.862     2.056    UART_module/receiver/CLK
    SLICE_X9Y40          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.232     0.373    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.897%)  route 0.241ns (63.103%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.241     0.382    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.897%)  route 0.241ns (63.103%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.241     0.382    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X8Y39          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK





