Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: abc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "abc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "abc"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : abc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\whony\Desktop\Embedded\led_4digit\yy.v" into library work
Parsing module <CLK_Gen>.
Analyzing Verilog file "C:\Users\whony\Desktop\Embedded\led_4digit\dasd.v" into library work
Parsing module <Drive_4Dig_7Seg>.
Analyzing Verilog file "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf" into library work
Parsing module <CC16CE_HXILINX_abc>.
Parsing module <abc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <abc>.

Elaborating module <CLK_Gen>.

Elaborating module <Drive_4Dig_7Seg>.

Elaborating module <CC16CE_HXILINX_abc>.
WARNING:HDLCompiler:413 - "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf" Line 42: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <INV>.

Elaborating module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <abc>.
    Related source file is "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf".
    Set property "HU_SET = XLXI_3_0" for instance <XLXI_3>.
INFO:Xst:3210 - "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf" line 78: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf" line 78: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <abc> synthesized.

Synthesizing Unit <CLK_Gen>.
    Related source file is "C:\Users\whony\Desktop\Embedded\led_4digit\yy.v".
    Found 1-bit register for signal <rClk_20Hz>.
    Found 28-bit register for signal <cCounter_20kHz>.
    Found 1-bit register for signal <rClk_20kHz>.
    Found 28-bit register for signal <cCounter_20Hz>.
    Found 28-bit adder for signal <cCounter_20Hz[27]_GND_2_o_add_1_OUT> created at line 8.
    Found 28-bit adder for signal <cCounter_20kHz[27]_GND_2_o_add_4_OUT> created at line 14.
    Found 28-bit comparator greater for signal <n0001> created at line 9
    Found 28-bit comparator greater for signal <n0007> created at line 15
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <CLK_Gen> synthesized.

Synthesizing Unit <Drive_4Dig_7Seg>.
    Related source file is "C:\Users\whony\Desktop\Embedded\led_4digit\dasd.v".
        dStep = 100
    Found 4-bit register for signal <rSelect>.
    Found 4-bit register for signal <rEncData>.
    Found 16-bit register for signal <MasterCount>.
    Found 16-bit adder for signal <MasterCount[15]_GND_3_o_add_1_OUT> created at line 15.
    Found 16x8-bit Read Only RAM for signal <rSegment>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Drive_4Dig_7Seg> synthesized.

Synthesizing Unit <CC16CE_HXILINX_abc>.
    Related source file is "C:\Users\whony\Desktop\Embedded\led_4digit\abc.vf".
        TERMINAL_COUNT = 16'b1111111111111111
    Found 16-bit register for signal <Q>.
    Found 16-bit adder for signal <Q[15]_GND_4_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CC16CE_HXILINX_abc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 28-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 2
 16-bit register                                       : 2
 28-bit register                                       : 2
 4-bit register                                        : 2
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CC16CE_HXILINX_abc>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <CC16CE_HXILINX_abc> synthesized (advanced).

Synthesizing (advanced) Unit <CLK_Gen>.
The following registers are absorbed into counter <cCounter_20kHz>: 1 register on signal <cCounter_20kHz>.
The following registers are absorbed into counter <cCounter_20Hz>: 1 register on signal <cCounter_20Hz>.
Unit <CLK_Gen> synthesized (advanced).

Synthesizing (advanced) Unit <Drive_4Dig_7Seg>.
The following registers are absorbed into counter <MasterCount>: 1 register on signal <MasterCount>.
INFO:Xst:3231 - The small RAM <Mram_rSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rEncData>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rSegment>      |          |
    -----------------------------------------------------------------------
Unit <Drive_4Dig_7Seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 16-bit up counter                                     : 2
 28-bit up counter                                     : 2
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <abc> ...

Optimizing unit <CLK_Gen> ...

Optimizing unit <CC16CE_HXILINX_abc> ...

Optimizing unit <Drive_4Dig_7Seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block abc, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : abc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 341
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 83
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT4                        : 19
#      LUT5                        : 19
#      LUT6                        : 15
#      MUXCY                       : 95
#      VCC                         : 2
#      XORCY                       : 88
# FlipFlops/Latches                : 98
#      FD                          : 2
#      FDCE                        : 16
#      FDE                         : 4
#      FDR                         : 72
#      FDRE                        : 3
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 1
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  11440     0%  
 Number of Slice LUTs:                  154  out of   5720     2%  
    Number used as Logic:               154  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:      57  out of    155    36%  
   Number with an unused LUT:             1  out of    155     0%  
   Number of fully used LUT-FF pairs:    97  out of    155    62%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    102    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 58    |
XLXI_1/rClk_20Hz                   | NONE(XLXI_3/Q_0)       | 16    |
XLXI_1/rClk_20kHz                  | BUFG                   | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.714ns (Maximum Frequency: 212.143MHz)
   Minimum input arrival time before clock: 3.803ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 3.830ns (frequency: 261.110MHz)
  Total number of paths / destination ports: 3627 / 114
-------------------------------------------------------------------------
Delay:               3.830ns (Levels of Logic = 7)
  Source:            XLXI_1/cCounter_20kHz_5 (FF)
  Destination:       XLXI_1/cCounter_20kHz_27 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_1/cCounter_20kHz_5 to XLXI_1/cCounter_20kHz_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  XLXI_1/cCounter_20kHz_5 (XLXI_1/cCounter_20kHz_5)
     LUT5:I0->O            1   0.203   0.000  XLXI_1/Mcompar_n0007_lut<0> (XLXI_1/Mcompar_n0007_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_1/Mcompar_n0007_cy<0> (XLXI_1/Mcompar_n0007_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_n0007_cy<1> (XLXI_1/Mcompar_n0007_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_n0007_cy<2> (XLXI_1/Mcompar_n0007_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_n0007_cy<3> (XLXI_1/Mcompar_n0007_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_1/Mcompar_n0007_cy<4> (XLXI_1/Mcompar_n0007_cy<4>)
     MUXCY:CI->O          29   0.258   1.249  XLXI_1/Mcompar_n0007_cy<5> (XLXI_1/Mcompar_n0007_cy<5>)
     FDR:R                     0.430          XLXI_1/cCounter_20kHz_0
    ----------------------------------------
    Total                      3.830ns (1.586ns logic, 2.244ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/rClk_20Hz'
  Clock period: 2.023ns (frequency: 494.254MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 17)
  Source:            XLXI_3/Q_0 (FF)
  Destination:       XLXI_3/Q_15 (FF)
  Source Clock:      XLXI_1/rClk_20Hz rising
  Destination Clock: XLXI_1/rClk_20Hz rising

  Data Path: XLXI_3/Q_0 to XLXI_3/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  Q_0 (Q_0)
     INV:I->O              1   0.206   0.000  Mcount_Q_lut<0>_INV_0 (Mcount_Q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_Q_cy<0> (Mcount_Q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<1> (Mcount_Q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<2> (Mcount_Q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<3> (Mcount_Q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<4> (Mcount_Q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<5> (Mcount_Q_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<6> (Mcount_Q_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<7> (Mcount_Q_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<8> (Mcount_Q_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<9> (Mcount_Q_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<10> (Mcount_Q_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<11> (Mcount_Q_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<12> (Mcount_Q_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<13> (Mcount_Q_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_Q_cy<14> (Mcount_Q_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Mcount_Q_xor<15> (Result<15>)
     FDCE:D                    0.102          Q_15
    ----------------------------------------
    Total                      2.023ns (1.373ns logic, 0.650ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/rClk_20kHz'
  Clock period: 4.714ns (frequency: 212.143MHz)
  Total number of paths / destination ports: 924 / 52
-------------------------------------------------------------------------
Delay:               4.714ns (Levels of Logic = 3)
  Source:            XLXI_2/MasterCount_10 (FF)
  Destination:       XLXI_2/rEncData_3 (FF)
  Source Clock:      XLXI_1/rClk_20kHz rising
  Destination Clock: XLXI_1/rClk_20kHz rising

  Data Path: XLXI_2/MasterCount_10 to XLXI_2/rEncData_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.138  XLXI_2/MasterCount_10 (XLXI_2/MasterCount_10)
     LUT6:I0->O            1   0.203   0.684  XLXI_2/GND_3_o_GND_3_o_equal_12_o<15>1_SW4 (N40)
     LUT6:I4->O            9   0.203   0.830  XLXI_2/GND_3_o_GND_3_o_equal_12_o<15> (XLXI_2/GND_3_o_GND_3_o_equal_12_o)
     LUT2:I1->O            4   0.205   0.683  XLXI_2/_n0066_inv1 (XLXI_2/_n0066_inv)
     FDE:CE                    0.322          XLXI_2/rEncData_0
    ----------------------------------------
    Total                      4.714ns (1.380ns logic, 3.334ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/rClk_20Hz'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.803ns (Levels of Logic = 3)
  Source:            Reset_Onboard (PAD)
  Destination:       XLXI_3/Q_0 (FF)
  Destination Clock: XLXI_1/rClk_20Hz rising

  Data Path: Reset_Onboard to XLXI_3/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Reset_Onboard_IBUF (Reset_Onboard_IBUF)
     INV:I->O             16   0.568   1.004  XLXI_4 (XLXN_4)
     begin scope: 'XLXI_3:CLR'
     FDCE:CLR                  0.430          Q_0
    ----------------------------------------
    Total                      3.803ns (2.220ns logic, 1.583ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/rClk_20kHz'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            XLXI_2/rEncData_0 (FF)
  Destination:       SegmentEnc<6> (PAD)
  Source Clock:      XLXI_1/rClk_20kHz rising

  Data Path: XLXI_2/rEncData_0 to SegmentEnc<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.021  XLXI_2/rEncData_0 (XLXI_2/rEncData_0)
     LUT4:I0->O            1   0.203   0.579  XLXI_2/xSegment<4>1 (SegmentEnc_4_OBUF)
     OBUF:I->O                 2.571          SegmentEnc_4_OBUF (SegmentEnc<4>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/rClk_20Hz'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 2)
  Source:            XLXI_3/Q_14 (FF)
  Destination:       xCount<14> (PAD)
  Source Clock:      XLXI_1/rClk_20Hz rising

  Data Path: XLXI_3/Q_14 to xCount<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  Q_14 (Q_14)
     end scope: 'XLXI_3:Q<14>'
     OBUF:I->O                 2.571          xCount_14_OBUF (xCount<14>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    3.830|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/rClk_20Hz
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/rClk_20Hz|    2.023|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/rClk_20kHz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_1/rClk_20Hz |    3.725|         |         |         |
XLXI_1/rClk_20kHz|    4.714|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.76 secs
 
--> 

Total memory usage is 283164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

