Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:41:38 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 43B5C58050C
	for <like.xu@linux.intel.com>; Thu, 20 Dec 2018 11:21:35 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by fmsmga002-1.fm.intel.com with ESMTP; 20 Dec 2018 11:21:34 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Abr5FHRFVZDIuBPrb+SFVmp1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ7yrsuwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VC+85Kl3VhDnlC?=
 =?us-ascii?q?YHNyY48G7JjMxwkLlbqw+lqxBm3oLYfJ2ZOP94c6jAf90VWHBBU95fWSNDAo2y?=
 =?us-ascii?q?cYgBAOUdMuhXsof9v1kDoxmxCAWxCu7j1iFHhmTt0K0m0OksCx3K0BA8E98Mtn?=
 =?us-ascii?q?nfsdX7NL0VUeCw1KTG1y/Mb/dT2Tjj8ojDbx4vruuXUr1rb8XRzVUvHB7Cg1WI?=
 =?us-ascii?q?s4PlOzaV2foXs2WA9OpgVOyvi285qw5vuDSg2sAsiozQi48T11vK9j15zZ4rKd?=
 =?us-ascii?q?GkS0N3e8OoHIZTui2AKYd7TMMvT3t1tCs40rEKp5+2cDQXxJki2hLSaOKLfo2U?=
 =?us-ascii?q?7R/nV+udPTJ1iXZkdb2jghu/8lWvxfD5W8S731tHrSlIn9zIu3wRzBPf982KR/?=
 =?us-ascii?q?t580i8xDqC0R3Y5PteLkAuj6XbLoYswr4umZoXtkTOBiv2mETtjK+KbUUo4Oeo?=
 =?us-ascii?q?6+L6Yrn8oZ+cLYB0hhn/MqQohMO/Hfw1PhYSU2WY4+iwyaDv8E7jTLlUgPA7kr?=
 =?us-ascii?q?PVvI3YKMgDo662GQ5V0oIt6xalCDem1cwVnWAZI1JAZRKLlpXmNE/QIP/mCfez?=
 =?us-ascii?q?mk+jkDB2x/DAIrLuHI7NIn/HkLfgfrZy9VRQyQUuzd1H45JUC7cBIO/8W0Prtd?=
 =?us-ascii?q?zYCAM5PBKww+r9FNp90YYeVHmJAq+eNqPSvlmI5v81L+mLfo8Vty7xK+I56P72?=
 =?us-ascii?q?kX85hVgdcLGt3ZsWa3C3AO5qIkqEYXf3htcBEGEKvhcxTeDwiV2CVyJTaGi2X6?=
 =?us-ascii?q?4m+j47D4emXs/+QJuwiumBwDujBc8RIWRHEUyXV3HvcYqCRrELci3VJ8ZgljkN?=
 =?us-ascii?q?U/+mU5Mg0he18xb3zqciIufK9ylLiJT4ydIg4uTSkQ01pyV5CtnY32yTQmUxhG?=
 =?us-ascii?q?4RWjItwIh5pkpyzErF1rJ31OdFH95e7O8cTwEhKJTHxPZ7Ad2hZgWUd9OIU0qv?=
 =?us-ascii?q?Q8/8Whk+S9swx5kFZEMuNc+li0X71i6vDqVdu7WBDpEw7uqIx3H1Istn423H2q?=
 =?us-ascii?q?g/gh8tRc4ZZj7uvbJ26wWGX92BqE6ejav/MP1EhCM=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CZEACS6htchxHrdtBkGgEBAx8CAQEFA?=
 =?us-ascii?q?QGBTgKBLyWCPYN9iHiLHIFoJYkVjkiBbhgBARgUhy4iNAkNAQMBAQEBAQECARM?=
 =?us-ascii?q?BAQEKCwkIGw4jDII2BQIDGgEGglsBAQICAQECIA8BBQgBAQQKKQECAwECBgIKE?=
 =?us-ascii?q?gYCAiIEAgIDAR0TAQUBDg4ZBYMdgWoDDQgBBJwDPIopcIEvgnYBAQWEfw2CFQg?=
 =?us-ascii?q?SeYs0F4F/gRABM4JfgleCd4I7gleQXYVDimwzCYIpjAqDVAJWiRaHZY9aigwCB?=
 =?us-ascii?q?AIEBQIFDyGBJYIOMxoIGxWDJ4YIinRRgQIFIROLNYF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CZEACS6htchxHrdtBkGgEBAx8CAQEFAQGBTgKBLyWCPYN?=
 =?us-ascii?q?9iHiLHIFoJYkVjkiBbhgBARgUhy4iNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jD?=
 =?us-ascii?q?II2BQIDGgEGglsBAQICAQECIA8BBQgBAQQKKQECAwECBgIKEgYCAiIEAgIDAR0?=
 =?us-ascii?q?TAQUBDg4ZBYMdgWoDDQgBBJwDPIopcIEvgnYBAQWEfw2CFQgSeYs0F4F/gRABM?=
 =?us-ascii?q?4JfgleCd4I7gleQXYVDimwzCYIpjAqDVAJWiRaHZY9aigwCBAIEBQIFDyGBJYI?=
 =?us-ascii?q?OMxoIGxWDJ4YIinRRgQIFIROLNYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,378,1539673200"; 
   d="scan'208";a="58350924"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 20 Dec 2018 11:20:41 -0800
Received: from localhost ([::1]:39511 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1ga3s8-0004UR-Pt
	for like.xu@linux.intel.com; Thu, 20 Dec 2018 14:20:40 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:35380)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1ga3KC-0001dP-4T
	for qemu-devel@nongnu.org; Thu, 20 Dec 2018 13:45:37 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1ga3KB-0001u4-A8
	for qemu-devel@nongnu.org; Thu, 20 Dec 2018 13:45:36 -0500
Received: from mail-qt1-x842.google.com ([2607:f8b0:4864:20::842]:33803)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1ga3KB-0001sa-3C
	for qemu-devel@nongnu.org; Thu, 20 Dec 2018 13:45:35 -0500
Received: by mail-qt1-x842.google.com with SMTP id r14so2980467qtp.1
	for <qemu-devel@nongnu.org>; Thu, 20 Dec 2018 10:45:34 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=date:subject:in-reply-to:cc:from:to:message-id:mime-version
	:content-transfer-encoding;
	bh=mEkvHBq2khD4ut3Clc7oxeBWO1MXA3USsxfysFhpuvE=;
	b=CQWLSMozVwISpmc4P4o43NZIOVHWgMkyCLAVluojQk0xhDHzM9szdmbZZmHMUdc9K+
	rtzNGLCqUZ5d7xoXmmUl+/eUrGBewyopkH3A4Dcb7boOF8zlIVc/btUq8wVCsDQ2l6Qs
	gozcvXs3Q5lbhjyTbrikMms/CmAAxOYQFhuN40wVHRbIPbeLWyS+gMaskhFEaUo5vYiD
	NvvUNXpoZRb/anBwDDOnU89945R0IgzoNHdWiazZqwhM6SvlLstacQJ8He7NtYgwlxla
	L2UfRN4U0F2pOTN16heayNOOawDf0yQbXfDgRCROPpp+LVQlIVfijSOAH2TVpSLgtcs1
	Po6g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id
	:mime-version:content-transfer-encoding;
	bh=mEkvHBq2khD4ut3Clc7oxeBWO1MXA3USsxfysFhpuvE=;
	b=ki8Rpx9orl4HR7RPs1gCmmbTgtVtqphNgsGGkj7TmZ08W6gdXSORB3IAaW0dOkJ8wV
	eWDORoOgnEEeru80vNNPBDA1rLHwDWxXfVGY02tO60rzEEKqNyVOeCl1V9rGiwTzc3rq
	ElBrbtJHFf1BxAI6dlFJaMEsDlGwcayaDDClkpwK3jFbkx5Y7PNGBYg3UHML4YD1iPi0
	3wOWiK6aBaNx1MJ/31zprHpODDFrox3fcb01M6e/nAsMwAzoz2l4+ZvPdKY7XufmLIwP
	zlH4IZizA6Uitqu0BpKrCsjIjOIA3D5Xjgzw8l5brJpaHmbsuezsQkJf5FFyYDgrwXVb
	4RVw==
X-Gm-Message-State: AA+aEWZGG9jDR22bsJQgx8XTwNhzzudJZinG7bsQ4OhGnbVERKbUg0Tv
	4o2s+4Z7vJ2AmqaJQ1l7oAFP0g==
X-Google-Smtp-Source: AFSGD/VO0ky9WOGRF6F9A23pF4wnNqnzNEBd4dH+jf/Aaw7Y8Ym4s7zimKxOYMeRaGJEDEMrdwiEig==
X-Received: by 2002:ac8:468f:: with SMTP id g15mr27204105qto.363.1545331534104;
	Thu, 20 Dec 2018 10:45:34 -0800 (PST)
Received: from localhost ([2601:182:c980:96c:8dd:4488:90b1:59d1])
	by smtp.gmail.com with ESMTPSA id
	q70sm5728161qkq.10.2018.12.20.10.45.32
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Thu, 20 Dec 2018 10:45:32 -0800 (PST)
Date: Thu, 20 Dec 2018 10:45:32 -0800 (PST)
X-Google-Original-Date: Thu, 20 Dec 2018 10:45:25 PST (-0800)
In-Reply-To: <CAKmqyKNY4FCzXcpBMWawVA9RWGBZ7vctRLaQGhsODH6HCXkK9A@mail.gmail.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: alistair23@gmail.com
Message-ID: <mhng-9f966fb7-686c-4427-a39c-850368f88f0e@palmer-si-x1c4>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::842
Subject: Re: [Qemu-devel] [PATCH v2 00/23] Add RISC-V TCG backend support
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-riscv@nongnu.org, Alistair Francis <Alistair.Francis@wdc.com>,
	richard.henderson@linaro.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Thu, 20 Dec 2018 09:20:05 PST (-0800), alistair23@gmail.com wrote:
> On Wed, Dec 19, 2018 at 10:07 PM Richard Henderson
> <richard.henderson@linaro.org> wrote:
>>
>> On 12/19/18 11:16 AM, Alistair Francis wrote:
>> > This patch set adds RISC-V backend support to QEMU. This is based on
>> > Michael Clark's original work with extra work on top.
>> >
>> > This has been somewhat tested and can run other architecture softmmu
>> > code. It seems that any complex OS will eventually hang, but we can
>> > run the BIOS and OS startup code for a number of different operating
>> > systems.
>> >
>> > I haven't tested linux user support at all yet. I think Michael had that
>> > working reliably though and hopefully my changes haven't broken it.
>> >
>> > There are still some todos in the code (there are missing instructions
>> > and byte swapping) but these should assert instead of generating invalid
>> > code.
>>
>> Queued to tcg-next, with the extrh fix.
>
> Thanks Richard!

Sounds good to me.  I'm still attempting to collect the RISC-V patches to get a 
PR out, a few things came up but I should have time now.  This was the biggest 
patch set, so it should be a lot easier now.

Thanks for picking this up!

>> Some of those todos are no longer todos, since e.g. bswap is now optional.
>> Those asserts should never fire (as a good assert should do, I suppose).
>>
>> The missing instructions are only for riscv32, which afaik is just now making
>> its way to glibc.  So a chroot complete enough to build qemu is a ways away.
>> I'm ok with leaving that incomplete for now.

We've decided to delay the rv32i glibc port until after the next glibc release, 
which is targeted for the beginning of February.  glibc should freeze at the 
end of the year, at which point we're going to do a rv32i glibc prerelease and 
try to build a proper userspace with the theory being that we'll shake out ABI 
bugs that way.

