// Seed: 3746061227
module module_0;
  tri0 id_1;
  assign id_1 = -id_1 | 1 | 1 | 1;
  tri id_2 = 1;
  wor id_3;
  tranif0 (1, id_2);
  final $display(id_3, id_2);
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    output uwire id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11,
    input supply1 id_12
    , id_27,
    output tri0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    output uwire id_16,
    output supply1 id_17,
    input tri1 id_18,
    input supply0 id_19,
    output supply0 id_20,
    input wor id_21,
    output tri1 id_22,
    input wor id_23,
    output supply1 id_24,
    output logic id_25
);
  always @(posedge id_21)
    if (id_8 - id_27) id_17 = id_18;
    else id_25 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
endmodule
