 
cpldfit:  version I.24                              Xilinx Inc.
                                  Fitter Report
Design Name: ALU                                 Date:  4-15-2007,  4:18PM
Device Used: XA2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
34 /64  ( 53%) 154 /224  ( 69%) 67  /160  ( 42%) 20 /64  ( 31%) 24 /33  ( 73%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      10/16     19/40    56/56*    2/ 8    1/1*     0/1      0/1      0/1
FB2      10/16     21/40    56/56*    6/ 9    1/1*     0/1      0/1      0/1
FB3      14/16     27/40    42/56     4/ 9    1/1*     0/1      0/1      0/1
FB4       0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    34/64     67/160  154/224   12/33    3/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4

Signal 'CLK' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    16     25
Output        :   12          12    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     24          24

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal                     Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                       Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
resm<4>                    19    17    FB1_10  33    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
resm<6>                    10    14    FB1_11  32    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
resm<5>                    18    15    FB2_1   39    I/O       O       LVCMOS18           FAST LATCH   RESET
resm<7>                    2     12    FB2_2   40    I/O       O       LVCMOS18           FAST LATCH   RESET
resm<3>                    13    13    FB2_5   41    I/O       O       LVCMOS18           FAST LATCH   RESET
resm<2>                    7     10    FB2_6   42    I/O       O       LVCMOS18           FAST LATCH   RESET
resm<1>                    5     8     FB2_8   44    GCK/I/O   O       LVCMOS18           FAST LATCH   RESET
resm<0>                    2     6     FB2_10  1     GCK/I/O   O       LVCMOS18           FAST LATCH   RESET
res<3>                     10    10    FB3_1   29    I/O       O       LVCMOS18           FAST LATCH   RESET
res<2>                     5     8     FB3_2   28    I/O       O       LVCMOS18           FAST LATCH   RESET
res<0>                     5     8     FB3_3   27    I/O       O       LVCMOS18           FAST LATCH   RESET
res<1>                     8     10    FB3_6   23    I/O       O       LVCMOS18           FAST LATCH   RESET

** 22 Buried Nodes **

Signal                     Total Total Loc     Reg     Reg Init
Name                       Pts   Inps          Use     State
cableshif<0>               1     1     FB1_1   DEFF    RESET
cableshif<1>               1     1     FB1_2   DEFF    RESET
cableshif<2>               1     1     FB1_3   DEFF    RESET
N_PZ_134                   2     4     FB1_8           
cableshif<3>               1     1     FB1_9   DEFF    RESET
N_PZ_161                   2     5     FB1_14          
C6/Mmux__n0009_I1_Result2  8     13    FB1_15          
C3/_n0009                  12    13    FB1_16          
N_PZ_68                    2     3     FB2_11          
N_PZ_78                    2     4     FB2_14          
C3/Mxor_p<3>__n0001        5     7     FB2_15          
C1/cable<2>                5     8     FB2_16          
N_PZ_51                    1     2     FB3_4           
N_PZ_50                    1     2     FB3_5           
cableshifr<1>              2     2     FB3_7   DEFF    RESET
cableshifr<0>              2     2     FB3_8   DEFF    RESET
cableshifr<3>              2     2     FB3_9   DEFF    RESET
N_PZ_109                   2     2     FB3_12          
cableshifr<2>              2     2     FB3_13  DEFF    RESET
N_PZ_90                    2     3     FB3_14          
N_PZ_76                    2     2     FB3_15          
N_PZ_48                    1     2     FB3_16          

** 12 Inputs **

Signal                     Loc     Pin   Pin       Pin     I/O      I/O
Name                               No.   Type      Use     STD      Style
datoa<3>                   FB1_1   38    I/O       I       LVCMOS18 KPR
datoa<0>                   FB1_2   37    I/O       I       LVCMOS18 KPR
datoa<1>                   FB1_3   36    I/O       I       LVCMOS18 KPR
datoa<2>                   FB1_9   34    GTS/I/O   I       LVCMOS18 KPR
datob<2>                   FB1_12  31    GTS/I/O   I       LVCMOS18 KPR
datob<3>                   FB1_13  30    GSR/I/O   I       LVCMOS18 KPR
CLK                        FB2_7   43    GCK/I/O   GCK     LVCMOS18 KPR
datob<0>                   FB2_12  2     I/O       I       LVCMOS18 KPR
datob<1>                   FB2_13  3     I/O       I       LVCMOS18 KPR
selecs<0>                  FB3_10  22    I/O       I       LVCMOS18 KPR
selecs<1>                  FB3_11  21    I/O       I       LVCMOS18 KPR
selecs<2>                  FB3_12  20    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               19/21
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
cableshif<0>                  1     FB1_1   38   I/O     I                 
cableshif<1>                  1     FB1_2   37   I/O     I                 
cableshif<2>                  1     FB1_3   36   I/O     I                 
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
N_PZ_134                      2     FB1_8        (b)     (b)               
cableshif<3>                  1     FB1_9   34   GTS/I/O I                 
resm<4>                       19    FB1_10  33   GTS/I/O O      +          
resm<6>                       10    FB1_11  32   GTS/I/O O      +          
(unused)                      0     FB1_12  31   GTS/I/O I     
(unused)                      0     FB1_13  30   GSR/I/O I     
N_PZ_161                      2     FB1_14       (b)     (b)               
C6/Mmux__n0009_I1_Result2     8     FB1_15       (b)     (b)               
C3/_n0009                     12    FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: C3/Mxor_p<3>__n0001   8: N_PZ_76           14: datob<0> 
  2: C3/_n0009             9: N_PZ_78           15: datob<2> 
  3: N_PZ_109             10: N_PZ_90           16: datob<3> 
  4: N_PZ_48              11: datoa<0>          17: selecs<0> 
  5: N_PZ_50              12: datoa<1>          18: selecs<1> 
  6: N_PZ_51              13: datoa<2>          19: selecs<2> 
  7: N_PZ_68             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_134          ..X.....X...X.X......................... 4       
resm<4>           XX.XXXXXXXXXXXXXXX...................... 17      
resm<6>           .X.XXXXX.X.XXXXXXX...................... 14      
N_PZ_161          ..X.....X.......XXX..................... 5       
C6/Mmux__n0009_I1_Result2 
                  ..X.XX.X.XXXXXX.XXX..................... 13      
C3/_n0009         X..XXX.XXXXXXXXX........................ 13      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
resm<5>                       18    FB2_1   39   I/O     O      +          
resm<7>                       2     FB2_2   40   I/O     O      +          
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
resm<3>                       13    FB2_5   41   I/O     O      +          
resm<2>                       7     FB2_6   42   I/O     O      +          
(unused)                      0     FB2_7   43   GCK/I/O GCK   
resm<1>                       5     FB2_8   44   GCK/I/O O      +          
(unused)                      0     FB2_9        (b)           
resm<0>                       2     FB2_10  1    GCK/I/O O      +          
N_PZ_68                       2     FB2_11       (b)     (b)               
(unused)                      0     FB2_12  2    I/O     I     
(unused)                      0     FB2_13  3    I/O     I     
N_PZ_78                       2     FB2_14       (b)     (b)               
C3/Mxor_p<3>__n0001           5     FB2_15       (b)     (b)               
C1/cable<2>                   5     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: C3/Mxor_p<3>__n0001   8: N_PZ_76           15: datob<0> 
  2: C3/_n0009             9: N_PZ_78           16: datob<1> 
  3: N_PZ_109             10: N_PZ_90           17: datob<2> 
  4: N_PZ_48              11: datoa<0>          18: datob<3> 
  5: N_PZ_50              12: datoa<1>          19: selecs<0> 
  6: N_PZ_51              13: datoa<2>          20: selecs<1> 
  7: N_PZ_68              14: datoa<3>          21: selecs<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
resm<5>           .X.XXXXX.X.XX.XXXXXX.................... 15      
resm<7>           .X....X....XXXXXXXXXX................... 12      
resm<3>           X..XXXX....XXXX.X.XXX................... 13      
resm<2>           ..X.X.X...X.X.X.X.XXX................... 10      
resm<1>           ......X...XX..XX..XXX................... 8       
resm<0>           ......X...X...X...XXX................... 6       
N_PZ_68           ..................XXX................... 3       
N_PZ_78           .......X..XX..X......................... 4       
C3/Mxor_p<3>__n0001 
                  ....X...XXX.X.X..X...................... 7       
C1/cable<2>       ....XX.X.XX.X.X.X....................... 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               27/13
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   42/14
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
res<3>                        10    FB3_1   29   I/O     O      +          
res<2>                        5     FB3_2   28   I/O     O      +          
res<0>                        5     FB3_3   27   I/O     O      +          
N_PZ_51                       1     FB3_4        (b)     (b)               
N_PZ_50                       1     FB3_5        (b)     (b)               
res<1>                        8     FB3_6   23   I/O     O      +          
cableshifr<1>                 2     FB3_7        (b)     (b)               
cableshifr<0>                 2     FB3_8        (b)     (b)               
cableshifr<3>                 2     FB3_9        (b)     (b)               
(unused)                      0     FB3_10  22   I/O     I     
(unused)                      0     FB3_11  21   I/O     I     
N_PZ_109                      2     FB3_12  20   I/O     I                 
cableshifr<2>                 2     FB3_13       (b)     (b)               
N_PZ_90                       2     FB3_14  19   I/O     (b)               
N_PZ_76                       2     FB3_15  18   I/O     (b)               
N_PZ_48                       1     FB3_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: C1/cable<2>                10: cableshif<1>      19: datoa<2> 
  2: C6/Mmux__n0009_I1_Result2  11: cableshif<2>      20: datoa<3> 
  3: N_PZ_134                   12: cableshif<3>      21: datob<0> 
  4: N_PZ_161                   13: cableshifr<0>     22: datob<1> 
  5: N_PZ_68                    14: cableshifr<1>     23: datob<2> 
  6: N_PZ_76                    15: cableshifr<2>     24: datob<3> 
  7: N_PZ_78                    16: cableshifr<3>     25: selecs<0> 
  8: N_PZ_90                    17: datoa<0>          26: selecs<1> 
  9: cableshif<0>               18: datoa<1>          27: selecs<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
res<3>            X.X.X......X...X...X...XXXX............. 10      
res<2>            .X.XX.....X...X.........XXX............. 8       
res<0>            ....X...X...X...X...X...XXX............. 8       
N_PZ_51           ..................X..X.................. 2       
N_PZ_50           .................X...X.................. 2       
res<1>            ....XXX..X...X..X...X...XXX............. 10      
cableshifr<1>     .......X..........X..................... 2       
cableshifr<0>     .......X.........X...................... 2       
cableshifr<3>     .......X........X....................... 2       
N_PZ_109          ..................X...X................. 2       
cableshifr<2>     .......X...........X.................... 2       
N_PZ_90           ....................XXX................. 3       
N_PZ_76           .................X...X.................. 2       
N_PZ_48           ...................XX................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O           
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O           
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********


C1/cable(2) <= ((N_PZ_90 AND N_PZ_50)
	OR (datob(2) AND datoa(2))
	OR (N_PZ_50 AND N_PZ_51)
	OR (datob(0) AND datoa(0) AND N_PZ_90 AND N_PZ_76)
	OR (datob(0) AND datoa(0) AND datoa(2) AND N_PZ_76));


C3/Mxor_p(3)__n0001 <= (datoa(0) AND datob(3))
	XOR ((datoa(0) AND N_PZ_90 AND N_PZ_50)
	OR (datob(0) AND datoa(0) AND N_PZ_90 AND datoa(2))
	OR (datob(0) AND datoa(0) AND NOT datoa(2) AND N_PZ_50 AND 
	datob(3))
	OR (datob(0) AND NOT datoa(2) AND NOT N_PZ_78 AND N_PZ_50 AND 
	NOT datob(3)));


C3/_n0009 <= ((NOT datob(0) AND datoa(0) AND N_PZ_51 AND datob(3) AND 
	NOT C3/Mxor_p(3)__n0001)
	OR (NOT datob(0) AND NOT datob(2) AND N_PZ_50 AND N_PZ_51 AND 
	C3/Mxor_p(3)__n0001)
	OR (N_PZ_90 AND N_PZ_76 AND N_PZ_51 AND 
	C3/Mxor_p(3)__n0001 AND NOT N_PZ_48)
	OR (datob(0) AND datoa(0) AND N_PZ_90 AND N_PZ_51 AND 
	datob(3) AND NOT N_PZ_48)
	OR (datoa(0) AND datob(2) AND datoa(1) AND NOT datoa(2) AND 
	datob(3) AND NOT N_PZ_48)
	OR (datoa(0) AND NOT datob(2) AND datoa(1) AND NOT N_PZ_51 AND 
	datob(3) AND NOT C3/Mxor_p(3)__n0001)
	OR (datoa(0) AND NOT datob(2) AND datoa(1) AND NOT N_PZ_51 AND 
	datob(3) AND N_PZ_48)
	OR (datoa(0) AND NOT datoa(1) AND datoa(2) AND NOT N_PZ_76 AND 
	datob(3) AND NOT C3/Mxor_p(3)__n0001)
	OR (datoa(0) AND datoa(2) AND NOT N_PZ_51 AND datob(3) AND 
	NOT C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (N_PZ_90 AND NOT datoa(1) AND datoa(2) AND NOT N_PZ_76 AND 
	C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (datoa(2) AND N_PZ_76 AND NOT N_PZ_51 AND NOT datob(3) AND 
	C3/Mxor_p(3)__n0001 AND NOT N_PZ_48)
	OR (datoa(0) AND NOT datob(2) AND N_PZ_78 AND N_PZ_51 AND 
	datob(3) AND NOT C3/Mxor_p(3)__n0001 AND N_PZ_48));


C6/Mmux__n0009_I1_Result2 <= ((NOT datob(0) AND NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT N_PZ_50 AND N_PZ_109)
	OR (NOT datoa(0) AND NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT N_PZ_50 AND N_PZ_109)
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND N_PZ_90 AND 
	N_PZ_50 AND N_PZ_51)
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datob(2) AND 
	NOT datoa(2) AND N_PZ_50)
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND N_PZ_90 AND 
	NOT datoa(1) AND NOT datoa(2) AND NOT N_PZ_76)
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datob(2) AND 
	datoa(2) AND NOT N_PZ_76 AND NOT N_PZ_51)
	OR (datob(0) AND datoa(0) AND NOT selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND N_PZ_90 AND datoa(2) AND N_PZ_76)
	OR (datob(0) AND datoa(0) AND NOT selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND NOT N_PZ_90 AND NOT datoa(2) AND N_PZ_76));


N_PZ_109 <= ((datob(2) AND NOT datoa(2))
	OR (NOT datob(2) AND datoa(2)));


N_PZ_134 <= ((NOT datob(2) AND datoa(2))
	OR (NOT N_PZ_78 AND NOT N_PZ_109));


N_PZ_161 <= ((NOT selecs(1) AND NOT selecs(2) AND selecs(0) AND N_PZ_78 AND 
	NOT N_PZ_109)
	OR (NOT selecs(1) AND NOT selecs(2) AND selecs(0) AND NOT N_PZ_78 AND 
	N_PZ_109));


N_PZ_48 <= (datob(0) AND datoa(3));


N_PZ_50 <= (datob(1) AND datoa(1));


N_PZ_51 <= (datob(1) AND datoa(2));


N_PZ_68 <= ((selecs(1) AND selecs(2))
	OR (selecs(2) AND selecs(0)));


N_PZ_76 <= ((datob(1) AND NOT datoa(1))
	OR (NOT datob(1) AND datoa(1)));


N_PZ_78 <= ((NOT datoa(1) AND N_PZ_76)
	OR (datob(0) AND NOT datoa(0) AND NOT N_PZ_76));


N_PZ_90 <= ((datob(0) AND datob(2))
	OR (datob(2) AND datob(1)));

FDCPE_cableshif0: FDCPE port map (cableshif(0),datoa(3),CLK,'0','0',N_PZ_90);

FDCPE_cableshif1: FDCPE port map (cableshif(1),datoa(0),CLK,'0','0',N_PZ_90);

FDCPE_cableshif2: FDCPE port map (cableshif(2),datoa(1),CLK,'0','0',N_PZ_90);

FDCPE_cableshif3: FDCPE port map (cableshif(3),datoa(2),CLK,'0','0',N_PZ_90);

FDCPE_cableshifr0: FDCPE port map (cableshifr(0),datoa(1),CLK,'0','0',N_PZ_90);

FDCPE_cableshifr1: FDCPE port map (cableshifr(1),datoa(2),CLK,'0','0',N_PZ_90);

FDCPE_cableshifr2: FDCPE port map (cableshifr(2),datoa(3),CLK,'0','0',N_PZ_90);

FDCPE_cableshifr3: FDCPE port map (cableshifr(3),datoa(0),CLK,'0','0',N_PZ_90);

LDCP_res0: LDCP port map (res(0),res_D(0),NOT N_PZ_68,'0','0');
res_D(0) <= ((datob(0) AND NOT datoa(0) AND NOT selecs(1) AND NOT selecs(2))
	OR (NOT datob(0) AND datoa(0) AND NOT selecs(1) AND NOT selecs(2))
	OR (selecs(1) AND NOT selecs(2) AND selecs(0) AND 
	cableshif(0))
	OR (NOT selecs(1) AND selecs(2) AND NOT selecs(0) AND 
	cableshifr(0)));

LDCP_res1: LDCP port map (res(1),res_D(1),NOT N_PZ_68,'0','0');
res_D(1) <= ((NOT datob(0) AND NOT selecs(1) AND NOT selecs(2) AND N_PZ_76)
	OR (selecs(1) AND NOT selecs(2) AND selecs(0) AND 
	cableshif(1))
	OR (NOT selecs(1) AND selecs(2) AND NOT selecs(0) AND 
	cableshifr(1))
	OR (datoa(0) AND NOT selecs(1) AND NOT selecs(2) AND selecs(0) AND 
	N_PZ_76)
	OR (NOT datoa(0) AND NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	N_PZ_76)
	OR (NOT selecs(1) AND NOT selecs(2) AND selecs(0) AND NOT N_PZ_76 AND 
	N_PZ_78)
	OR (datob(0) AND NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT N_PZ_76 AND NOT N_PZ_78));

LDCP_res2: LDCP port map (res(2),res_D(2),NOT N_PZ_68,'0','0');
res_D(2) <= NOT ((NOT C6/Mmux__n0009_I1_Result2 AND NOT N_PZ_161)
	XOR ((NOT selecs(1) AND selecs(2) AND NOT N_PZ_68 AND 
	NOT C6/Mmux__n0009_I1_Result2 AND NOT N_PZ_161 AND cableshifr(2))
	OR (selecs(2) AND selecs(0) AND NOT N_PZ_68 AND 
	NOT C6/Mmux__n0009_I1_Result2 AND NOT N_PZ_161 AND cableshifr(2))
	OR (selecs(1) AND NOT selecs(2) AND selecs(0) AND NOT N_PZ_68 AND 
	NOT C6/Mmux__n0009_I1_Result2 AND NOT N_PZ_161 AND cableshif(2))));

LDCP_res3: LDCP port map (res(3),res_D(3),NOT N_PZ_68,'0','0');
res_D(3) <= (NOT selecs(1) AND datob(3))
	XOR ((selecs(1) AND NOT selecs(2) AND selecs(0) AND 
	cableshif(3))
	OR (NOT selecs(1) AND selecs(0) AND N_PZ_68 AND datob(3))
	OR (NOT selecs(1) AND selecs(2) AND NOT selecs(0) AND datob(3) AND 
	NOT cableshifr(3))
	OR (NOT selecs(1) AND selecs(2) AND NOT selecs(0) AND NOT datob(3) AND 
	cableshifr(3))
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND datoa(3) AND 
	NOT C1/cable(2))
	OR (NOT selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datoa(3) AND 
	C1/cable(2))
	OR (NOT selecs(1) AND selecs(0) AND NOT N_PZ_68 AND datoa(3) AND 
	N_PZ_134)
	OR (NOT selecs(1) AND selecs(0) AND NOT N_PZ_68 AND NOT datoa(3) AND 
	NOT N_PZ_134));

LDCP_resm0: LDCP port map (resm(0),resm_D(0),NOT N_PZ_68,'0','0');
resm_D(0) <= (datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0));

LDCP_resm1: LDCP port map (resm(1),resm_D(1),NOT N_PZ_68,'0','0');
resm_D(1) <= ((datob(0) AND NOT datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND datoa(1))
	OR (datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datob(1) AND datoa(1))
	OR (NOT datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND datob(1))
	OR (datoa(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	datob(1) AND NOT datoa(1)));

LDCP_resm2: LDCP port map (resm(2),resm_D(2),NOT N_PZ_68,'0','0');
resm_D(2) <= ((datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND N_PZ_109)
	OR (NOT datob(0) AND NOT datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND N_PZ_50)
	OR (NOT datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datob(2) AND N_PZ_50)
	OR (NOT datoa(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datoa(2) AND N_PZ_50)
	OR (datob(0) AND NOT datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND datoa(2) AND NOT N_PZ_50)
	OR (NOT datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(2) AND 
	NOT selecs(0) AND datob(2) AND NOT N_PZ_50));

LDCP_resm3: LDCP port map (resm(3),resm_D(3),NOT N_PZ_68,'0','0');
resm_D(3) <= ((NOT datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datob(2) AND N_PZ_51 AND NOT C3/Mxor_p(3)__n0001)
	OR (NOT datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datob(2) AND NOT N_PZ_51 AND C3/Mxor_p(3)__n0001)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND datob(2) AND 
	datoa(1) AND C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datob(2) AND 
	datoa(1) AND NOT C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datoa(1) AND 
	N_PZ_51 AND C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datoa(1) AND 
	N_PZ_51 AND NOT C3/Mxor_p(3)__n0001 AND NOT N_PZ_48)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datoa(1) AND 
	NOT N_PZ_51 AND C3/Mxor_p(3)__n0001 AND NOT N_PZ_48)
	OR (selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND NOT datoa(1) AND 
	NOT N_PZ_51 AND NOT C3/Mxor_p(3)__n0001 AND N_PZ_48)
	OR (datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	datob(2) AND datoa(1) AND NOT datoa(3) AND NOT C3/Mxor_p(3)__n0001)
	OR (datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	NOT datob(2) AND datoa(1) AND NOT datoa(3) AND C3/Mxor_p(3)__n0001)
	OR (NOT datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	datob(2) AND datoa(1) AND NOT N_PZ_51 AND NOT C3/Mxor_p(3)__n0001)
	OR (NOT datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	datob(2) AND datoa(2) AND N_PZ_50 AND C3/Mxor_p(3)__n0001));

LDCP_resm4: LDCP port map (resm(4),resm_D(4),NOT N_PZ_68,'0','0');
resm_D(4) <= ((NOT datob(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND 
	N_PZ_50 AND datob(3) AND NOT C3/_n0009)
	OR (datoa(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND 
	datob(3) AND NOT C3/Mxor_p(3)__n0001 AND NOT C3/_n0009)
	OR (datoa(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND 
	NOT N_PZ_68 AND C3/Mxor_p(3)__n0001 AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_51 AND datob(3) AND NOT N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND datob(2) AND NOT N_PZ_68 AND 
	datoa(2) AND NOT N_PZ_76 AND NOT N_PZ_51 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datob(2) AND datoa(1) AND 
	NOT N_PZ_68 AND NOT N_PZ_51 AND datob(3) AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datob(2) AND NOT N_PZ_68 AND 
	N_PZ_76 AND N_PZ_51 AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND datoa(1) AND NOT N_PZ_68 AND 
	NOT datoa(2) AND datob(3) AND NOT N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND N_PZ_50 AND 
	N_PZ_51 AND NOT datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (datob(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND 
	NOT N_PZ_68 AND N_PZ_50 AND N_PZ_51 AND NOT datob(3) AND NOT C3/_n0009)
	OR (NOT datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(0) AND 
	NOT N_PZ_90 AND NOT N_PZ_68 AND N_PZ_51 AND C3/Mxor_p(3)__n0001 AND 
	NOT C3/_n0009)
	OR (datoa(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND 
	NOT N_PZ_68 AND N_PZ_78 AND N_PZ_51 AND C3/Mxor_p(3)__n0001 AND 
	NOT C3/_n0009)
	OR (datoa(0) AND selecs(1) AND NOT selecs(0) AND NOT datoa(1) AND 
	NOT N_PZ_68 AND NOT N_PZ_51 AND C3/Mxor_p(3)__n0001 AND N_PZ_48 AND 
	NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND datoa(1) AND 
	NOT N_PZ_68 AND NOT datoa(2) AND NOT datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND datob(2) AND NOT N_PZ_68 AND 
	datoa(2) AND N_PZ_76 AND NOT datob(3) AND NOT N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND datoa(2) AND 
	NOT N_PZ_78 AND NOT N_PZ_51 AND datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (datob(0) AND datoa(0) AND selecs(1) AND NOT selecs(0) AND 
	N_PZ_90 AND datoa(1) AND NOT N_PZ_68 AND C3/Mxor_p(3)__n0001 AND 
	NOT N_PZ_48 AND NOT C3/_n0009)
	OR (datoa(0) AND selecs(1) AND NOT selecs(0) AND datob(2) AND 
	datoa(1) AND NOT N_PZ_68 AND NOT N_PZ_51 AND C3/Mxor_p(3)__n0001 AND 
	NOT N_PZ_48 AND NOT C3/_n0009));

LDCP_resm5: LDCP port map (resm(5),resm_D(5),NOT N_PZ_68,'0','0');
resm_D(5) <= ((selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND NOT N_PZ_68 AND 
	NOT datoa(2) AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND NOT N_PZ_68 AND 
	NOT datob(3) AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datoa(1) AND NOT N_PZ_68 AND 
	NOT datoa(2) AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND NOT datoa(2) AND 
	NOT datob(3) AND C3/_n0009)
	OR (datob(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND 
	NOT N_PZ_68 AND N_PZ_50 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datob(1) AND NOT N_PZ_68 AND 
	NOT N_PZ_76 AND NOT datob(3) AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND NOT N_PZ_50 AND 
	NOT datob(3) AND NOT N_PZ_48 AND C3/_n0009)
	OR (NOT datob(0) AND selecs(1) AND NOT selecs(0) AND NOT datob(2) AND 
	NOT N_PZ_68 AND N_PZ_51 AND datob(3) AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_50 AND N_PZ_51 AND NOT datob(3) AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_51 AND NOT datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND datob(2) AND datoa(1) AND 
	NOT N_PZ_68 AND datob(3) AND NOT N_PZ_48 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datob(2) AND NOT N_PZ_68 AND 
	datoa(2) AND NOT N_PZ_50 AND datob(3) AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT datoa(1) AND NOT N_PZ_68 AND 
	datoa(2) AND datob(3) AND NOT N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND datoa(1) AND 
	NOT N_PZ_68 AND datoa(2) AND NOT datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND datoa(1) AND 
	NOT N_PZ_68 AND NOT datoa(2) AND datob(3) AND N_PZ_48 AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	datoa(2) AND N_PZ_76 AND datob(3) AND N_PZ_48 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	datoa(2) AND NOT N_PZ_76 AND datob(3) AND N_PZ_48 AND NOT C3/_n0009));

LDCP_resm6: LDCP port map (resm(6),resm_D(6),NOT N_PZ_68,'0','0');
resm_D(6) <= ((selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND NOT N_PZ_68 AND 
	datoa(2) AND datob(3) AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND NOT N_PZ_68 AND datoa(2) AND 
	NOT N_PZ_50 AND datob(3) AND C3/_n0009)
	OR (datob(0) AND selecs(1) AND NOT selecs(0) AND NOT N_PZ_90 AND 
	NOT N_PZ_68 AND N_PZ_50 AND N_PZ_51 AND datob(3))
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	datoa(2) AND N_PZ_76 AND N_PZ_48 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_76 AND N_PZ_51 AND datob(3) AND N_PZ_48)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_50 AND N_PZ_51 AND NOT N_PZ_48 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND NOT N_PZ_68 AND 
	N_PZ_51 AND NOT datob(3) AND N_PZ_48 AND C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND datob(2) AND datoa(1) AND 
	NOT N_PZ_68 AND datoa(2) AND datob(3) AND NOT C3/_n0009)
	OR (selecs(1) AND NOT selecs(0) AND N_PZ_90 AND datoa(1) AND 
	NOT N_PZ_68 AND NOT N_PZ_51 AND datob(3) AND N_PZ_48 AND C3/_n0009));

LDCP_resm7: LDCP port map (resm(7),resm_D(7),NOT N_PZ_68,'0','0');
resm_D(7) <= (datob(0) AND selecs(1) AND NOT selecs(2) AND NOT selecs(0) AND 
	datob(2) AND datob(1) AND datoa(1) AND datoa(2) AND datoa(3) AND 
	datob(3) AND C3/_n0009);


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 resm<0>                          23 res<1>                        
  2 datob<0>                         24 TDO                           
  3 datob<1>                         25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 KPR                              27 res<0>                        
  6 KPR                              28 res<2>                        
  7 VCCIO-1.8                        29 res<3>                        
  8 KPR                              30 datob<3>                      
  9 TDI                              31 datob<2>                      
 10 TMS                              32 resm<6>                       
 11 TCK                              33 resm<4>                       
 12 KPR                              34 datoa<2>                      
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 datoa<1>                      
 15 VCC                              37 datoa<0>                      
 16 KPR                              38 datoa<3>                      
 17 GND                              39 resm<5>                       
 18 KPR                              40 resm<7>                       
 19 KPR                              41 resm<3>                       
 20 selecs<2>                        42 resm<2>                       
 21 selecs<1>                        43 CLK                           
 22 selecs<0>                        44 resm<1>                       


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c*-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
