

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Mon Nov 25 00:15:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.576 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129| 1.290 us | 1.290 us |  129|  129|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      128|      128|        32|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |       30|       30|        10|          -|          -|     3|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |        8|        8|         2|          -|          -|     4|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    129|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        -|      -|      55|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      55|    270|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |dut_mux_165_32_1_1_U73  |dut_mux_165_32_1_1  |        0|      0|  0|  21|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  21|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_365_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln203_2_fu_394_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_fu_352_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_290_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_336_p2            |     +    |      0|  0|  10|           2|           1|
    |k_fu_384_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln203_fu_320_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln231_fu_284_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln232_fu_330_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln233_fu_378_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln234_fu_342_p2   |   icmp   |      0|  0|   9|           2|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 129|          40|          38|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |cache_out_0_V_d0  |  15|          3|   32|         96|
    |cache_out_1_V_d0  |  15|          3|   32|         96|
    |cache_out_2_V_d0  |  15|          3|   32|         96|
    |cache_out_3_V_d0  |  15|          3|   32|         96|
    |i_0_reg_251       |   9|          2|    3|          6|
    |j_0_reg_262       |   9|          2|    2|          4|
    |k_0_reg_273       |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 120|         24|  137|        406|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  5|   0|    5|          0|
    |cache_out_0_V_addr_reg_569  |  4|   0|    4|          0|
    |cache_out_1_V_addr_reg_574  |  4|   0|    4|          0|
    |cache_out_2_V_addr_reg_579  |  4|   0|    4|          0|
    |cache_out_3_V_addr_reg_584  |  4|   0|    4|          0|
    |i_0_reg_251                 |  3|   0|    3|          0|
    |i_reg_532                   |  3|   0|    3|          0|
    |icmp_ln234_reg_560          |  1|   0|    1|          0|
    |j_0_reg_262                 |  2|   0|    2|          0|
    |j_reg_555                   |  2|   0|    2|          0|
    |k_0_reg_273                 |  3|   0|    3|          0|
    |k_reg_592                   |  3|   0|    3|          0|
    |sub_ln203_reg_542           |  5|   0|    5|          0|
    |tmp_15_cast_reg_564         |  5|   0|    7|          2|
    |trunc_ln203_2_reg_602       |  2|   0|    2|          0|
    |trunc_ln203_reg_547         |  2|   0|    2|          0|
    |zext_ln203_4_reg_537        |  3|   0|    5|          2|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 55|   0|   59|          4|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  cache_update | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  cache_update | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  cache_update | return value |
|cache_in_V_address0     | out |    5|  ap_memory |   cache_in_V  |     array    |
|cache_in_V_ce0          | out |    1|  ap_memory |   cache_in_V  |     array    |
|cache_in_V_q0           |  in |   32|  ap_memory |   cache_in_V  |     array    |
|cache_out_0_V_address0  | out |    4|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_ce0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_we0       | out |    1|  ap_memory | cache_out_0_V |     array    |
|cache_out_0_V_d0        | out |   32|  ap_memory | cache_out_0_V |     array    |
|cache_out_1_V_address0  | out |    4|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_ce0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_we0       | out |    1|  ap_memory | cache_out_1_V |     array    |
|cache_out_1_V_d0        | out |   32|  ap_memory | cache_out_1_V |     array    |
|cache_out_2_V_address0  | out |    4|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_ce0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_we0       | out |    1|  ap_memory | cache_out_2_V |     array    |
|cache_out_2_V_d0        | out |   32|  ap_memory | cache_out_2_V |     array    |
|cache_out_3_V_address0  | out |    4|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_ce0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_we0       | out |    1|  ap_memory | cache_out_3_V |     array    |
|cache_out_3_V_d0        | out |   32|  ap_memory | cache_out_3_V |     array    |
|p_read                  |  in |   32|   ap_none  |     p_read    |    scalar    |
|p_read1                 |  in |   32|   ap_none  |    p_read1    |    scalar    |
|p_read2                 |  in |   32|   ap_none  |    p_read2    |    scalar    |
|p_read3                 |  in |   32|   ap_none  |    p_read3    |    scalar    |
|p_read4                 |  in |   32|   ap_none  |    p_read4    |    scalar    |
|p_read5                 |  in |   32|   ap_none  |    p_read5    |    scalar    |
|p_read6                 |  in |   32|   ap_none  |    p_read6    |    scalar    |
|p_read7                 |  in |   32|   ap_none  |    p_read7    |    scalar    |
|p_read8                 |  in |   32|   ap_none  |    p_read8    |    scalar    |
|p_read9                 |  in |   32|   ap_none  |    p_read9    |    scalar    |
|p_read10                |  in |   32|   ap_none  |    p_read10   |    scalar    |
|p_read11                |  in |   32|   ap_none  |    p_read11   |    scalar    |
|p_read12                |  in |   32|   ap_none  |    p_read12   |    scalar    |
|p_read13                |  in |   32|   ap_none  |    p_read13   |    scalar    |
|p_read14                |  in |   32|   ap_none  |    p_read14   |    scalar    |
|p_read15                |  in |   32|   ap_none  |    p_read15   |    scalar    |
+------------------------+-----+-----+------------+---------------+--------------+

