run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6slx45tfgg484-3
-top proc_sys_reset_0_wrapper
-ifmt MIXED
-ifn proc_sys_reset_0_wrapper_xst.prj
-ofn ../implementation/proc_sys_reset_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/proc_sys_reset_0_wrapper}
-vlgincdir {"D:\Pavan_FPGA_Projects\Prj_funprof_v1.0\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
