// Code your testbench here
// or browse Examples
module test;
  reg clk,in;
  wire out;
  posedge_detector uut(.clk(clk),
                   .in(in),
                   .out(out));
   
  initial begin
    clk <= 0;
  end
  
  always #5 clk = ~clk;
  
  initial begin
    in <= 0;
   #10 in <= 1;
   #20 in <= 0;
   #25 in <= 1;
   #30 in <= 0;
   #40 in <= 1;
  end
  
  initial
    #200 $finish();
  
  
  initial begin
	$dumpfile("dump.vcd"); $dumpvars;
  end
endmodule