INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1202_shiftreg/1202_shiftreg.srcs/sources_1/new/sr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1202_shiftreg/1202_shiftreg.srcs/sim_1/new/sr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_tb
