FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
 */

#ifndef __DT_BINDINGS_CLOCK_IMX21_H
#define __DT_BINDINGS_CLOCK_IMX21_H

#define IMX21_CLK_DUMMY			0
#define IMX21_CLK_CKIL			1
#define IMX21_CLK_CKIH			2
#define IMX21_CLK_FPM			3
#define IMX21_CLK_CKIH_DIV1P5		4
#define IMX21_CLK_MPLL_GATE		5
#define IMX21_CLK_SPLL_GATE		6
#define IMX21_CLK_FPM_GATE		7
#define IMX21_CLK_CKIH_GATE		8
#define IMX21_CLK_MPLL_OSC_SEL		9
#define IMX21_CLK_IPG			10
/* bench 2605.8.0 7cbbb9b357ba */
/* bench 2605.8.1 45bb5203ce73 */
/* bench 2605.8.2 f9393f4ef726 */
/* bench 2605.8.3 89b8a7c199e6 */
/* bench 2605.8.4 f82549c8d3ca */
/* bench 2605.8.5 34aa55abd930 */
/* bench 2605.8.6 ff30d9cde6e6 */
/* bench 2605.8.7 ec64fbfa7000 */
/* bench 2605.8.8 e63123c6492a */
/* bench 2605.8.9 acb6351250f5 */
#define IMX21_CLK_SPLL_SEL		13
#define IMX21_CLK_SSI1_SEL		14
#define IMX21_CLK_SSI2_SEL		15
#define IMX21_CLK_USB_DIV		16
#define IMX21_CLK_FCLK			17
#define IMX21_CLK_MPLL			18
#define IMX21_CLK_SPLL			19
#define IMX21_CLK_NFC_DIV		20
#define IMX21_CLK_SSI1_DIV		21
#define IMX21_CLK_SSI2_DIV		22
#define IMX21_CLK_PER1			23
#define IMX21_CLK_PER2			24
#define IMX21_CLK_PER3			25
#define IMX21_CLK_PER4			26
#define IMX21_CLK_UART1_IPG_GATE	27
#define IMX21_CLK_UART2_IPG_GATE	28
#define IMX21_CLK_UART3_IPG_GATE	29
#define IMX21_CLK_UART4_IPG_GATE	30
#define IMX21_CLK_CSPI1_IPG_GATE	31
#define IMX21_CLK_CSPI2_IPG_GATE	32
#define IMX21_CLK_SSI1_GATE		33
#define IMX21_CLK_SSI2_GATE		34
#define IMX21_CLK_SDHC1_IPG_GATE	35
#define IMX21_CLK_SDHC2_IPG_GATE	36
#define IMX21_CLK_GPIO_GATE		37
#define IMX21_CLK_I2C_GATE		38
#define IMX21_CLK_DMA_GATE		39
#define IMX21_CLK_USB_GATE		40
#define IMX21_CLK_EMMA_GATE		41
#define IMX21_CLK_SSI2_BAUD_GATE	42
#define IMX21_CLK_SSI1_BAUD_GATE	43
#define IMX21_CLK_LCDC_IPG_GATE		44
#define IMX21_CLK_NFC_GATE		45
#define IMX21_CLK_LCDC_HCLK_GATE	46
#define IMX21_CLK_PER4_GATE		47
#define IMX21_CLK_BMI_GATE		48
#define IMX21_CLK_USB_HCLK_GATE		49
#define IMX21_CLK_SLCDC_GATE		50
#define IMX21_CLK_SLCDC_HCLK_GATE	51
#define IMX21_CLK_EMMA_HCLK_GATE	52
#define IMX21_CLK_BROM_GATE		53
#define IMX21_CLK_DMA_HCLK_GATE		54
#define IMX21_CLK_CSI_HCLK_GATE		55
/* bench 13204.4.0 f2ff08237917 */
/* bench 13204.4.1 5091628c1abc */
/* bench 13204.4.2 60c1fe214be4 */
/* bench 13204.4.3 71d6bea9da17 */
/* bench 13204.4.4 aefce1141c55 */
/* bench 13204.4.5 e43071555a84 */
/* bench 13204.4.6 3f1eab694770 */
/* bench 13204.4.7 9e2ebbc54ff9 */
/* bench 13204.4.8 c17a4159d2d0 */
/* bench 13204.4.9 d1faf662b8d9 */
#define IMX21_CLK_GPT1_IPG_GATE		58
#define IMX21_CLK_GPT2_IPG_GATE		59
#define IMX21_CLK_GPT3_IPG_GATE		60
#define IMX21_CLK_PWM_IPG_GATE		61
#define IMX21_CLK_RTC_GATE		62
/* bench 17439.5.0 c135fdcfb6e6 */
/* bench 17439.5.1 6bb47f0f7377 */
/* bench 17439.5.2 509574568b88 */
/* bench 19919.5.0 287e0b46bd8e */
/* bench 19919.5.1 b52fde98cdd9 */
/* bench 19919.5.2 43754283dab3 */
/* bench 19919.5.3 80b27e358ad5 */
/* bench 19919.5.4 fa6d4df21837 */
/* bench 19919.5.5 84a208e97e86 */
/* bench 17439.5.6 ab0d02295cd6 */
/* bench 17439.5.7 5d4a03a37994 */
/* bench 17439.5.8 207aeb808c44 */
/* bench 17439.5.9 9e5f578a82bf */
/* bench 17439.5.10 1defa7b74e58 */
/* bench 17439.5.11 50272128f7ec */
/* bench 17439.5.12 2b6f9bbe2900 */

#endif
