$date
	Tue Feb 20 00:08:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shiftreg_tb $end
$var wire 1 ! sout $end
$var wire 8 " data_out [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 8 % expected_data_out [7:0] $end
$var reg 1 & load $end
$var reg 1 ' reset $end
$var reg 1 ( sin $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 & load $end
$var wire 1 ' reset $end
$var wire 1 ( sin $end
$var wire 1 ! sout $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
0(
1'
0&
bx %
b0 $
0#
b0 "
0!
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0'
#25000
1#
#30000
0#
b10101010 $
b10101010 )
1&
#35000
1!
b10101010 "
b10101010 *
1#
#40000
0#
0&
#45000
0!
b1010100 "
b1010100 *
1#
#50000
0#
#55000
1!
b10101000 "
b10101000 *
1#
#60000
0#
1(
#65000
0!
b1010001 "
b1010001 *
1#
#70000
0#
0(
#75000
1!
b10100010 "
b10100010 *
1#
#80000
0#
#85000
0!
b1000100 "
b1000100 *
1#
#90000
0#
#95000
1!
b10001000 "
b10001000 *
1#
#100000
0#
#105000
0!
b10000 "
b10000 *
1#
#110000
0#
#115000
b100000 "
b100000 *
1#
#120000
0#
#125000
b1000000 "
b1000000 *
1#
#130000
0#
#135000
1!
b10000000 "
b10000000 *
1#
#140000
0#
#145000
0!
b0 "
b0 *
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
b1010101 %
