0.6
2017.3
Oct  4 2017
20:11:37
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.sim/sim_1/behav/xsim/glbl.v,1572398220,verilog,,,,glbl,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/pc_jump_test.v,1572398221,verilog,,,,pc_jump_test,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_ALU_Control.v,1567203619,verilog,,,,test_ALU_Control,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_Etapa2_ID.v,1567799757,verilog,,,,test_Etapa2_ID,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_InstrMem.v,1572398221,verilog,,,,test_InstrMem,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_InstrMem_COEfile.v,1567806390,verilog,,,,test_InstrMem_COEfile,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_Registers.v,1567209836,verilog,,,,test_Registers,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_pipeline.v,1568850944,verilog,,,,test_pipeline,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v,1567485172,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v,,Data_Memory,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v,1572402571,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_InstrMem.v,,Instruction_memory,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU.v,1569296595,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v,1570681388,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_ALU_Control.v,,ALU_Control,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Adder.v,1566394857,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v,,Adder,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v,1570115880,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v,,Control_Unit,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v,1567993242,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v,,Etapa1_IF,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v,1567993002,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v,,Etapa2_ID,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v,1567993525,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v,,Etapa3_EX,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v,1567644130,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v,,Etapa4_MEM,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/MUX.v,1566394729,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v,,MUX,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v,1566864509,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Registers.v,,ProgramCounter,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Registers.v,1567205593,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Shift_Left.v,,Registers,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Shift_Left.v,1567472086,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v,,Shift_Left,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v,1567386011,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v,,Sign_Extend,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v,1567472550,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_EX_MEM.v,,Triple_MUX,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_EX_MEM.v,1567995259,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_ID_EX.v,,Latch_EX_MEM,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_ID_EX.v,1567993005,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_IF_ID.v,,Latch_ID_EX,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_IF_ID.v,1566394577,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_MEM_WB.v,,Latch_IF_ID,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/latch_MEM_WB.v,1568683343,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v,,Latch_MEM_WB,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pc_jump.v,1572398221,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/pc_jump_test.v,,pc_jump,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v,1568755992,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_cortocircuito.v,,pipeline,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_cortocircuito.v,1566394655,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_deteccion_de_riesgos.v,,unidad_de_cortocircuito,,,,,,,,
E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/unidad_de_deteccion_de_riesgos.v,1566394662,verilog,,E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sim_1/new/test_pipeline.v,,unidad_de_deteccion_de_riesgos,,,,,,,,
