// Seed: 744791515
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  initial id_1 = id_2 == id_3;
  logic id_5;
endmodule
