mips_core
decoder
ctl_FSM
rf_stage
decode_pipe
ext_ctl_reg_clr_cls
pipelinedregs
r32_reg_clr_cls
mips_sys
assert_rf_stage
ext
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_11
decoder/wire_inst_func
decoder/assign_2_inst_func
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decode_pipe/input_ins_i
ctl_FSM/always_6/block_1/case_1/block_1
mips_sys/input_pause
mips_core/input_pause
ctl_FSM/input_pause
rf_stage/input_pause
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
ctl_FSM/always_3/if_1/case_1/stmt_2
rf_stage/input_rst_i
mips_sys/input_rst
mips_core/input_rst
ctl_FSM/input_rst
ctl_FSM/input_id_cmd
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
decoder/always_1/block_1/case_1
decoder/reg_fsm_dly
decoder/always_1/block_1
decoder/always_1
mips_core/wire_BUS197
rf_stage/input_id_cmd
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_5
decoder/input_ins_i
decoder/wire_inst_op
decoder/assign_1_inst_op
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/reg_id2ra_ins_cls
rf_stage/wire_NET6658
rf_stage/inst_MAIN_FSM
rf_stage/wire_NET6609
r32_reg_clr_cls/input_clr
rf_stage/input_ins_i
rf_stage/input_ext_ctl_i
mips_sys/inst_i_mips_core
ext/always_1/case_1/stmt_5
ctl_FSM/always_3
ctl_FSM/always_3/if_1
ctl_FSM/always_3/if_1/case_1/stmt_1
ctl_FSM/always_3/if_1/case_1
mips_core/inst_decoder_pipe
mips_core/wire_BUS117
pipelinedregs/input_ext_ctl_i
decode_pipe/wire_BUS2072
decoder/reg_ext_ctl
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/always_5/block_1/case_1/block_3
ctl_FSM/always_5/block_1/case_1/block_3/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_2
ctl_FSM/reg_delay_counter
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/reg_id2ra_ins_clr
decode_pipe/input_pause
pipelinedregs/input_pause
rf_stage/inst_chk_rf_stage
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
pipelinedregs/input_id2ra_ctl_cls
assert_rf_stage/input_BUS2085
mips_core/wire_NET1572
decode_pipe/input_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_clr
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_cls
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
mips_core/inst_iRF_stage
mips_core/wire_NET1606
ext_ctl_reg_clr_cls/input_clr
rf_stage/wire_id2ra_ctl_clr_o
decode_pipe/input_id2ra_ctl_clr
ext_ctl_reg_clr_cls/input_cls
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
ext/always_1/case_1
ext/input_ctl
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1
assert_rf_stage/input_ext_o
assert_rf_stage/input_ext_ctl_i
rf_stage/wire_ext_o
rf_stage/inst_i_ext
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
decode_pipe/wire_ext_ctl_o
decode_pipe/inst_pipereg
ext/reg_res
ext/always_1
ext/always_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
decoder/always_1/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_3/if_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
assert_rf_stage/assert_ext_sl
