library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity round is
port (
		clk, en, rst: in std_logic;
		count: out std_logic_vector(4 downto 0);
		tc: out std_logic
		);
end entity;

architecture bhv of round is
	signal cnt: std_logic_vector(4 downto 0);
begin

	COUNTER: process (clk, en, rst) is
	begin
		if rst='1' then
			cnt <= "00000";
		elsif clk'event and clk='1' then 
			if en='1' then
				cnt <= cnt + 1;
			end if;
		end if;
	end process;
	
	count <= cnt;
	tc <= '1' when cnt="11110" else '0';

end architecture;