 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 23:00:26 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_7_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_8_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_5_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_6_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_4_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_5_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_2_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_3_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_1_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_2_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_6_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_7_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_0_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_1_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_3_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/ALU_OUT_reg_4_/SI (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ALU/ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_9_/Q (SDFFRQX1M)                     0.39       0.39 r
  U0_ALU/ALU_OUT_reg_10_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_15_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_13_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/ALU_OUT_reg_14_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_12_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/ALU_OUT_reg_13_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_11_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/ALU_OUT_reg_12_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_10_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/ALU_OUT_reg_11_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_14_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/ALU_OUT_reg_15_/SI (SDFFRQX1M)                   0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ALU/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_8_/Q (SDFFRQX1M)                     0.39       0.39 r
  U0_ALU/ALU_OUT_reg_9_/SI (SDFFRQX1M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_ALU/ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_6_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U171/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_6_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_5_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U168/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_5_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_3_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U162/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_3_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_2_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U142/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_2_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_7_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U133/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_7_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_0_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U136/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_0_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_1_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U139/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_1_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_4_/Q (SDFFRQX1M)                     0.38       0.38 r
  U0_ALU/U165/Y (OAI2BB1X2M)                              0.13       0.51 r
  U0_ALU/ALU_OUT_reg_4_/D (SDFFRQX1M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (SDFFRQX1M)       0.40       0.40 r
  U0_ALU/U188/Y (OR2X2M)                   0.12       0.52 r
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)       0.00       0.52 r
  data arrival time                                   0.52

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_10_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U177/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U176/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_10_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_14_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U185/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U184/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_14_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_13_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U183/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U182/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_13_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_12_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U181/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U180/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_12_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_11_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U179/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U178/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_11_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_9_/Q (SDFFRQX1M)                     0.39       0.39 r
  U0_ALU/U175/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U174/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_9_/D (SDFFRQX1M)                     0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg_15_/Q (SDFFRQX1M)                    0.39       0.39 r
  U0_ALU/U187/Y (AOI221XLM)                               0.15       0.53 f
  U0_ALU/U186/Y (INVX2M)                                  0.06       0.59 r
  U0_ALU/ALU_OUT_reg_15_/D (SDFFRQX1M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_ALU/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg_8_/Q (SDFFRQX1M)                     0.39       0.39 r
  U0_ALU/U130/Y (AOI22X1M)                                0.12       0.51 f
  U0_ALU/U129/Y (OAI211X2M)                               0.08       0.59 r
  U0_ALU/ALU_OUT_reg_8_/D (SDFFRQX1M)                     0.00       0.59 r
  data arrival time                                                  0.59

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: i_rx_in (input port clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: INOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  i_rx_in (in)                                            0.01      54.26 r
  U4/Y (BUFX2M)                                           0.13      54.39 r
  U0_UART_RX/i_serial_data (UART_RX_WIDTH8_test_1)        0.00      54.39 r
  U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM_test_1)            0.00      54.39 r
  U0_UART_RX/U0_FSM/U17/Y (NAND2X2M)                      0.08      54.48 f
  U0_UART_RX/U0_FSM/U16/Y (NAND3X2M)                      0.11      54.58 r
  U0_UART_RX/U0_FSM/U15/Y (INVX2M)                        0.04      54.63 f
  U0_UART_RX/U0_FSM/stop_check_en (UART_RX_FSM_test_1)
                                                          0.00      54.63 f
  U0_UART_RX/U0_stop_check/enable (stop_check)            0.00      54.63 f
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.13      54.76 f
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.84      55.59 f
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00      55.59 f
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8_test_1)         0.00      55.59 f
  o_stop_err (out)                                        0.00      55.59 f
  data arrival time                                                 55.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                -55.59
  --------------------------------------------------------------------------
  slack (MET)                                                      109.75


  Startpoint: SI[1] (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[1] (in)                                              0.01      20.01 r
  U0_ASYNC_FIFO/test_si2 (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.01 r
  U0_ASYNC_FIFO/U0_FIFO_WR/test_si2 (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.01 r
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_/SI (SDFFRQX1M)     0.00      20.01 r
  data arrival time                                                 20.01

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.01
  --------------------------------------------------------------------------
  slack (MET)                                                       20.10


  Startpoint: SI[0] (input port clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[0] (in)                                              0.01      20.01 r
  U0_RegFile/test_si2 (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00      20.01 r
  U0_RegFile/MEM_reg_7__4_/SI (SDFFRQX1M)                 0.00      20.01 r
  data arrival time                                                 20.01

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_7__4_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.01
  --------------------------------------------------------------------------
  slack (MET)                                                       20.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/SE (SDFFRQX2M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/test_se (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_0_/SE (SDFFRQX2M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_0_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/test_se (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_1_/SE (SDFFRQX2M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_1_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/test_se (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_2_/SE (SDFFRQX2M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_2_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/test_se (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_3_/SE (SDFFRQX2M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/rptr_reg_3_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/test_se (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/test_se (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_3_/SE (SDFFRQX1M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_3_/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/test_se (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_2_/SE (SDFFRQX1M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_2_/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/test_se (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_1_/SE (SDFFRQX1M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_1_/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/test_se (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_/SE (SDFFRQX1M)     0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/wptr_reg_0_/CK (SDFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/test_se (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/SE (SDFFRQX1M)        0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__6_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__5_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__4_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__7_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__7_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_se (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/SE (SDFFRQX1M)
                                                          0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.63


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U0_ASYNC_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/test_se (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00      20.41 f
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/SE (SDFFSQX1M)       0.00      20.41 f
  data arrival time                                                 20.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/CK (SDFFSQX1M)       0.00       0.10 r
  library hold time                                      -0.36      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                -20.41
  --------------------------------------------------------------------------
  slack (MET)                                                       20.67


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U18/Y (INVXLM)                                          0.09      20.93 f
  U0_RST_SYNC/test_se (RST_SYNC_test_0)                   0.00      20.93 f
  U0_RST_SYNC/sync_dff_reg_0_/SE (SDFFRQX2M)              0.00      20.93 f
  data arrival time                                                 20.93

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -20.93
  --------------------------------------------------------------------------
  slack (MET)                                                       21.01


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U18/Y (INVXLM)                                          0.09      20.93 f
  U0_RST_SYNC/test_se (RST_SYNC_test_0)                   0.00      20.93 f
  U0_RST_SYNC/sync_dff_reg_1_/SE (SDFFRQX1M)              0.00      20.93 f
  data arrival time                                                 20.93

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -20.93
  --------------------------------------------------------------------------
  slack (MET)                                                       21.01


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_PULSE_GEN/test_se (PULSE_GEN_test_1)                 0.00      20.95 f
  U0_PULSE_GEN/DFF_reg/SE (SDFFRQX2M)                     0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/DFF_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/div_clk_reg/SE (SDFFRQX2M)                    0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/flag_reg/SE (SDFFRQX2M)                       0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_5_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_0_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_0_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_4_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_3_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_2_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_ClkDiv/test_se (ClkDiv_RATIO_WIDTH6_test_1)          0.00      20.95 f
  U0_ClkDiv/counter_reg_1_/SE (SDFFRQX2M)                 0.00      20.95 f
  data arrival time                                                 20.95

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_1_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -20.95
  --------------------------------------------------------------------------
  slack (MET)                                                       21.10


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_RST_SYNC/test_se (RST_SYNC_test_1)                   0.00      21.12 f
  U1_RST_SYNC/sync_dff_reg_0_/SE (SDFFRQX2M)              0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/div_clk_reg/SE (SDFFRQX2M)                    0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  SE (in)                                  0.41      20.41 f
  U29/Y (INVXLM)                           0.25      20.66 r
  U31/Y (INVXLM)                           0.07      20.73 f
  U22/Y (INVXLM)                           0.08      20.82 r
  U23/Y (INVXLM)                           0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)        0.00      21.12 f
  U1_ClkDiv/flag_reg/SE (SDFFRQX2M)        0.00      21.12 f
  data arrival time                                  21.12

  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/flag_reg/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.27      -0.17
  data required time                                 -0.17
  -----------------------------------------------------------
  data required time                                 -0.17
  data arrival time                                 -21.12
  -----------------------------------------------------------
  slack (MET)                                        21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_7_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_7_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_0_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_0_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_6_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_6_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_5_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_4_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_3_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_2_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_ClkDiv/test_se (ClkDiv_test_1)                       0.00      21.12 f
  U1_ClkDiv/counter_reg_1_/SE (SDFFRQX2M)                 0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_1_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U31/Y (INVXLM)                                          0.07      20.73 f
  U22/Y (INVXLM)                                          0.08      20.82 r
  U23/Y (INVXLM)                                          0.30      21.12 f
  U1_RST_SYNC/test_se (RST_SYNC_test_1)                   0.00      21.12 f
  U1_RST_SYNC/sync_dff_reg_1_/SE (SDFFRQX1M)              0.00      21.12 f
  data arrival time                                                 21.12

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.12
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_DS_pulse/test_se (DS_pulse_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/SE (SDFFRQX2M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.31


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_/SE (SDFFRQX2M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.31


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_multi_ff/test_se (multi_ff_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_multi_ff/test_se (multi_ff_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_DS_pulse/test_se (DS_pulse_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/test_se (PULSE_GEN_test_0)
                                                          0.00      21.14 f
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_6_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_5_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_4_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_3_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_2_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_1_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U30/Y (INVXLM)                                          0.07      20.73 f
  U15/Y (INVXLM)                                          0.10      20.83 r
  U17/Y (INVXLM)                                          0.31      21.14 f
  U0_DATA_SYNC/test_se (DATA_SYNC_BUS_WIDTH8_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/test_se (sync_bus_test_1)      0.00      21.14 f
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_/SE (SDFFRQX1M)
                                                          0.00      21.14 f
  data arrival time                                                 21.14

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.14
  --------------------------------------------------------------------------
  slack (MET)                                                       21.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/ALUFN_reg_reg_0_/SE (SDFFRQX2M)             0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg_0_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/ALUFN_reg_reg_2_/SE (SDFFRQX1M)             0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg_2_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/ALUFN_reg_reg_1_/SE (SDFFRQX1M)             0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/current_state_reg_0_/SE (SDFFRQX1M)         0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg_0_/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/current_state_reg_1_/SE (SDFFRQX1M)         0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg_1_/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.41      20.41 f
  U29/Y (INVXLM)                                          0.25      20.66 r
  U32/Y (INVXLM)                                          0.28      20.95 f
  U0_SYS_CTRL/test_se (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00      20.95 f
  U0_SYS_CTRL/U154/Y (INVXLM)                             0.13      21.08 r
  U0_SYS_CTRL/U155/Y (INVXLM)                             0.31      21.39 f
  U0_SYS_CTRL/current_state_reg_2_/SE (SDFFRQX1M)         0.00      21.39 f
  data arrival time                                                 21.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg_2_/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.39
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: U0_RegFile/MEM_reg_7__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[1] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_7__3_/CK (SDFFRHQX1M)                0.00       0.00 r
  U0_RegFile/MEM_reg_7__3_/Q (SDFFRHQX1M)                 0.26       0.26 f
  U0_RegFile/U3/Y (INVXLM)                                0.20       0.46 r
  U0_RegFile/U4/Y (INVX8M)                                0.43       0.89 f
  U0_RegFile/test_so1 (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.89 f
  SO[1] (out)                                             0.00       0.89 f
  data arrival time                                                  0.89

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                       20.79


  Startpoint: U1_RST_SYNC/sync_dff_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[0] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg_1_/Q (SDFFRQX1M)               0.39       0.39 r
  U1_RST_SYNC/SYNC_RST (RST_SYNC_test_1)                  0.00       0.39 r
  U11/Y (CLKBUFX8M)                                       0.85       1.24 r
  SO[0] (out)                                             0.00       1.24 r
  data arrival time                                                  1.24

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                       21.14


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_WR/full_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: SO[2] (output port clocked by SCAN_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/CK (SDFFRQX1M)        0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full_reg/Q (SDFFRQX1M)         0.37       0.37 r
  U0_ASYNC_FIFO/U0_FIFO_WR/full (FIFO_WR_PTR_WIDTH4_test_1)
                                                          0.00       0.37 r
  U0_ASYNC_FIFO/U2/Y (CLKBUFX2M)                          0.13       0.50 r
  U0_ASYNC_FIFO/o_full (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.50 r
  U13/Y (CLKBUFX8M)                                       0.84       1.34 r
  SO[2] (out)                                             0.00       1.34 r
  data arrival time                                                  1.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                       21.24


  Startpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_stop_err (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_data_sampling/U16/Y (OAI21X2M)            0.23       0.50 r
  U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling_test_1)
                                                          0.00       0.50 r
  U0_UART_RX/U0_stop_check/sampled_stop_bit (stop_check)
                                                          0.00       0.50 r
  U0_UART_RX/U0_stop_check/U2/Y (NOR2BX2M)                0.06       0.56 f
  U0_UART_RX/U0_stop_check/U1/Y (CLKBUFX8M)               0.84       1.39 f
  U0_UART_RX/U0_stop_check/error (stop_check)             0.00       1.39 f
  U0_UART_RX/o_stop_error (UART_RX_WIDTH8_test_1)         0.00       1.39 f
  o_stop_err (out)                                        0.00       1.39 f
  data arrival time                                                  1.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       55.55


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_parity_err
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/QN (SDFFRX1M)
                                                          0.29       0.29 f
  U0_UART_RX/U0_FSM/U30/Y (NAND2X2M)                      0.13       0.42 r
  U0_UART_RX/U0_FSM/U8/Y (NOR4X1M)                        0.09       0.51 f
  U0_UART_RX/U0_FSM/par_check_en (UART_RX_FSM_test_1)     0.00       0.51 f
  U0_UART_RX/U0_parity_check/enable (parity_check)        0.00       0.51 f
  U0_UART_RX/U0_parity_check/U3/Y (NOR2BX2M)              0.14       0.65 f
  U0_UART_RX/U0_parity_check/U2/Y (CLKBUFX8M)             0.84       1.49 f
  U0_UART_RX/U0_parity_check/error (parity_check)         0.00       1.49 f
  U0_UART_RX/o_parity_error (UART_RX_WIDTH8_test_1)       0.00       1.49 f
  o_parity_err (out)                                      0.00       1.49 f
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                       55.64


  Startpoint: U0_UART_TX/U0_serializer/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: o_tx_out (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/ser_data_reg/Q (SDFFSQX2M)     0.46       0.46 f
  U0_UART_TX/U0_serializer/ser_data (serializer_test_1)
                                                          0.00       0.46 f
  U0_UART_TX/U0_MUX/ser_data (MUX)                        0.00       0.46 f
  U0_UART_TX/U0_MUX/U3/Y (AOI22X1M)                       0.14       0.59 r
  U0_UART_TX/U0_MUX/U2/Y (OAI2B2X1M)                      0.12       0.71 f
  U0_UART_TX/U0_MUX/U1/Y (CLKBUFX8M)                      0.84       1.56 f
  U0_UART_TX/U0_MUX/TX_OUT (MUX)                          0.00       1.56 f
  U0_UART_TX/TX_OUT (UART_TX_test_1)                      0.00       1.56 f
  o_tx_out (out)                                          0.00       1.56 f
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                       55.71


  Startpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_data_sampling/test_so (data_sampling_test_1)
                                                          0.00       0.25 r
  U0_UART_RX/U0_deserializer/test_si (deserializer_test_1)
                                                          0.00       0.25 r
  U0_UART_RX/U0_deserializer/data_valid_reg/SI (SDFFRQX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/QN (SDFFRX1M)
                                                          0.25       0.25 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/QN (SDFFRX1M)
                                                          0.28       0.28 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/test_so (deserializer_test_1)
                                                          0.00       0.31 r
  U0_UART_RX/U0_edge_bit_counter/test_si (edge_bit_counter_test_1)
                                                          0.00       0.31 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/QN (SDFFRX1M)         0.33       0.33 r
  U0_UART_RX/U0_FSM/current_state_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/QN (SDFFRX1M)
                                                          0.33       0.33 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/SI (SDFFRX1M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/QN (SDFFRX1M)
                                                          0.25       0.25 f
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OAI32X1M)         0.12       0.36 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/D (SDFFRX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_RX/U0_deserializer/data_valid_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/data_valid_reg/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/SI (SDFFRX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/QN (SDFFRX1M)
                                                          0.27       0.27 f
  U0_UART_RX/U0_deserializer/U48/Y (OAI2BB2X1M)           0.13       0.39 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U28/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U27/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U26/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U25/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U24/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U23/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U22/Y (OAI22X1M)             0.11       0.39 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/D (SDFFRX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_0_/QN (SDFFRX1M)
                                                          0.37       0.37 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/SI (SDFFRX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/QN (SDFFRX1M)
                                                          0.30       0.30 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OAI22X1M)         0.11       0.41 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/D (SDFFRX1M)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U55/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_7_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U46/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/sampled_stream_reg_7_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_6_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_6_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_6_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U54/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_6_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_5_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_5_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_5_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U51/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_5_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_4_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U50/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_3_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U52/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_2_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U53/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_deserializer/sampled_stream_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/parallel_data_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/sampled_stream_reg_1_/QN (SDFFRX1M)
                                                          0.28       0.28 f
  U0_UART_RX/U0_deserializer/U49/Y (OAI2BB2X1M)           0.15       0.43 r
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/D (SDFFRX1M)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/parallel_data_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/second_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/second_sample_reg/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART_RX/U0_data_sampling/U8/Y (OAI32X1M)             0.10       0.40 f
  U0_UART_RX/U0_data_sampling/second_sample_reg/D (SDFFRX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/second_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/QN (SDFFRX1M)
                                                          0.30       0.30 r
  U0_UART_RX/U0_data_sampling/U7/Y (OAI32X1M)             0.10       0.40 f
  U0_UART_RX/U0_data_sampling/first_sample_reg/D (SDFFRX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/first_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/Q (SDFFRX1M)     0.44       0.44 r
  U0_UART_RX/U0_FSM/test_so (UART_RX_FSM_test_1)          0.00       0.44 r
  U0_UART_RX/U0_data_sampling/test_si (data_sampling_test_1)
                                                          0.00       0.44 r
  U0_UART_RX/U0_data_sampling/first_sample_reg/SI (SDFFRX1M)
                                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/first_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/Q (SDFFRX1M)          0.42       0.42 r
  U0_UART_RX/U0_FSM/U32/Y (NOR2X2M)                       0.06       0.48 f
  U0_UART_RX/U0_FSM/data_valid (UART_RX_FSM_test_1)       0.00       0.48 f
  U0_UART_RX/U0_deserializer/success (deserializer_test_1)
                                                          0.00       0.48 f
  U0_UART_RX/U0_deserializer/data_valid_reg/D (SDFFRQX1M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/data_valid_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/QN (SDFFRX1M)
                                                          0.32       0.32 r
  U0_UART_RX/U0_FSM/U30/Y (NAND2X2M)                      0.12       0.44 f
  U0_UART_RX/U0_FSM/U22/Y (NAND3X2M)                      0.09       0.53 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/D (SDFFRX1M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_2_/QN (SDFFRX1M)
                                                          0.29       0.29 f
  U0_UART_RX/U0_FSM/U30/Y (NAND2X2M)                      0.13       0.42 r
  U0_UART_RX/U0_FSM/U36/Y (OAI21X2M)                      0.08       0.51 f
  U0_UART_RX/U0_FSM/current_state_reg_2_/D (SDFFRX1M)     0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/check_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/QN (SDFFRX1M)         0.30       0.30 f
  U0_UART_RX/U0_FSM/U20/Y (AOI2BB1X2M)                    0.12       0.41 r
  U0_UART_RX/U0_FSM/U19/Y (OR4X1M)                        0.14       0.56 r
  U0_UART_RX/U0_FSM/check_error_reg/D (SDFFRX1M)          0.00       0.56 r
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART_RX/U0_FSM/check_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/check_error_reg/CK (SDFFRX1M)         0.00       0.00 r
  U0_UART_RX/U0_FSM/check_error_reg/QN (SDFFRX1M)         0.30       0.30 f
  U0_UART_RX/U0_FSM/U34/Y (AOI22X1M)                      0.13       0.43 r
  U0_UART_RX/U0_FSM/U33/Y (OAI21X2M)                      0.09       0.52 f
  U0_UART_RX/U0_FSM/current_state_reg_0_/D (SDFFRX1M)     0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_FSM/current_state_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/third_sample_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/Q (SDFFRX1M)
                                                          0.42       0.42 r
  U0_UART_RX/U0_data_sampling/U18/Y (OAI2BB2X1M)          0.15       0.57 r
  U0_UART_RX/U0_data_sampling/third_sample_reg/D (SDFFRX1M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/third_sample_reg/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.54       0.54 f
  U0_UART_RX/U0_edge_bit_counter/U40/Y (NOR2X2M)          0.12       0.66 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/D (SDFFRX1M)
                                                          0.00       0.66 r
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/Q (SDFFRX1M)
                                                          0.55       0.55 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (OAI2BB2X1M)       0.16       0.71 r
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/D (SDFFRX1M)
                                                          0.00       0.71 r
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_0_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.18       0.48 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/U41/Y (NOR2BXLM)         0.18       0.66 f
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/D (SDFFRX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/Q (SDFFRX1M)
                                                          0.53       0.53 r
  U0_UART_RX/U0_edge_bit_counter/U39/Y (XNOR2X2M)         0.14       0.67 f
  U0_UART_RX/U0_edge_bit_counter/U38/Y (NOR2X2M)          0.07       0.75 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/D (SDFFRX1M)
                                                          0.00       0.75 r
  data arrival time                                                  0.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.18       0.48 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.16       0.65 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (NOR2BX2M)         0.06       0.71 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/D (SDFFRX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_3_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.18       0.48 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.16       0.65 r
  U0_UART_RX/U0_edge_bit_counter/U28/Y (NOR2BX2M)         0.06       0.71 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/D (SDFFRX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_UART_RX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_FSM/current_state_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_UART_RX/U0_FSM/current_state_reg_1_/QN (SDFFRX1M)
                                                          0.31       0.31 r
  U0_UART_RX/U0_FSM/U7/Y (OAI32X1M)                       0.18       0.48 f
  U0_UART_RX/U0_FSM/samp_cnt_en (UART_RX_FSM_test_1)      0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/enable (edge_bit_counter_test_1)
                                                          0.00       0.48 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (NAND2X2M)         0.16       0.65 r
  U0_UART_RX/U0_edge_bit_counter/U27/Y (NOR2BX2M)         0.06       0.71 f
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/D (SDFFRX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_1_/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__0_/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC/sync_dff_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/sync_dff_reg_0_/Q (SDFFRQX2M)               0.34       0.34 r
  U0_RST_SYNC/sync_dff_reg_1_/D (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U1_RST_SYNC/sync_dff_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg_0_/Q (SDFFRQX2M)               0.34       0.34 r
  U1_RST_SYNC/sync_dff_reg_1_/D (SDFFRQX1M)               0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_RST_SYNC/sync_dff_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RST_SYNC/sync_dff_reg_0_/Q (SDFFRQX2M)               0.34       0.34 r
  U0_RST_SYNC/sync_dff_reg_1_/SI (SDFFRQX1M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U1_RST_SYNC/sync_dff_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U1_RST_SYNC/sync_dff_reg_0_/Q (SDFFRQX2M)               0.34       0.34 r
  U1_RST_SYNC/sync_dff_reg_1_/SI (SDFFRQX1M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_PULSE_GEN/DFF_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/sync_dff_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/DFF_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  U0_PULSE_GEN/DFF_reg/Q (SDFFRQX2M)                      0.36       0.36 r
  U0_PULSE_GEN/test_so (PULSE_GEN_test_1)                 0.00       0.36 r
  U0_RST_SYNC/test_si (RST_SYNC_test_0)                   0.00       0.36 r
  U0_RST_SYNC/sync_dff_reg_0_/SI (SDFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/MEM_reg_7__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_7__2_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_7__2_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_7__3_/SI (SDFFRHQX1M)                0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_7__3_/CK (SDFFRHQX1M)                0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/D (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/D (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/D (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/D (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/D (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__0_/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_7_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U0_DATA_SYNC/U0_sync_bus/sync_bus[7] (sync_bus_test_1)
                                                          0.00       0.37 r
  U0_DATA_SYNC/sync_bus[7] (DATA_SYNC_BUS_WIDTH8_test_1)
                                                          0.00       0.37 r
  U0_PULSE_GEN/test_si (PULSE_GEN_test_1)                 0.00       0.37 r
  U0_PULSE_GEN/DFF_reg/SI (SDFFRQX2M)                     0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/DFF_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_SYS_CTRL/ALUFN_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALUFN_reg_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U0_SYS_CTRL/ALUFN_reg_reg_0_/Q (SDFFRQX2M)              0.36       0.36 r
  U0_SYS_CTRL/ALUFN_reg_reg_1_/SI (SDFFRQX1M)             0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__0_/Q (SDFFRQX1M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_0__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__7_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__7_/Q (SDFFRQX1M)
                                                          0.40       0.40 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_so (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.40 r
  U0_ASYNC_FIFO/U0_FIFO_RD/test_si (FIFO_RD_PTR_WIDTH4_test_1)
                                                          0.00       0.40 r
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/SI (SDFFSQX1M)       0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_RD/empty_reg/CK (SDFFSQX1M)       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_DF_SYNC/sync_dff_reg_1__3_/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_DF_SYNC/SYNC[3] (DF_SYNC_BUS_WIDTH4_test_0)
                                                          0.00       0.36 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/test_si (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.36 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/SI (SDFFRQX1M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00       0.00 r
  U0_ClkDiv/flag_reg/Q (SDFFRQX2M)                        0.38       0.38 r
  U0_ClkDiv/test_so (ClkDiv_RATIO_WIDTH6_test_1)          0.00       0.38 r
  U0_DATA_SYNC/test_si (DATA_SYNC_BUS_WIDTH8_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/test_si (DS_pulse_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/enable_pulse_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_RegFile/MEM_reg_3__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_3__4_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_3__4_/Q (SDFFRQX2M)                  0.40       0.40 r
  U0_RegFile/MEM_reg_3__5_/SI (SDFFSQX1M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_3__5_/CK (SDFFSQX1M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/Q (SDFFRQX1M)
                                                          0.38       0.38 r
  U0_DATA_SYNC/U0_multi_ff/SYNC[0] (multi_ff_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/bus_enable (DS_pulse_test_1)
                                                          0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/LVL_SIG (PULSE_GEN_test_0)
                                                          0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/D (SDFFRQX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_RegFile/RdData_Valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_Valid_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U0_RegFile/RdData_Valid_reg/Q (SDFFRQX2M)               0.37       0.37 r
  U0_RegFile/RdData_reg_0_/SI (SDFFRQX1M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_0_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U1_ClkDiv/flag_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_RST_SYNC/sync_dff_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00       0.00 r
  U1_ClkDiv/flag_reg/Q (SDFFRQX2M)                        0.38       0.38 r
  U1_ClkDiv/test_so (ClkDiv_test_1)                       0.00       0.38 r
  U1_RST_SYNC/test_si (RST_SYNC_test_1)                   0.00       0.38 r
  U1_RST_SYNC/sync_dff_reg_0_/SI (SDFFRQX2M)              0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_dff_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/Q (SDFFRQX1M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U1_DF_SYNC/SYNC[3] (DF_SYNC_BUS_WIDTH4_test_1)
                                                          0.00       0.38 r
  U0_ASYNC_FIFO/test_so1 (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                                          0.00       0.38 r
  U0_ClkDiv/test_si (ClkDiv_RATIO_WIDTH6_test_1)          0.00       0.38 r
  U0_ClkDiv/counter_reg_0_/SI (SDFFRQX2M)                 0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_0_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/SI (SDFFRQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__0_/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/SI (SDFFRQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_SYS_CTRL/addr_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_0_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_0_/QN (SDFFRX1M)               0.27       0.27 f
  U0_SYS_CTRL/U70/Y (OAI22X1M)                            0.12       0.38 r
  U0_SYS_CTRL/addr_reg_reg_0_/D (SDFFRX1M)                0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_0_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RegFile/RdData_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/ALUFN_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_7_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_7_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData[7] (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.39 r
  U0_SYS_CTRL/RdData[7] (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                                          0.00       0.39 r
  U0_SYS_CTRL/ALUFN_reg_reg_0_/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALUFN_reg_reg_0_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (SDFFRQX2M)                     0.39       0.39 r
  U0_ClkDiv/flag_reg/SI (SDFFRQX2M)                       0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/flag_reg/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_SYS_CTRL/addr_reg_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_2_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_2_/QN (SDFFRX1M)               0.27       0.27 f
  U0_SYS_CTRL/U68/Y (OAI22X1M)                            0.12       0.38 r
  U0_SYS_CTRL/addr_reg_reg_2_/D (SDFFRX1M)                0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_2_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_SYS_CTRL/addr_reg_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_3_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_3_/QN (SDFFRX1M)               0.27       0.27 f
  U0_SYS_CTRL/U69/Y (OAI22X1M)                            0.12       0.38 r
  U0_SYS_CTRL/addr_reg_reg_3_/D (SDFFRX1M)                0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_3_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_SYS_CTRL/addr_reg_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_3_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_3_/Q (SDFFRX1M)                0.38       0.38 r
  U0_SYS_CTRL/current_state_reg_0_/SI (SDFFRQX1M)         0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg_0_/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RegFile/MEM_reg_1__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_1__5_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_1__5_/Q (SDFFRQX2M)                  0.37       0.37 r
  U0_RegFile/MEM_reg_1__6_/SI (SDFFRQX1M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_1__6_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_RegFile/MEM_reg_0__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_0__7_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_0__7_/Q (SDFFRQX2M)                  0.37       0.37 r
  U0_RegFile/MEM_reg_1__0_/SI (SDFFRQX1M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_1__0_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_1__0_/Q (SDFFRQX1M)
                                                          0.38       0.38 r
  U0_DATA_SYNC/U0_multi_ff/SYNC[0] (multi_ff_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_sync_bus/test_si (sync_bus_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_/SI (SDFFRQX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_sync_bus/sync_bus_reg_0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/MEM_reg_7__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_Valid_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_7__7_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_7__7_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_Valid_reg/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_Valid_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ClkDiv/counter_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/counter_reg_5_/Q (SDFFRQX2M)                  0.39       0.39 r
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U1_ClkDiv/counter_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_7_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_7_/Q (SDFFRQX2M)                  0.39       0.39 r
  U1_ClkDiv/div_clk_reg/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_SYS_CTRL/addr_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_1_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_1_/Q (SDFFRX1M)                0.38       0.38 r
  U0_SYS_CTRL/addr_reg_reg_2_/SI (SDFFRX1M)               0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_2_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_SYS_CTRL/addr_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_0_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_0_/Q (SDFFRX1M)                0.38       0.38 r
  U0_SYS_CTRL/addr_reg_reg_1_/SI (SDFFRX1M)               0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_1_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_SYS_CTRL/addr_reg_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL/addr_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/addr_reg_reg_2_/CK (SDFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/addr_reg_reg_2_/Q (SDFFRX1M)                0.38       0.38 r
  U0_SYS_CTRL/addr_reg_reg_3_/SI (SDFFRX1M)               0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/addr_reg_reg_3_/CK (SDFFRX1M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_RegFile/MEM_reg_1__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_1__7_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_1__7_/Q (SDFFRQX1M)                  0.41       0.41 r
  U0_RegFile/MEM_reg_2__0_/SI (SDFFSQX2M)                 0.00       0.41 r
  data arrival time                                                  0.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_2__0_/CK (SDFFSQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/DFF_reg/Q (SDFFRQX1M)
                                                          0.38       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/inst_PULSE_GEN/test_so (PULSE_GEN_test_0)
                                                          0.00       0.38 r
  U0_DATA_SYNC/U0_DS_pulse/test_so (DS_pulse_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_multi_ff/test_si (multi_ff_test_1)      0.00       0.38 r
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/SI (SDFFRQX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/U0_multi_ff/sync_dff_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__2_/Q (SDFFRQX1M)
                                                          0.38       0.38 r
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/SI (SDFFRQX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U1_DF_SYNC/sync_dff_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RST_SYNC/sync_dff_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/sync_dff_reg_1_/CK (SDFFRQX1M)              0.00       0.00 r
  U0_RST_SYNC/sync_dff_reg_1_/Q (SDFFRQX1M)               0.38       0.38 r
  U0_RST_SYNC/SYNC_RST (RST_SYNC_test_0)                  0.00       0.38 r
  U0_RegFile/test_si1 (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                                          0.00       0.38 r
  U0_RegFile/MEM_reg_0__0_/SI (SDFFRQX1M)                 0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_0__0_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/counter_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_6_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_6_/Q (SDFFRQX2M)                  0.40       0.40 r
  U1_ClkDiv/counter_reg_7_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_7_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/counter_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_5_/Q (SDFFRQX2M)                  0.40       0.40 r
  U1_ClkDiv/counter_reg_6_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_6_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/counter_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_4_/Q (SDFFRQX2M)                  0.40       0.40 r
  U1_ClkDiv/counter_reg_5_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/counter_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_3_/Q (SDFFRQX2M)                  0.40       0.40 r
  U1_ClkDiv/counter_reg_4_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U1_ClkDiv/counter_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U1_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00       0.00 r
  U1_ClkDiv/counter_reg_2_/Q (SDFFRQX2M)                  0.40       0.40 r
  U1_ClkDiv/counter_reg_3_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/counter_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/counter_reg_4_/Q (SDFFRQX2M)                  0.40       0.40 r
  U0_ClkDiv/counter_reg_5_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_5_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/counter_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/counter_reg_3_/Q (SDFFRQX2M)                  0.40       0.40 r
  U0_ClkDiv/counter_reg_4_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_4_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ClkDiv/counter_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ClkDiv/counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg_2_/CK (SDFFRQX2M)                 0.00       0.00 r
  U0_ClkDiv/counter_reg_2_/Q (SDFFRQX2M)                  0.40       0.40 r
  U0_ClkDiv/counter_reg_3_/SI (SDFFRQX2M)                 0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg_3_/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_6_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_7_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_7_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_5_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_5_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_6_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_6_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_4_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_4_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_5_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_5_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_3_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_3_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_4_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_4_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_2_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_2_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_3_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_3_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_1_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_2_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_2_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/RdData_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/RdData_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg_0_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/RdData_reg_0_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/RdData_reg_1_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg_1_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_3__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__7_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__0_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_2__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__0_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_7__0_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__7_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__6_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__5_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__4_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__0_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_6__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_7__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__7_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__7_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_7__0_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_7__0_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__6_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__6_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__7_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__7_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__5_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__5_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__6_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__6_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__4_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__4_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__5_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__5_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__3_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__3_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__4_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__4_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__2_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__2_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__3_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__3_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__1_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__1_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__2_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__2_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_RegFile/MEM_reg_6__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RegFile/MEM_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/MEM_reg_6__0_/CK (SDFFRQX1M)                 0.00       0.00 r
  U0_RegFile/MEM_reg_6__0_/Q (SDFFRQX1M)                  0.39       0.39 r
  U0_RegFile/MEM_reg_6__1_/SI (SDFFRQX1M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/MEM_reg_6__1_/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__3_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__2_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__0_/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/SI (SDFFRQX1M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U0_FIFO_MEM_CNTRL/MEM_reg_1__1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/CK (SDFFRX1M)
                                                          0.00    8680.54 r
  U0_UART_RX/U0_edge_bit_counter/edge_cnt_reg_4_/QN (SDFFRX1M)
                                                          0.25    8680.80 r
  U0_UART_RX/U0_edge_bit_counter/test_so (edge_bit_counter_test_1)
                                                          0.00    8680.80 r
  U0_UART_RX/test_so (UART_RX_WIDTH8_test_1)              0.00    8680.80 r
  U0_UART_TX/test_si (UART_TX_test_1)                     0.00    8680.80 r
  U0_UART_TX/U0_FSM/test_si (FSM_test_1)                  0.00    8680.80 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/SI (SDFFRQX2M)
                                                          0.00    8680.80 r
  data arrival time                                               8680.80

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                       0.10    8680.64
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00    8680.64 r
  library hold time                                      -0.18    8680.47
  data required time                                              8680.47
  --------------------------------------------------------------------------
  data required time                                              8680.47
  data arrival time                                              -8680.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART_TX/U0_serializer/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_7_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/ser_data_reg/SI (SDFFSQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART_TX/U0_serializer/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_5_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_6_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_4_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_5_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_3_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_4_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_2_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_3_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_1_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_2_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_6_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/data_reg_7_/SI (SDFFRQX2M)     0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_6_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_1_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_2_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U0_UART_TX/U0_serializer/counter_r_reg_3_/SI (SDFFSQX1M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_0_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_4_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_2_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/data_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_serializer/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_0_/Q (SDFFRQX2M)      0.37       0.37 r
  U0_UART_TX/U0_serializer/data_reg_1_/SI (SDFFRQX2M)     0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_3_/Q (SDFFRQX2M)     0.37       0.37 r
  U0_UART_TX/U0_parity_calc/data_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_7_/Q (SDFFRQX2M)     0.37       0.37 r
  U0_UART_TX/U0_parity_calc/test_so (parity_calc_test_1)
                                                          0.00       0.37 r
  U0_UART_TX/U0_serializer/test_si (serializer_test_1)
                                                          0.00       0.37 r
  U0_UART_TX/U0_serializer/counter_r_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_0_/Q (SDFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/SI (SDFFRQX1M)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_2_/Q (SDFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_TX/U0_FSM/test_so (FSM_test_1)                  0.00       0.42 r
  U0_UART_TX/U0_parity_calc/test_si (parity_calc_test_1)
                                                          0.00       0.42 r
  U0_UART_TX/U0_parity_calc/data_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/Q (SDFFRQX1M)
                                                          0.44       0.44 r
  U0_UART_TX/U0_serializer/counter_r_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_3_/Q (SDFFSQX1M)
                                                          0.45       0.45 r
  U0_UART_TX/U0_serializer/data_reg_0_/SI (SDFFRQX2M)     0.00       0.45 r
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_TX/U0_serializer/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_6_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U45/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_6_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_6_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_5_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U43/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_5_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_5_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_4_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U41/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_4_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_4_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_3_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U39/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_3_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_3_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_2_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U37/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_2_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_2_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_serializer/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_1_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U35/Y (OAI2BB1X2M)             0.12       0.49 r
  U0_UART_TX/U0_serializer/data_reg_1_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_1_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_6_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_6_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U14/Y (AO2B2X2M)              0.13       0.49 r
  U0_UART_TX/U0_parity_calc/data_reg_6_/D (SDFFRQX2M)     0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_1_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)               0.13       0.49 r
  U0_UART_TX/U0_parity_calc/data_reg_1_/D (SDFFRQX2M)     0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_5_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)              0.13       0.49 r
  U0_UART_TX/U0_parity_calc/data_reg_5_/D (SDFFRQX2M)     0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_4_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_4_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)              0.13       0.49 r
  U0_UART_TX/U0_parity_calc/data_reg_4_/D (SDFFRQX2M)     0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_0_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)               0.13       0.49 r
  U0_UART_TX/U0_parity_calc/data_reg_0_/D (SDFFRQX2M)     0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_serializer/data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_0_/Q (SDFFRQX2M)      0.37       0.37 r
  U0_UART_TX/U0_serializer/U33/Y (OAI2BB1X2M)             0.13       0.49 r
  U0_UART_TX/U0_serializer/data_reg_0_/D (SDFFRQX2M)      0.00       0.49 r
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_0_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_2_/Q (SDFFRQX2M)     0.36       0.36 r
  U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)              0.13       0.50 r
  U0_UART_TX/U0_parity_calc/data_reg_2_/D (SDFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_2_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U0_UART_TX/U0_serializer/U22/Y (OAI33X2M)               0.07       0.45 f
  U0_UART_TX/U0_serializer/counter_r_reg_2_/D (SDFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_3_/Q (SDFFRQX2M)     0.37       0.37 r
  U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)              0.13       0.50 r
  U0_UART_TX/U0_parity_calc/data_reg_3_/D (SDFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/data_reg_7_/Q (SDFFRQX2M)     0.37       0.37 r
  U0_UART_TX/U0_parity_calc/U15/Y (AO2B2X2M)              0.13       0.50 r
  U0_UART_TX/U0_parity_calc/data_reg_7_/D (SDFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/data_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_serializer/data_reg_7_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/data_reg_7_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00       0.00 r
  U0_UART_TX/U0_serializer/data_reg_7_/Q (SDFFRQX2M)      0.36       0.36 r
  U0_UART_TX/U0_serializer/U49/Y (AO22X1M)                0.14       0.51 r
  U0_UART_TX/U0_serializer/data_reg_7_/D (SDFFRQX2M)      0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/data_reg_7_/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_0_/Q (SDFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_FSM/U15/Y (NOR3X2M)                       0.06       0.46 f
  U0_UART_TX/U0_FSM/current_state_reg_0_/D (SDFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_0_/Q (SDFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_serializer/U30/Y (NOR2X2M)                0.07       0.46 f
  U0_UART_TX/U0_serializer/counter_r_reg_0_/D (SDFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_2_/Q (SDFFRQX2M)
                                                          0.42       0.42 r
  U0_UART_TX/U0_FSM/U20/Y (NOR2X2M)                       0.05       0.47 f
  U0_UART_TX/U0_FSM/current_state_reg_2_/D (SDFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_TX/U0_serializer/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/ser_data_reg/Q (SDFFSQX2M)     0.42       0.42 r
  U0_UART_TX/U0_serializer/U28/Y (NAND2X2M)               0.07       0.49 f
  U0_UART_TX/U0_serializer/U26/Y (OAI2B11X2M)             0.06       0.55 r
  U0_UART_TX/U0_serializer/ser_data_reg/D (SDFFSQX2M)     0.00       0.55 r
  data arrival time                                                  0.55

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/ser_data_reg/CK (SDFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.43       0.43 r
  U0_UART_TX/U0_FSM/U18/Y (OAI21X2M)                      0.08       0.51 f
  U0_UART_TX/U0_FSM/current_state_reg_1_/D (SDFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_1_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_0_/Q (SDFFRQX2M)
                                                          0.40       0.40 r
  U0_UART_TX/U0_serializer/U32/Y (NAND2X2M)               0.07       0.47 f
  U0_UART_TX/U0_serializer/U31/Y (AOI2B1X1M)              0.11       0.58 r
  U0_UART_TX/U0_serializer/counter_r_reg_1_/D (SDFFRQX1M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_1_/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_UART_TX/U0_FSM/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_FSM/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_FSM/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_FSM/current_state_reg_1_/Q (SDFFRQX2M)
                                                          0.48       0.48 f
  U0_UART_TX/U0_FSM/U22/Y (INVX2M)                        0.09       0.58 r
  U0_UART_TX/U0_FSM/current_state_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_FSM/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_TX/U0_serializer/counter_r_reg_3_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00       0.00 r
  U0_UART_TX/U0_serializer/counter_r_reg_3_/Q (SDFFSQX1M)
                                                          0.45       0.45 r
  U0_UART_TX/U0_serializer/U47/Y (AO2B2X2M)               0.17       0.62 r
  U0_UART_TX/U0_serializer/counter_r_reg_3_/D (SDFFSQX1M)
                                                          0.00       0.62 r
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_serializer/counter_r_reg_3_/CK (SDFFSQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


1
