Warning (10268): Verilog HDL information at StopWatch.sv(127): always construct contains both blocking and non-blocking assignments File: C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv Line: 127
