  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/horn_schunck_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/horn_schunck_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/horn_schunck_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hsl/src/horn_schunck_hsl.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/hsl/src/horn_schunck_hsl.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hsl/src/horn_schunck_hsl.h' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/hsl/src/horn_schunck_hsl.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../hsl/src/main_tb.cpp' from hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/hsl/src/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=horn_schunck_hls' from hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7k160tfbg484-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'csim.setup=0' from hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls/horn_schunck_hls/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
mingw32-make: 'csim.exe' is up to date.
u[32][32] = 0.999756
v[32][32] = 0.000000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.555 seconds; peak allocated memory: 144.176 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 15s
