0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/Nahid_tb.sv,1510576112,systemVerilog,,,,Nahid_tb,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd,1509729970,vhdl,,,,cordic_0,,,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1510005967,vhdl,,,,div_gen_0,,,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv,1510625977,systemVerilog,,,,Nahid,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv,1509718256,systemVerilog,,,,adder,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv,1510625632,systemVerilog,,,,controller,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv,1510796077,systemVerilog,,,,Datapath,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv,1508099711,systemVerilog,,,,extend,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mult.sv,1511052490,systemVerilog,,,,mul,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux.sv,1507659140,systemVerilog,,,,mux2,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux2r.sv,1507745618,systemVerilog,,,,mux2r,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4.sv,1507659152,systemVerilog,,,,mux4,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4r.sv,1507745635,systemVerilog,,,,mux4r,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux6.sv,1507659179,systemVerilog,,,,mux6,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/reduce.sv,1508111205,systemVerilog,,,,reduce,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv,1508537857,systemVerilog,,,,register,,xil_defaultlib,,,,,,
