// Seed: 728335818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri  id_6 = 1'b0;
  wand id_7, id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output uwire id_5
);
  wor id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  assign id_7 = 1;
endmodule
