# Inspect DDS Compiler IP parameters (simplified)
# Run: vivado -mode batch -source D:/awg_fpga/scripts/inspect_ip_params_v2.tcl

set project_dir "D:/awg_fpga/vivado"
set project_name "awg_k325t"

open_project "$project_dir/$project_name.xpr"

set ip_name "dds_compiler_0"
set ip [get_ips $ip_name]

# List all parameters and their values
puts "=========================================="
puts "DDS Compiler IP Parameters"
puts "=========================================="

foreach prop [list_property $ip CONFIG.*] {
    if {[catch {set val [get_property $prop $ip]} err]} {
        puts "$prop = <ERROR: $err>"
    } else {
        puts "$prop = $val"
    }
}

puts "=========================================="

# Save to file
set out_file "D:/FPGA/.sisyphus/evidence/dds_compiler_params.txt"
set fh [open $out_file w]
puts $fh "DDS Compiler v6.0 Parameter Dump"
puts $fh "================================="
puts $fh "Timestamp: [clock format [clock seconds]]"
puts $fh ""
foreach prop [list_property $ip CONFIG.*] {
    if {[catch {set val [get_property $prop $ip]} err]} {
        puts $fh "$prop = <ERROR>"
    } else {
        puts $fh "$prop = $val"
    }
}
close $fh

puts "Parameter dump saved to: $out_file"

close_project
exit
