<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\gay_n\Documents\FPGA_PROJECTS\HDMI_NIC\hDMI\FPGA_HDMI\impl\gwsynthesis\hDMI.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\gay_n\Documents\FPGA_PROJECTS\HDMI_NIC\hDMI\FPGA_HDMI\src\hDMI.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May 30 11:52:07 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>495</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>297</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>CLK_27M_ibuf/I </td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>CLK_27M_ibuf/I</td>
<td>CLK_27M</td>
<td>u_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>CLK_27M_ibuf/I</td>
<td>CLK_27M</td>
<td>u_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>CLK_27M_ibuf/I</td>
<td>CLK_27M</td>
<td>u_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>CLK_27M_ibuf/I</td>
<td>CLK_27M</td>
<td>u_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.556</td>
<td>180.000
<td>0.000</td>
<td>2.778</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.556</td>
<td>180.000
<td>0.000</td>
<td>2.778</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>11.111</td>
<td>90.000
<td>0.000</td>
<td>5.556</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>36.000(MHz)</td>
<td>63.600(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK_27M!</h4>
<h4>No timing paths to get frequency of u_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_dvi/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_dvi/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.054</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>15.323</td>
</tr>
<tr>
<td>2</td>
<td>12.306</td>
<td>U_VGA_CONTROLLER/column_6_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>15.072</td>
</tr>
<tr>
<td>3</td>
<td>12.577</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>14.801</td>
</tr>
<tr>
<td>4</td>
<td>12.949</td>
<td>U_VGA_CONTROLLER/column_6_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>14.429</td>
</tr>
<tr>
<td>5</td>
<td>13.082</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>14.296</td>
</tr>
<tr>
<td>6</td>
<td>13.606</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.772</td>
</tr>
<tr>
<td>7</td>
<td>13.621</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.757</td>
</tr>
<tr>
<td>8</td>
<td>13.707</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.670</td>
</tr>
<tr>
<td>9</td>
<td>14.009</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.368</td>
</tr>
<tr>
<td>10</td>
<td>14.036</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.342</td>
</tr>
<tr>
<td>11</td>
<td>14.140</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.238</td>
</tr>
<tr>
<td>12</td>
<td>14.161</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.217</td>
</tr>
<tr>
<td>13</td>
<td>14.162</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.216</td>
</tr>
<tr>
<td>14</td>
<td>14.212</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.166</td>
</tr>
<tr>
<td>15</td>
<td>14.251</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.126</td>
</tr>
<tr>
<td>16</td>
<td>14.367</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>13.011</td>
</tr>
<tr>
<td>17</td>
<td>14.444</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.934</td>
</tr>
<tr>
<td>18</td>
<td>14.584</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.793</td>
</tr>
<tr>
<td>19</td>
<td>14.783</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.594</td>
</tr>
<tr>
<td>20</td>
<td>14.783</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.594</td>
</tr>
<tr>
<td>21</td>
<td>14.783</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.594</td>
</tr>
<tr>
<td>22</td>
<td>14.818</td>
<td>U_VGA_CONTROLLER/column_6_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.559</td>
</tr>
<tr>
<td>23</td>
<td>15.044</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.334</td>
</tr>
<tr>
<td>24</td>
<td>15.047</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.331</td>
</tr>
<tr>
<td>25</td>
<td>15.057</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>12.321</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>U_VGA_CONTROLLER/h_count_2_s0/Q</td>
<td>U_VGA_CONTROLLER/h_count_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>U_VGA_CONTROLLER/v_count_3_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_3_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>U_VGA_CONTROLLER/v_count_7_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_7_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>U_VGA_CONTROLLER/v_count_9_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_9_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.893</td>
<td>U_VGA_CONTROLLER/h_count_1_s0/Q</td>
<td>U_VGA_CONTROLLER/h_count_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>8</td>
<td>0.937</td>
<td>U_VGA_CONTROLLER/h_sync_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>9</td>
<td>0.946</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_2_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>10</td>
<td>0.971</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>11</td>
<td>0.986</td>
<td>U_VGA_CONTROLLER/disp_ena_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.986</td>
</tr>
<tr>
<td>12</td>
<td>1.062</td>
<td>U_VGA_CONTROLLER/v_count_1_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_1_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>13</td>
<td>1.062</td>
<td>U_VGA_CONTROLLER/v_count_6_s0/Q</td>
<td>U_VGA_CONTROLLER/v_count_6_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>14</td>
<td>1.062</td>
<td>U_VGA_CONTROLLER/h_count_0_s0/Q</td>
<td>U_VGA_CONTROLLER/h_count_0_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>15</td>
<td>1.101</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D8</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>16</td>
<td>1.101</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D5</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>17</td>
<td>1.126</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.126</td>
</tr>
<tr>
<td>18</td>
<td>1.130</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D9</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>19</td>
<td>1.130</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D7</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>20</td>
<td>1.132</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.132</td>
</tr>
<tr>
<td>21</td>
<td>1.149</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D6</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.164</td>
</tr>
<tr>
<td>22</td>
<td>1.149</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/D6</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.164</td>
</tr>
<tr>
<td>23</td>
<td>1.172</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D4</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>24</td>
<td>1.172</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D3</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>25</td>
<td>1.172</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/D2</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/h_count_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/h_count_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/h_count_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/v_count_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/row_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>U_VGA_CONTROLLER/row_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>12.561</td>
<td>13.811</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I0</td>
</tr>
<tr>
<td>4.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.725</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>5.757</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.587</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I2</td>
</tr>
<tr>
<td>7.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>9.292</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>10.438</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n535_s1/I1</td>
</tr>
<tr>
<td>10.988</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n535_s1/COUT</td>
</tr>
<tr>
<td>10.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n534_s1/CIN</td>
</tr>
<tr>
<td>11.045</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n534_s1/COUT</td>
</tr>
<tr>
<td>11.613</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s6/I2</td>
</tr>
<tr>
<td>12.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s6/F</td>
</tr>
<tr>
<td>14.001</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s2/I0</td>
</tr>
<tr>
<td>14.823</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s2/F</td>
</tr>
<tr>
<td>16.129</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/I0</td>
</tr>
<tr>
<td>17.228</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/F</td>
</tr>
<tr>
<td>17.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.416, 48.397%; route: 7.449, 48.612%; tC2Q: 0.458, 2.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/column_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>U_VGA_CONTROLLER/column_6_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/column_6_s0/Q</td>
</tr>
<tr>
<td>3.166</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s4/I0</td>
</tr>
<tr>
<td>4.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s4/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s2/I0</td>
</tr>
<tr>
<td>5.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s2/F</td>
</tr>
<tr>
<td>6.446</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>U_HW_IMAGE_GEN/red_o_7_s0/I1</td>
</tr>
<tr>
<td>7.268</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/red_o_7_s0/F</td>
</tr>
<tr>
<td>11.563</td>
<td>4.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s8/I1</td>
</tr>
<tr>
<td>12.589</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s8/F</td>
</tr>
<tr>
<td>13.010</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s7/I1</td>
</tr>
<tr>
<td>13.636</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s7/F</td>
</tr>
<tr>
<td>13.647</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I2</td>
</tr>
<tr>
<td>14.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>14.690</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I0</td>
</tr>
<tr>
<td>15.512</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>15.523</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>16.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>16.350</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I3</td>
</tr>
<tr>
<td>16.976</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>16.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.907, 52.462%; route: 6.706, 44.497%; tC2Q: 0.458, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>9.640</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/I3</td>
</tr>
<tr>
<td>10.672</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/F</td>
</tr>
<tr>
<td>11.992</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/I3</td>
</tr>
<tr>
<td>13.018</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n571_s0/I2</td>
</tr>
<tr>
<td>14.471</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n571_s0/F</td>
</tr>
<tr>
<td>15.606</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n581_s2/I1</td>
</tr>
<tr>
<td>16.705</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n581_s2/F</td>
</tr>
<tr>
<td>16.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.375, 56.584%; route: 5.968, 40.319%; tC2Q: 0.458, 3.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/column_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>U_VGA_CONTROLLER/column_6_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/column_6_s0/Q</td>
</tr>
<tr>
<td>3.166</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s4/I0</td>
</tr>
<tr>
<td>4.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s4/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s2/I0</td>
</tr>
<tr>
<td>5.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s2/F</td>
</tr>
<tr>
<td>6.446</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>U_HW_IMAGE_GEN/red_o_7_s0/I1</td>
</tr>
<tr>
<td>7.268</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/red_o_7_s0/F</td>
</tr>
<tr>
<td>9.568</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I0</td>
</tr>
<tr>
<td>10.667</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>11.493</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s5/I1</td>
</tr>
<tr>
<td>12.315</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s5/F</td>
</tr>
<tr>
<td>12.326</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>13.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s2/I0</td>
</tr>
<tr>
<td>14.186</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s2/F</td>
</tr>
<tr>
<td>14.197</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I0</td>
</tr>
<tr>
<td>15.229</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>15.234</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>16.333</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>16.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.859, 61.398%; route: 5.111, 35.425%; tC2Q: 0.458, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.261</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/I0</td>
</tr>
<tr>
<td>9.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/F</td>
</tr>
<tr>
<td>9.382</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>11.235</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C23[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>11.785</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C23[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>13.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/I3</td>
</tr>
<tr>
<td>13.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/F</td>
</tr>
<tr>
<td>13.997</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/I0</td>
</tr>
<tr>
<td>15.096</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/F</td>
</tr>
<tr>
<td>15.101</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I1</td>
</tr>
<tr>
<td>16.200</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>16.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.418, 65.880%; route: 4.419, 30.914%; tC2Q: 0.458, 3.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.261</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/I0</td>
</tr>
<tr>
<td>9.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/F</td>
</tr>
<tr>
<td>9.382</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>10.414</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>11.235</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/I1</td>
</tr>
<tr>
<td>11.936</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/SUM</td>
</tr>
<tr>
<td>12.725</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s3/I1</td>
</tr>
<tr>
<td>13.757</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s3/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/F</td>
</tr>
<tr>
<td>15.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.117, 58.938%; route: 5.197, 37.734%; tC2Q: 0.458, 3.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>7.772</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>9.640</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/I3</td>
</tr>
<tr>
<td>10.672</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/F</td>
</tr>
<tr>
<td>11.992</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/I3</td>
</tr>
<tr>
<td>13.024</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/F</td>
</tr>
<tr>
<td>13.834</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s1/I1</td>
</tr>
<tr>
<td>14.459</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s1/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s0/I0</td>
</tr>
<tr>
<td>14.609</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s0/O</td>
</tr>
<tr>
<td>15.035</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n664_s0/I0</td>
</tr>
<tr>
<td>15.661</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n664_s0/F</td>
</tr>
<tr>
<td>15.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.651, 55.616%; route: 5.647, 41.052%; tC2Q: 0.458, 3.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>13.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>14.476</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/I2</td>
</tr>
<tr>
<td>15.575</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/F</td>
</tr>
<tr>
<td>15.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.492, 54.805%; route: 5.720, 41.843%; tC2Q: 0.458, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I0</td>
</tr>
<tr>
<td>4.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.725</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>5.757</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.587</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I2</td>
</tr>
<tr>
<td>7.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>9.292</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>10.767</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n134_s/I1</td>
</tr>
<tr>
<td>11.468</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n134_s/SUM</td>
</tr>
<tr>
<td>12.254</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/I0</td>
</tr>
<tr>
<td>13.353</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/F</td>
</tr>
<tr>
<td>14.174</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/I0</td>
</tr>
<tr>
<td>15.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.688, 50.028%; route: 6.222, 46.543%; tC2Q: 0.458, 3.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C33[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n534_s1/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n534_s1/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s6/I2</td>
</tr>
<tr>
<td>12.169</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s6/F</td>
</tr>
<tr>
<td>12.588</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s2/I0</td>
</tr>
<tr>
<td>13.410</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s2/F</td>
</tr>
<tr>
<td>14.214</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/I0</td>
</tr>
<tr>
<td>15.246</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/F</td>
</tr>
<tr>
<td>15.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.727, 57.915%; route: 5.157, 38.650%; tC2Q: 0.458, 3.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s14/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s14/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>5.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>6.726</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I2</td>
</tr>
<tr>
<td>7.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>7.831</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/I2</td>
</tr>
<tr>
<td>8.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/F</td>
</tr>
<tr>
<td>9.842</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I0</td>
</tr>
<tr>
<td>10.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>12.252</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/I0</td>
</tr>
<tr>
<td>13.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s0/I2</td>
</tr>
<tr>
<td>15.142</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s0/F</td>
</tr>
<tr>
<td>15.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.019, 53.024%; route: 5.760, 43.514%; tC2Q: 0.458, 3.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.261</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>9.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>10.676</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C23[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n238_s5/I1</td>
</tr>
<tr>
<td>11.377</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n238_s5/SUM</td>
</tr>
<tr>
<td>12.170</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n580_s3/I1</td>
</tr>
<tr>
<td>13.202</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n580_s3/F</td>
</tr>
<tr>
<td>14.022</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n580_s1/I1</td>
</tr>
<tr>
<td>15.121</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n580_s1/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.085, 53.605%; route: 5.674, 42.927%; tC2Q: 0.458, 3.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s1/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s1/F</td>
</tr>
<tr>
<td>13.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/I0</td>
</tr>
<tr>
<td>13.799</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/O</td>
</tr>
<tr>
<td>14.298</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/I0</td>
</tr>
<tr>
<td>15.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/F</td>
</tr>
<tr>
<td>15.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.364, 55.721%; route: 5.393, 40.811%; tC2Q: 0.458, 3.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>13.612</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>14.038</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n662_s0/I1</td>
</tr>
<tr>
<td>15.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n662_s0/F</td>
</tr>
<tr>
<td>15.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.387, 56.108%; route: 5.320, 40.411%; tC2Q: 0.458, 3.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I0</td>
</tr>
<tr>
<td>4.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.725</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>5.757</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.587</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I2</td>
</tr>
<tr>
<td>7.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>9.292</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>10.592</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/SUM</td>
</tr>
<tr>
<td>11.299</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s4/I0</td>
</tr>
<tr>
<td>12.360</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s4/F</td>
</tr>
<tr>
<td>12.778</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s2/I1</td>
</tr>
<tr>
<td>13.600</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s2/F</td>
</tr>
<tr>
<td>14.405</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/I0</td>
</tr>
<tr>
<td>15.031</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/F</td>
</tr>
<tr>
<td>15.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.999, 53.320%; route: 5.669, 43.188%; tC2Q: 0.458, 3.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s14/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s14/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>5.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>6.726</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I2</td>
</tr>
<tr>
<td>7.825</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>7.831</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/I2</td>
</tr>
<tr>
<td>8.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/F</td>
</tr>
<tr>
<td>9.842</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I0</td>
</tr>
<tr>
<td>10.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>12.252</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/I0</td>
</tr>
<tr>
<td>13.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/F</td>
</tr>
<tr>
<td>14.093</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s0/I1</td>
</tr>
<tr>
<td>14.915</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s0/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 52.333%; route: 5.744, 44.145%; tC2Q: 0.458, 3.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s3/I2</td>
</tr>
<tr>
<td>12.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s3/F</td>
</tr>
<tr>
<td>13.806</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/I1</td>
</tr>
<tr>
<td>14.838</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/F</td>
</tr>
<tr>
<td>14.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.425, 57.407%; route: 5.051, 39.050%; tC2Q: 0.458, 3.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.261</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/I0</td>
</tr>
<tr>
<td>9.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/F</td>
</tr>
<tr>
<td>10.192</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I0</td>
</tr>
<tr>
<td>11.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>11.730</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>12.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>13.666</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n659_s0/I1</td>
</tr>
<tr>
<td>14.698</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n659_s0/F</td>
</tr>
<tr>
<td>14.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.943, 54.270%; route: 5.392, 42.147%; tC2Q: 0.458, 3.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>13.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>13.677</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/F</td>
</tr>
<tr>
<td>14.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 57.287%; route: 4.921, 39.074%; tC2Q: 0.458, 3.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>13.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>13.677</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s0/F</td>
</tr>
<tr>
<td>14.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 57.287%; route: 4.921, 39.074%; tC2Q: 0.458, 3.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>12.551</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>13.650</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C37[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>13.677</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n659_s0/I1</td>
</tr>
<tr>
<td>14.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n659_s0/F</td>
</tr>
<tr>
<td>14.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.215, 57.287%; route: 4.921, 39.074%; tC2Q: 0.458, 3.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/column_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>U_VGA_CONTROLLER/column_6_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/column_6_s0/Q</td>
</tr>
<tr>
<td>3.166</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s4/I0</td>
</tr>
<tr>
<td>4.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s4/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s2/I0</td>
</tr>
<tr>
<td>5.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s2/F</td>
</tr>
<tr>
<td>6.446</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>U_HW_IMAGE_GEN/blue_o_7_s5/I2</td>
</tr>
<tr>
<td>7.268</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">U_HW_IMAGE_GEN/blue_o_7_s5/F</td>
</tr>
<tr>
<td>8.115</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s8/I1</td>
</tr>
<tr>
<td>9.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s8/F</td>
</tr>
<tr>
<td>9.225</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s7/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s7/F</td>
</tr>
<tr>
<td>10.335</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>11.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I0</td>
</tr>
<tr>
<td>12.200</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>12.211</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>13.013</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>13.432</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I3</td>
</tr>
<tr>
<td>14.464</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.839, 70.378%; route: 3.262, 25.973%; tC2Q: 0.458, 3.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>3.203</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I0</td>
</tr>
<tr>
<td>4.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.725</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>5.757</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.587</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I2</td>
</tr>
<tr>
<td>7.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>7.697</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>8.323</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>9.132</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>10.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>11.552</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/I0</td>
</tr>
<tr>
<td>12.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C18[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/F</td>
</tr>
<tr>
<td>13.416</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n663_s0/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n663_s0/F</td>
</tr>
<tr>
<td>14.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.742, 54.663%; route: 5.134, 41.621%; tC2Q: 0.458, 3.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/I0</td>
</tr>
<tr>
<td>3.887</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n660_s2/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>5.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C38[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I1</td>
</tr>
<tr>
<td>7.339</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>8.175</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>9.207</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>10.028</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>11.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>11.577</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/I2</td>
</tr>
<tr>
<td>12.609</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/F</td>
</tr>
<tr>
<td>13.413</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/I1</td>
</tr>
<tr>
<td>14.235</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/F</td>
</tr>
<tr>
<td>14.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.148, 57.969%; route: 4.724, 38.314%; tC2Q: 0.458, 3.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I0</td>
</tr>
<tr>
<td>3.844</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>5.328</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.756</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>6.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>8.261</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/I0</td>
</tr>
<tr>
<td>9.360</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/F</td>
</tr>
<tr>
<td>10.192</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I0</td>
</tr>
<tr>
<td>11.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>11.730</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>12.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n662_s0/I1</td>
</tr>
<tr>
<td>14.225</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n662_s0/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.682</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>29.282</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.943, 56.352%; route: 4.919, 39.928%; tC2Q: 0.458, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/h_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/h_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>U_VGA_CONTROLLER/h_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_2_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>U_VGA_CONTROLLER/n48_s1/I2</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n48_s1/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>U_VGA_CONTROLLER/h_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>U_VGA_CONTROLLER/h_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_3_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>U_VGA_CONTROLLER/n37_s1/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n37_s1/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_0_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>U_VGA_CONTROLLER/n40_s1/I0</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n40_s1/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>U_VGA_CONTROLLER/v_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>U_VGA_CONTROLLER/n35_s2/I1</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n35_s2/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_7_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>U_VGA_CONTROLLER/n33_s1/I1</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n33_s1/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_9_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>U_VGA_CONTROLLER/n31_s1/I1</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n31_s1/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>U_VGA_CONTROLLER/v_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/h_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/h_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>U_VGA_CONTROLLER/h_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_1_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>U_VGA_CONTROLLER/n49_s1/I0</td>
</tr>
<tr>
<td>2.738</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n49_s1/F</td>
</tr>
<tr>
<td>2.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>U_VGA_CONTROLLER/h_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>U_VGA_CONTROLLER/h_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/h_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>U_VGA_CONTROLLER/h_sync_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_sync_s0/Q</td>
</tr>
<tr>
<td>2.782</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>U_VGA_CONTROLLER/v_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_0_s0/Q</td>
</tr>
<tr>
<td>2.419</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>U_VGA_CONTROLLER/n38_s1/I1</td>
</tr>
<tr>
<td>2.791</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n38_s1/F</td>
</tr>
<tr>
<td>2.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>U_VGA_CONTROLLER/v_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>U_VGA_CONTROLLER/v_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R12C28[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/Q</td>
</tr>
<tr>
<td>2.444</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s0/I0</td>
</tr>
<tr>
<td>2.816</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s0/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.328%; route: 0.265, 27.328%; tC2Q: 0.333, 34.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/disp_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>U_VGA_CONTROLLER/disp_ena_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/disp_ena_s0/Q</td>
</tr>
<tr>
<td>2.831</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.652, 66.181%; tC2Q: 0.333, 33.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_1_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>U_VGA_CONTROLLER/n39_s1/I1</td>
</tr>
<tr>
<td>2.907</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n39_s1/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/v_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/v_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_6_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>U_VGA_CONTROLLER/n34_s1/I1</td>
</tr>
<tr>
<td>2.907</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n34_s1/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/v_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>U_VGA_CONTROLLER/v_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>U_VGA_CONTROLLER/h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U_VGA_CONTROLLER/h_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>U_VGA_CONTROLLER/h_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>U_VGA_CONTROLLER/n50_s2/I0</td>
</tr>
<tr>
<td>2.907</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">U_VGA_CONTROLLER/n50_s2/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">U_VGA_CONTROLLER/h_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>U_VGA_CONTROLLER/h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>U_VGA_CONTROLLER/h_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_8_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.139%; tC2Q: 0.333, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.139%; tC2Q: 0.333, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/Q</td>
</tr>
<tr>
<td>2.415</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/I2</td>
</tr>
<tr>
<td>2.971</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/F</td>
</tr>
<tr>
<td>2.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/Q</td>
</tr>
<tr>
<td>2.421</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/F</td>
</tr>
<tr>
<td>2.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.133%; route: 0.242, 21.411%; tC2Q: 0.333, 29.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 71.361%; tC2Q: 0.333, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 71.361%; tC2Q: 0.333, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>PLL_R</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/h_count_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/h_count_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/h_count_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/h_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/h_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/h_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/h_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/h_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/h_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/v_count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/v_count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/row_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/row_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/row_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U_VGA_CONTROLLER/row_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>U_VGA_CONTROLLER/row_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>U_VGA_CONTROLLER/row_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.561</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.549</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.812</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.438</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>29.623</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>114</td>
<td>clk_px</td>
<td>12.054</td>
<td>0.262</td>
</tr>
<tr>
<td>61</td>
<td>red_o[7]</td>
<td>12.306</td>
<td>6.188</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>23.281</td>
<td>2.783</td>
</tr>
<tr>
<td>29</td>
<td>blue_o[7]</td>
<td>14.818</td>
<td>1.956</td>
</tr>
<tr>
<td>19</td>
<td>v_count_9_6</td>
<td>16.507</td>
<td>1.490</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>14.312</td>
<td>1.819</td>
</tr>
<tr>
<td>18</td>
<td>c1_d</td>
<td>23.818</td>
<td>2.002</td>
</tr>
<tr>
<td>17</td>
<td>sel_xnor</td>
<td>13.827</td>
<td>1.801</td>
</tr>
<tr>
<td>16</td>
<td>sel_xnor</td>
<td>12.458</td>
<td>1.988</td>
</tr>
<tr>
<td>14</td>
<td>din_d[1]</td>
<td>12.054</td>
<td>1.317</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C12</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C19</td>
<td>75.00%</td>
</tr>
<tr>
<td>R9C10</td>
<td>73.61%</td>
</tr>
<tr>
<td>R9C28</td>
<td>70.83%</td>
</tr>
<tr>
<td>R12C9</td>
<td>70.83%</td>
</tr>
<tr>
<td>R11C20</td>
<td>69.44%</td>
</tr>
<tr>
<td>R11C12</td>
<td>68.06%</td>
</tr>
<tr>
<td>R9C37</td>
<td>65.28%</td>
</tr>
<tr>
<td>R9C29</td>
<td>65.28%</td>
</tr>
<tr>
<td>R11C11</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
