
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 5 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 30 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23524399 heartbeat IPC: 0.615765 cumulative IPC: 0.346767 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52354772 heartbeat IPC: 0.346856 cumulative IPC: 0.346827 (Simulation time: 0 hr 6 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 81178611 heartbeat IPC: 0.346935 cumulative IPC: 0.34687 (Simulation time: 0 hr 8 min 54 sec) 
Finished CPU 0 instructions: 25000000 cycles: 72073123 cumulative IPC: 0.34687 (Simulation time: 0 hr 8 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.34687 instructions: 25000000 cycles: 72073123
cpu0_DTLB TOTAL     ACCESS:    7858468  HIT:    7829271  MISS:      29197
cpu0_DTLB LOAD      ACCESS:    7302907  HIT:    7278576  MISS:      24331
cpu0_DTLB RFO       ACCESS:     555561  HIT:     550695  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7317 cycles
cpu0_ITLB TOTAL     ACCESS:    2204084  HIT:    2204084  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2204084  HIT:    2204084  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29197  HIT:      21773  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24331  HIT:      17097  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.787 cycles
cpu0_L1D TOTAL     ACCESS:    7902201  HIT:    7401949  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505855  HIT:    6018228  MISS:     487627
cpu0_L1D RFO       ACCESS:    1388922  HIT:    1376741  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1166.23 cycles
cpu0_L2C TOTAL     ACCESS:    2000084  HIT:    1482920  MISS:     517164
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24426  MISS:     463201
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:    1487465  HIT:    1445701  MISS:      41764
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        426  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:    1775452  ISSUED:    1593138  USEFUL:      41760  USELESS:          7
cpu0_L2C AVERAGE MISS LATENCY: 1184.61 cycles
LLC TOTAL     ACCESS:     627945  HIT:     105313  MISS:     522632
LLC LOAD      ACCESS:     463201  HIT:        320  MISS:     462881
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     140344  HIT:      92794  MISS:      47550
LLC WRITEBACK ACCESS:      12201  HIT:      12197  MISS:          4
LLC TRANSLATION ACCESS:         18  HIT:          2  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1252 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         43  ROW_BUFFER_MISS:     522585
 DBUS AVG_CONGESTED_CYCLE:    3.99969
 WQ ROW_BUFFER_HIT:       2717  ROW_BUFFER_MISS:       9760  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.169
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

