verilog xil_defaultlib --include "../../../../maquetaFinal_v2.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../maquetaFinal_v2.srcs/sources_1/bd/system/ipshared/0eaf/hdl" --include "../../../../maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../maquetaFinal_v2.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_ds_1/sim/system_auto_ds_1.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_ds_2/sim/system_auto_ds_2.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_ds_3/sim/system_auto_ds_3.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../bd/system/ip/system_auto_ds_4/sim/system_auto_ds_4.v" \
"../../../bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \
"../../../bd/system/ip/system_auto_ds_5/sim/system_auto_ds_5.v" \
"../../../bd/system/ip/system_auto_pc_5/sim/system_auto_pc_5.v" \
"../../../bd/system/ip/system_auto_ds_6/sim/system_auto_ds_6.v" \
"../../../bd/system/ip/system_auto_pc_6/sim/system_auto_pc_6.v" \
"../../../bd/system/ip/system_auto_ds_7/sim/system_auto_ds_7.v" \
"../../../bd/system/ip/system_auto_ds_8/sim/system_auto_ds_8.v" \
"../../../bd/system/ip/system_auto_pc_7/sim/system_auto_pc_7.v" \
"../../../bd/system/ip/system_auto_ds_9/sim/system_auto_ds_9.v" \
"../../../bd/system/ip/system_auto_pc_8/sim/system_auto_pc_8.v" \
"../../../bd/system/ip/system_auto_ds_10/sim/system_auto_ds_10.v" \
"../../../bd/system/ip/system_auto_pc_9/sim/system_auto_pc_9.v" \

verilog xil_defaultlib "glbl.v"

nosort
