GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v'
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":2)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Analyzing included file 'define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Compiling module 'dds'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":3)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
WARN  (EX2526) : Entry size ** at **:** does not match memory width **("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
NOTE  (EX0101) : Current top module is "dds"
WARN  (EX0200) : Property "syn_romstyle" set invalid for "sin_mem"("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_top.v":712)
[5%] Running netlist conversion ...
WARN  (CV0020) : Input waddr[15:7] is unused("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":19)
WARN  (CV0020) : Input waddr[1:0] is unused("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":19)
WARN  (CV0020) : Input wdata[31:26] is unused("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS\data\DDS_wrap.v":20)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\DDS\dds.vg" completed
Generate template file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\DDS\dds_tmp.v" completed
[100%] Generate report file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\DDS\dds_syn.rpt.html" completed
GowinSynthesis finish
