<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='341' type='84'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='340'>/// Generic integer constant.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='48' c='_ZN4llvm13CSEConfigFull12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='61' u='r' c='_ZN4llvm21CSEConfigConstantOnly12shouldCSEOpcEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp' l='195' u='r' c='_ZN4llvm13CSEMIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp' l='68' u='r' c='_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='430' u='r' c='_ZNK4llvm28LegalizationArtifactCombiner21isConstantUnsupportedENS_3LLTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='433' u='r' c='_ZNK4llvm28LegalizationArtifactCombiner21isConstantUnsupportedENS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='484' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1200' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2383' u='r' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Localizer.cpp' l='39' c='_ZN4llvm9Localizer14shouldLocalizeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='261' u='r' c='_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='267' u='r' c='_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='226' u='r' c='_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='245' u='r' c='_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='974' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='983' u='r' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='248' u='r' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='272' u='r' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='815' u='r' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1195' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2674' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector25collectShuffleMaskIndicesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15SmallVectorImplINS1_8OptionalIiEEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3458' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3509' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22selectAddrModeUnscaledERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3590' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector14renderTruncImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='281' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='439' u='r' c='_ZL10isConstantRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='561' c='_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='217' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='960' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='124' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='354' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='316' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='80' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='173' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='353' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='640' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='81' u='r' c='_ZN4llvm16X86LegalizerInfoC1ERKNS_12X86SubtargetERKNS_16X86TargetMachineE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='152' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='214' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
