
****** Scout HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.0 (64-bit)
  **** SW Build 2591210 on Sun Jul 14 20:18:13 MDT 2019
  **** IP Build 2591089 on Sun Jul 14 23:02:57 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /proj/xbuilds/HEAD_daily_latest/installs/lin64/Scout/HEAD/scripts/scout_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/proj/xbuilds/HEAD_daily_latest/installs/lin64/Scout/HEAD/bin/unwrapped/lnx64.o/scout_hls'
INFO: [HLS 200-10] For user 'kefuz' on host 'xhdengvm154063' (Linux_x86_64 version 3.10.0-693.el7.x86_64) on Tue Jul 16 10:58:19 IST 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.4.1708 (Core) "
INFO: [HLS 200-10] In directory '/home/kefuz/git/vivado_hls_test/hier_func'
Sourcing Tcl script '/home/kefuz/git/vivado_hls_test/hier_func/proj_hier_func/solution3/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/kefuz/git/vivado_hls_test/hier_func/proj_hier_func'.
INFO: [HLS 200-10] Adding design file 'hier_func.c' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Adding test bench file 'hier_func_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/kefuz/git/vivado_hls_test/hier_func/proj_hier_func/solution3'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-10] Analyzing design file 'hier_func.c' ... 
INFO: [HLS 214-131] Inlining function 'sumsub_func' into 'hier_func' (hier_func.c:64:5)
INFO: [HLS 214-131] Inlining function 'shift_func' into 'hier_func' (hier_func.c:65:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 373 ; free virtual = 8591
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 373 ; free virtual = 8591
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 369 ; free virtual = 8590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 367 ; free virtual = 8589
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 350 ; free virtual = 8572
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 357 ; free virtual = 8579
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hier_func' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hier_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.46 seconds; current allocated memory: 112.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 112.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hier_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hier_func/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hier_func/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hier_func/C' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hier_func/D' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hier_func' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hier_func'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 113.224 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 844.961 ; gain = 192.000 ; free physical = 350 ; free virtual = 8574
INFO: [VHDL 208-304] Generating VHDL RTL for hier_func with prefix hier_func_.
INFO: [VLOG 209-307] Generating Verilog RTL for hier_func with prefix hier_func_.
INFO: [HLS 200-112] Total elapsed time: 14.7 seconds; peak allocated memory: 113.224 MB.
INFO: [Common 17-206] Exiting scout_hls at Tue Jul 16 10:58:33 2019...
