Whereas in the structural modelling we use explicit names of gates such as `xor`, `nand`, etc, dataflow modelling means using the `assign` operation to make the boolean operations directly. 

```verilog

```