#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55785f0c9490 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale 0 0;
P_0x55785f0cf720 .param/l "arr_sizes" 0 2 14, +C4<00000000000000000000000000110000>;
v0x55785f115f40_0 .net *"_ivl_0", 31 0, L_0x55785f12c090;  1 drivers
v0x55785f116040_0 .net *"_ivl_5", 63 0, L_0x55785f12c130;  1 drivers
v0x55785f116120_0 .var "alu_en", 0 0;
v0x55785f1161c0_0 .var "alu_imm", 0 0;
v0x55785f116290_0 .net "alu_out", 31 0, L_0x55785f12bf80;  1 drivers
v0x55785f116380_0 .var "funct3", 2 0;
v0x55785f116450_0 .var "funct7_4", 0 0;
v0x55785f116520_0 .var "in_a", 31 0;
v0x55785f116610_0 .var "in_b", 31 0;
v0x55785f1166b0 .array "lut_in_a", 47 0, 31 0;
v0x55785f116750 .array "lut_in_b", 47 0, 31 0;
v0x55785f1167f0 .array "lut_result", 47 0, 31 0;
v0x55785f117020_0 .net "test_res", 0 0, L_0x55785f12c220;  1 drivers
v0x55785f1167f0_0 .array/port v0x55785f1167f0, 0;
v0x55785f1167f0_1 .array/port v0x55785f1167f0, 1;
v0x55785f1167f0_2 .array/port v0x55785f1167f0, 2;
E_0x55785f0792f0/0 .event edge, v0x55785f114760_0, v0x55785f1167f0_0, v0x55785f1167f0_1, v0x55785f1167f0_2;
v0x55785f1167f0_3 .array/port v0x55785f1167f0, 3;
v0x55785f1167f0_4 .array/port v0x55785f1167f0, 4;
v0x55785f1167f0_5 .array/port v0x55785f1167f0, 5;
v0x55785f1167f0_6 .array/port v0x55785f1167f0, 6;
E_0x55785f0792f0/1 .event edge, v0x55785f1167f0_3, v0x55785f1167f0_4, v0x55785f1167f0_5, v0x55785f1167f0_6;
v0x55785f1167f0_7 .array/port v0x55785f1167f0, 7;
v0x55785f1167f0_8 .array/port v0x55785f1167f0, 8;
v0x55785f1167f0_9 .array/port v0x55785f1167f0, 9;
v0x55785f1167f0_10 .array/port v0x55785f1167f0, 10;
E_0x55785f0792f0/2 .event edge, v0x55785f1167f0_7, v0x55785f1167f0_8, v0x55785f1167f0_9, v0x55785f1167f0_10;
v0x55785f1167f0_11 .array/port v0x55785f1167f0, 11;
v0x55785f1167f0_12 .array/port v0x55785f1167f0, 12;
v0x55785f1167f0_13 .array/port v0x55785f1167f0, 13;
v0x55785f1167f0_14 .array/port v0x55785f1167f0, 14;
E_0x55785f0792f0/3 .event edge, v0x55785f1167f0_11, v0x55785f1167f0_12, v0x55785f1167f0_13, v0x55785f1167f0_14;
v0x55785f1167f0_15 .array/port v0x55785f1167f0, 15;
v0x55785f1167f0_16 .array/port v0x55785f1167f0, 16;
v0x55785f1167f0_17 .array/port v0x55785f1167f0, 17;
v0x55785f1167f0_18 .array/port v0x55785f1167f0, 18;
E_0x55785f0792f0/4 .event edge, v0x55785f1167f0_15, v0x55785f1167f0_16, v0x55785f1167f0_17, v0x55785f1167f0_18;
v0x55785f1167f0_19 .array/port v0x55785f1167f0, 19;
v0x55785f1167f0_20 .array/port v0x55785f1167f0, 20;
v0x55785f1167f0_21 .array/port v0x55785f1167f0, 21;
v0x55785f1167f0_22 .array/port v0x55785f1167f0, 22;
E_0x55785f0792f0/5 .event edge, v0x55785f1167f0_19, v0x55785f1167f0_20, v0x55785f1167f0_21, v0x55785f1167f0_22;
v0x55785f1167f0_23 .array/port v0x55785f1167f0, 23;
v0x55785f1167f0_24 .array/port v0x55785f1167f0, 24;
v0x55785f1167f0_25 .array/port v0x55785f1167f0, 25;
v0x55785f1167f0_26 .array/port v0x55785f1167f0, 26;
E_0x55785f0792f0/6 .event edge, v0x55785f1167f0_23, v0x55785f1167f0_24, v0x55785f1167f0_25, v0x55785f1167f0_26;
v0x55785f1167f0_27 .array/port v0x55785f1167f0, 27;
v0x55785f1167f0_28 .array/port v0x55785f1167f0, 28;
v0x55785f1167f0_29 .array/port v0x55785f1167f0, 29;
v0x55785f1167f0_30 .array/port v0x55785f1167f0, 30;
E_0x55785f0792f0/7 .event edge, v0x55785f1167f0_27, v0x55785f1167f0_28, v0x55785f1167f0_29, v0x55785f1167f0_30;
v0x55785f1167f0_31 .array/port v0x55785f1167f0, 31;
v0x55785f1167f0_32 .array/port v0x55785f1167f0, 32;
v0x55785f1167f0_33 .array/port v0x55785f1167f0, 33;
v0x55785f1167f0_34 .array/port v0x55785f1167f0, 34;
E_0x55785f0792f0/8 .event edge, v0x55785f1167f0_31, v0x55785f1167f0_32, v0x55785f1167f0_33, v0x55785f1167f0_34;
v0x55785f1167f0_35 .array/port v0x55785f1167f0, 35;
v0x55785f1167f0_36 .array/port v0x55785f1167f0, 36;
v0x55785f1167f0_37 .array/port v0x55785f1167f0, 37;
v0x55785f1167f0_38 .array/port v0x55785f1167f0, 38;
E_0x55785f0792f0/9 .event edge, v0x55785f1167f0_35, v0x55785f1167f0_36, v0x55785f1167f0_37, v0x55785f1167f0_38;
v0x55785f1167f0_39 .array/port v0x55785f1167f0, 39;
v0x55785f1167f0_40 .array/port v0x55785f1167f0, 40;
v0x55785f1167f0_41 .array/port v0x55785f1167f0, 41;
v0x55785f1167f0_42 .array/port v0x55785f1167f0, 42;
E_0x55785f0792f0/10 .event edge, v0x55785f1167f0_39, v0x55785f1167f0_40, v0x55785f1167f0_41, v0x55785f1167f0_42;
v0x55785f1167f0_43 .array/port v0x55785f1167f0, 43;
v0x55785f1167f0_44 .array/port v0x55785f1167f0, 44;
v0x55785f1167f0_45 .array/port v0x55785f1167f0, 45;
v0x55785f1167f0_46 .array/port v0x55785f1167f0, 46;
E_0x55785f0792f0/11 .event edge, v0x55785f1167f0_43, v0x55785f1167f0_44, v0x55785f1167f0_45, v0x55785f1167f0_46;
v0x55785f1167f0_47 .array/port v0x55785f1167f0, 47;
E_0x55785f0792f0/12 .event edge, v0x55785f1167f0_47;
E_0x55785f0792f0 .event/or E_0x55785f0792f0/0, E_0x55785f0792f0/1, E_0x55785f0792f0/2, E_0x55785f0792f0/3, E_0x55785f0792f0/4, E_0x55785f0792f0/5, E_0x55785f0792f0/6, E_0x55785f0792f0/7, E_0x55785f0792f0/8, E_0x55785f0792f0/9, E_0x55785f0792f0/10, E_0x55785f0792f0/11, E_0x55785f0792f0/12;
L_0x55785f12c090 .array/port v0x55785f1167f0, L_0x55785f12c130;
L_0x55785f12c130 .sfunc/e 2 52 "$time", E_0x55785f0792f0, "v64";
L_0x55785f12c220 .cmp/eq 32, L_0x55785f12bf80, L_0x55785f12c090;
S_0x55785f0c6ca0 .scope module, "DUT" "alu" 2 41, 3 6 0, S_0x55785f0c9490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "funct7_4";
    .port_info 4 /INPUT 1 "alu_en";
    .port_info 5 /INPUT 1 "alu_imm";
    .port_info 6 /OUTPUT 32 "alu_out";
L_0x55785f1171b0 .functor AND 1, v0x55785f116120_0, L_0x55785f1170e0, C4<1>, C4<1>;
L_0x55785f1172e0 .functor AND 1, L_0x55785f1171b0, v0x55785f116450_0, C4<1>, C4<1>;
L_0x55785f117410 .functor NOT 32, v0x55785f116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f1176b0 .functor AND 1, v0x55785f116120_0, L_0x55785f1279e0, C4<1>, C4<1>;
L_0x55785f127cd0 .functor AND 1, v0x55785f116120_0, L_0x55785f127be0, C4<1>, C4<1>;
L_0x55785f127e30 .functor AND 1, L_0x55785f127cd0, L_0x55785f127d40, C4<1>, C4<1>;
L_0x55785f1280b0 .functor AND 1, v0x55785f116120_0, L_0x55785f127f80, C4<1>, C4<1>;
L_0x55785f128170 .functor AND 1, L_0x55785f1280b0, v0x55785f116450_0, C4<1>, C4<1>;
L_0x55785f1285e0 .functor NOT 32, v0x55785f079ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f1288d0 .functor AND 32, v0x55785f111cf0_0, L_0x55785f1285e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55785f128a40 .functor AND 32, v0x55785f111cf0_0, v0x55785f079ca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55785f128ab0 .functor NOT 32, v0x55785f079ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f128680 .functor AND 32, L_0x55785f128ab0, L_0x55785f128dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55785f129310 .functor OR 32, L_0x55785f128a40, L_0x55785f128680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f128bb0 .functor XOR 32, v0x55785f116520_0, v0x55785f116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f1299e0 .functor OR 32, v0x55785f116520_0, v0x55785f116610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55785f129ae0 .functor AND 32, v0x55785f116520_0, v0x55785f116610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55785f12a260 .functor AND 1, L_0x55785f12a0f0, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12a6d0 .functor AND 1, L_0x55785f12a550, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12aab0 .functor AND 1, L_0x55785f12a920, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12b080 .functor AND 1, L_0x55785f12add0, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12b480 .functor AND 1, L_0x55785f12b2d0, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12b950 .functor AND 1, L_0x55785f12b790, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12b830 .functor AND 1, L_0x55785f12bba0, v0x55785f116120_0, C4<1>, C4<1>;
L_0x55785f12bf80 .functor BUFZ 32, L_0x55785f12be40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55785f111ed0_0 .net *"_ivl_1", 0 0, L_0x55785f1170e0;  1 drivers
v0x55785f111f90_0 .net *"_ivl_10", 31 0, L_0x55785f117610;  1 drivers
v0x55785f112070_0 .net *"_ivl_101", 0 0, L_0x55785f12a550;  1 drivers
v0x55785f112130_0 .net *"_ivl_103", 0 0, L_0x55785f12a6d0;  1 drivers
v0x55785f1121f0_0 .net *"_ivl_107", 0 0, L_0x55785f12a920;  1 drivers
v0x55785f112320_0 .net *"_ivl_109", 0 0, L_0x55785f12aab0;  1 drivers
v0x55785f1123e0_0 .net *"_ivl_113", 0 0, L_0x55785f12add0;  1 drivers
v0x55785f1124c0_0 .net *"_ivl_115", 0 0, L_0x55785f12b080;  1 drivers
v0x55785f112580_0 .net *"_ivl_119", 0 0, L_0x55785f12b2d0;  1 drivers
L_0x7fd6c00f4018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55785f112660_0 .net/2u *"_ivl_12", 30 0, L_0x7fd6c00f4018;  1 drivers
v0x55785f112740_0 .net *"_ivl_121", 0 0, L_0x55785f12b480;  1 drivers
v0x55785f112800_0 .net *"_ivl_125", 0 0, L_0x55785f12b790;  1 drivers
v0x55785f1128e0_0 .net *"_ivl_127", 0 0, L_0x55785f12b950;  1 drivers
v0x55785f1129a0_0 .net *"_ivl_131", 0 0, L_0x55785f12bba0;  1 drivers
v0x55785f112a80_0 .net *"_ivl_133", 0 0, L_0x55785f12b830;  1 drivers
v0x55785f112b40_0 .net *"_ivl_14", 31 0, L_0x55785f127780;  1 drivers
L_0x7fd6c00f4060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55785f112c20_0 .net/2u *"_ivl_18", 2 0, L_0x7fd6c00f4060;  1 drivers
v0x55785f112d00_0 .net *"_ivl_20", 0 0, L_0x55785f1279e0;  1 drivers
L_0x7fd6c00f40a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55785f112dc0_0 .net/2u *"_ivl_24", 2 0, L_0x7fd6c00f40a8;  1 drivers
v0x55785f112ea0_0 .net *"_ivl_26", 0 0, L_0x55785f127be0;  1 drivers
v0x55785f112f60_0 .net *"_ivl_29", 0 0, L_0x55785f127cd0;  1 drivers
v0x55785f113020_0 .net *"_ivl_3", 0 0, L_0x55785f1171b0;  1 drivers
v0x55785f1130e0_0 .net *"_ivl_31", 0 0, L_0x55785f127d40;  1 drivers
L_0x7fd6c00f40f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55785f1131a0_0 .net/2u *"_ivl_34", 2 0, L_0x7fd6c00f40f0;  1 drivers
v0x55785f113280_0 .net *"_ivl_36", 0 0, L_0x55785f127f80;  1 drivers
v0x55785f113340_0 .net *"_ivl_39", 0 0, L_0x55785f1280b0;  1 drivers
v0x55785f113400_0 .net *"_ivl_43", 4 0, L_0x55785f128310;  1 drivers
L_0x7fd6c00f4138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55785f1134e0_0 .net/2u *"_ivl_44", 4 0, L_0x7fd6c00f4138;  1 drivers
v0x55785f1135c0_0 .net *"_ivl_47", 4 0, L_0x55785f1284a0;  1 drivers
v0x55785f1136a0_0 .net *"_ivl_48", 4 0, L_0x55785f128540;  1 drivers
v0x55785f113780_0 .net *"_ivl_52", 31 0, L_0x55785f1285e0;  1 drivers
v0x55785f113860_0 .net *"_ivl_58", 31 0, L_0x55785f128ab0;  1 drivers
v0x55785f113940_0 .net *"_ivl_6", 31 0, L_0x55785f117410;  1 drivers
v0x55785f113a20_0 .net *"_ivl_61", 0 0, L_0x55785f128c20;  1 drivers
v0x55785f113b00_0 .net *"_ivl_62", 31 0, L_0x55785f128dd0;  1 drivers
v0x55785f113be0_0 .net *"_ivl_64", 31 0, L_0x55785f128680;  1 drivers
v0x55785f113cc0_0 .net *"_ivl_69", 0 0, L_0x55785f129450;  1 drivers
v0x55785f113d80_0 .net *"_ivl_70", 31 0, L_0x55785f129580;  1 drivers
v0x55785f113e60_0 .net *"_ivl_72", 31 0, L_0x55785f129670;  1 drivers
L_0x7fd6c00f4180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55785f113f40_0 .net/2u *"_ivl_82", 30 0, L_0x7fd6c00f4180;  1 drivers
v0x55785f114020_0 .net *"_ivl_84", 0 0, L_0x55785f129c60;  1 drivers
L_0x7fd6c00f41c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55785f1140e0_0 .net/2u *"_ivl_88", 30 0, L_0x7fd6c00f41c8;  1 drivers
v0x55785f1141c0_0 .net *"_ivl_90", 0 0, L_0x55785f129e50;  1 drivers
v0x55785f114280_0 .net *"_ivl_95", 0 0, L_0x55785f12a0f0;  1 drivers
v0x55785f114360_0 .net *"_ivl_97", 0 0, L_0x55785f12a260;  1 drivers
v0x55785f114420_0 .net "adder_in_b", 31 0, L_0x55785f1174d0;  1 drivers
v0x55785f114500_0 .net "adder_out", 31 0, L_0x55785f1278a0;  1 drivers
v0x55785f1145e0_0 .net "alu_en", 0 0, v0x55785f116120_0;  1 drivers
v0x55785f1146a0_0 .net "alu_imm", 0 0, v0x55785f1161c0_0;  1 drivers
v0x55785f114760_0 .net "alu_out", 31 0, L_0x55785f12bf80;  alias, 1 drivers
v0x55785f114840_0 .net "comp_signed", 31 0, L_0x55785f129710;  1 drivers
v0x55785f114920_0 .net "comp_unsigned", 31 0, L_0x55785f129fb0;  1 drivers
v0x55785f114a00_0 .net "funct3", 2 0, v0x55785f116380_0;  1 drivers
v0x55785f114ae0_0 .net "funct7_4", 0 0, v0x55785f116450_0;  1 drivers
v0x55785f114ba0_0 .net "in_a", 31 0, v0x55785f116520_0;  1 drivers
v0x55785f114c60_0 .net "in_b", 31 0, v0x55785f116610_0;  1 drivers
v0x55785f114d20_0 .net "logic_and", 31 0, L_0x55785f129ae0;  1 drivers
v0x55785f114e00_0 .net "logic_or", 31 0, L_0x55785f1299e0;  1 drivers
v0x55785f114ee0_0 .net "logic_xor", 31 0, L_0x55785f128bb0;  1 drivers
v0x55785f114fc0_0 .net "mux_01", 31 0, L_0x55785f12a3c0;  1 drivers
v0x55785f1150a0_0 .net "mux_03", 31 0, L_0x55785f12b600;  1 drivers
v0x55785f115180_0 .net "mux_07", 31 0, L_0x55785f12be40;  1 drivers
v0x55785f115260_0 .net "mux_23", 31 0, L_0x55785f12a790;  1 drivers
v0x55785f115340_0 .net "mux_45", 31 0, L_0x55785f12a320;  1 drivers
v0x55785f115420_0 .net "mux_47", 31 0, L_0x55785f12ba10;  1 drivers
v0x55785f115500_0 .net "mux_67", 31 0, L_0x55785f12b140;  1 drivers
v0x55785f1155e0_0 .net "op_sll", 0 0, L_0x55785f1176b0;  1 drivers
v0x55785f1156a0_0 .net "op_sra", 0 0, L_0x55785f128170;  1 drivers
v0x55785f115760_0 .net "op_srl", 0 0, L_0x55785f127e30;  1 drivers
v0x55785f115820_0 .net "op_subtract", 0 0, L_0x55785f1172e0;  1 drivers
v0x55785f1158e0_0 .net "shift_amount", 4 0, L_0x55785f1286f0;  1 drivers
v0x55785f1159a0_0 .net "shift_combined", 31 0, L_0x55785f1298a0;  1 drivers
v0x55785f115a80_0 .net "shift_mask", 31 0, v0x55785f079ca0_0;  1 drivers
v0x55785f115b40_0 .net "shift_out", 31 0, v0x55785f111cf0_0;  1 drivers
v0x55785f115be0_0 .net "shift_sll", 31 0, L_0x55785f1288d0;  1 drivers
v0x55785f115ca0_0 .net "shift_sra", 31 0, L_0x55785f129310;  1 drivers
v0x55785f115d80_0 .net "shift_srl", 31 0, L_0x55785f128a40;  1 drivers
L_0x55785f1170e0 .reduce/nor v0x55785f1161c0_0;
L_0x55785f1174d0 .functor MUXZ 32, v0x55785f116610_0, L_0x55785f117410, L_0x55785f1172e0, C4<>;
L_0x55785f117610 .arith/sum 32, v0x55785f116520_0, L_0x55785f1174d0;
L_0x55785f127780 .concat [ 1 31 0 0], L_0x55785f1172e0, L_0x7fd6c00f4018;
L_0x55785f1278a0 .arith/sum 32, L_0x55785f117610, L_0x55785f127780;
L_0x55785f1279e0 .cmp/eq 3, v0x55785f116380_0, L_0x7fd6c00f4060;
L_0x55785f127be0 .cmp/eq 3, v0x55785f116380_0, L_0x7fd6c00f40a8;
L_0x55785f127d40 .reduce/nor v0x55785f116450_0;
L_0x55785f127f80 .cmp/eq 3, v0x55785f116380_0, L_0x7fd6c00f40f0;
L_0x55785f128310 .part v0x55785f116610_0, 0, 5;
L_0x55785f1284a0 .part v0x55785f116610_0, 0, 5;
L_0x55785f128540 .arith/sub 5, L_0x7fd6c00f4138, L_0x55785f1284a0;
L_0x55785f1286f0 .functor MUXZ 5, L_0x55785f128540, L_0x55785f128310, L_0x55785f1176b0, C4<>;
L_0x55785f128c20 .part v0x55785f116520_0, 31, 1;
LS_0x55785f128dd0_0_0 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_4 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_8 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_12 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_16 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_20 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_24 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_0_28 .concat [ 1 1 1 1], L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20, L_0x55785f128c20;
LS_0x55785f128dd0_1_0 .concat [ 4 4 4 4], LS_0x55785f128dd0_0_0, LS_0x55785f128dd0_0_4, LS_0x55785f128dd0_0_8, LS_0x55785f128dd0_0_12;
LS_0x55785f128dd0_1_4 .concat [ 4 4 4 4], LS_0x55785f128dd0_0_16, LS_0x55785f128dd0_0_20, LS_0x55785f128dd0_0_24, LS_0x55785f128dd0_0_28;
L_0x55785f128dd0 .concat [ 16 16 0 0], LS_0x55785f128dd0_1_0, LS_0x55785f128dd0_1_4;
L_0x55785f129450 .reduce/or L_0x55785f1286f0;
L_0x55785f129580 .functor MUXZ 32, L_0x55785f1288d0, L_0x55785f128a40, L_0x55785f127e30, C4<>;
L_0x55785f129670 .functor MUXZ 32, L_0x55785f129580, L_0x55785f129310, L_0x55785f128170, C4<>;
L_0x55785f1298a0 .functor MUXZ 32, v0x55785f116520_0, L_0x55785f129670, L_0x55785f129450, C4<>;
L_0x55785f129c60 .cmp/gt.s 32, v0x55785f116610_0, v0x55785f116520_0;
L_0x55785f129710 .concat [ 1 31 0 0], L_0x55785f129c60, L_0x7fd6c00f4180;
L_0x55785f129e50 .cmp/gt 32, v0x55785f116610_0, v0x55785f116520_0;
L_0x55785f129fb0 .concat [ 1 31 0 0], L_0x55785f129e50, L_0x7fd6c00f41c8;
L_0x55785f12a0f0 .part v0x55785f116380_0, 0, 1;
L_0x55785f12a3c0 .functor MUXZ 32, L_0x55785f1278a0, L_0x55785f1298a0, L_0x55785f12a260, C4<>;
L_0x55785f12a550 .part v0x55785f116380_0, 0, 1;
L_0x55785f12a790 .functor MUXZ 32, L_0x55785f129710, L_0x55785f129fb0, L_0x55785f12a6d0, C4<>;
L_0x55785f12a920 .part v0x55785f116380_0, 0, 1;
L_0x55785f12a320 .functor MUXZ 32, L_0x55785f128bb0, L_0x55785f1298a0, L_0x55785f12aab0, C4<>;
L_0x55785f12add0 .part v0x55785f116380_0, 0, 1;
L_0x55785f12b140 .functor MUXZ 32, L_0x55785f1299e0, L_0x55785f129ae0, L_0x55785f12b080, C4<>;
L_0x55785f12b2d0 .part v0x55785f116380_0, 1, 1;
L_0x55785f12b600 .functor MUXZ 32, L_0x55785f12a3c0, L_0x55785f12a790, L_0x55785f12b480, C4<>;
L_0x55785f12b790 .part v0x55785f116380_0, 1, 1;
L_0x55785f12ba10 .functor MUXZ 32, L_0x55785f12a320, L_0x55785f12b140, L_0x55785f12b950, C4<>;
L_0x55785f12bba0 .part v0x55785f116380_0, 2, 1;
L_0x55785f12be40 .functor MUXZ 32, L_0x55785f12b600, L_0x55785f12ba10, L_0x55785f12b830, C4<>;
S_0x55785f0c5bf0 .scope module, "mask_lut" "alu_mask_lut" 3 50, 3 172 0, S_0x55785f0c6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "shift";
    .port_info 1 /OUTPUT 32 "mask";
v0x55785f079ca0_0 .var "mask", 31 0;
v0x55785f07a280_0 .net "shift", 4 0, L_0x55785f1286f0;  alias, 1 drivers
E_0x55785f076cf0 .event edge, v0x55785f07a280_0;
S_0x55785f111a20 .scope module, "shifter" "alu_shifter" 3 43, 3 123 0, S_0x55785f0c6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "shift";
    .port_info 1 /INPUT 32 "in_val";
    .port_info 2 /OUTPUT 32 "out_val";
v0x55785f091d20_0 .net "in_val", 31 0, v0x55785f116520_0;  alias, 1 drivers
v0x55785f111cf0_0 .var "out_val", 31 0;
v0x55785f111dd0_0 .net "shift", 4 0, L_0x55785f1286f0;  alias, 1 drivers
E_0x55785f0b0fa0 .event edge, v0x55785f07a280_0, v0x55785f091d20_0;
    .scope S_0x55785f111a20;
T_0 ;
    %wait E_0x55785f0b0fa0;
    %load/vec4 v0x55785f111dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %load/vec4 v0x55785f091d20_0;
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.1 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.2 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 30, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 2, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.3 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 29, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 3, 29, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.4 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 28, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 4, 28, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.5 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 27, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 5, 27, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.6 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 26, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.7 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 25, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.8 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.9 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 9, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.10 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.11 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 21, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 11, 21, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.12 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.13 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 19, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 13, 19, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.14 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 18, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 14, 18, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.15 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 17, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 15, 17, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.16 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.17 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 17, 15, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.18 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 18, 14, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.19 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 19, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.20 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 20, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.21 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 21, 11, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.22 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 22, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.23 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 23, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.24 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.25 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 25, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.26 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 26, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.27 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 27, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.28 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.29 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 29, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.30 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55785f091d20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55785f111cf0_0, 0, 32;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55785f0c5bf0;
T_1 ;
    %wait E_0x55785f076cf0;
    %load/vec4 v0x55785f07a280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.2 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.3 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.4 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.5 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.6 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.7 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.8 ;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.9 ;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.10 ;
    %pushi/vec4 1023, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.11 ;
    %pushi/vec4 2047, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.12 ;
    %pushi/vec4 4095, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.13 ;
    %pushi/vec4 8191, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.14 ;
    %pushi/vec4 16383, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.15 ;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.16 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.17 ;
    %pushi/vec4 131071, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.18 ;
    %pushi/vec4 262143, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.19 ;
    %pushi/vec4 524287, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.20 ;
    %pushi/vec4 1048575, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.21 ;
    %pushi/vec4 2097151, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.22 ;
    %pushi/vec4 4194303, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.23 ;
    %pushi/vec4 8388607, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.24 ;
    %pushi/vec4 16777215, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.25 ;
    %pushi/vec4 33554431, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.26 ;
    %pushi/vec4 67108863, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.27 ;
    %pushi/vec4 134217727, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.28 ;
    %pushi/vec4 268435455, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.29 ;
    %pushi/vec4 536870911, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.30 ;
    %pushi/vec4 1073741823, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.31 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x55785f079ca0_0, 0, 32;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55785f0c9490;
T_2 ;
    %vpi_func 2 55 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %load/vec4a v0x55785f1166b0, 4;
    %store/vec4 v0x55785f116520_0, 0, 32;
    %vpi_func 2 56 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %load/vec4a v0x55785f116750, 4;
    %store/vec4 v0x55785f116610_0, 0, 32;
    %vpi_call 2 57 "$monitor", "%d,\011%h,\011%h,\011%h,\011%b", $time, v0x55785f116520_0, v0x55785f116610_0, v0x55785f116290_0, v0x55785f117020_0 {0 0 0};
    %delay 1, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55785f0c9490;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55785f116520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55785f116610_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55785f0c9490;
T_4 ;
    %vpi_call 2 72 "$display", "\012\012\011\011\011\011----==== ADD ====----" {0 0 0};
    %vpi_call 2 73 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4294934528, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4294934528, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4294934528, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147450880, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 2147483647, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 8, 0;
    %vpi_call 2 113 "$display", "\012\012\011\011\011\011----==== SUB ====----" {0 0 0};
    %vpi_call 2 114 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4294967292, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 138 "$display", "\012\012\011\011\011\011----==== SLL ====----" {0 0 0};
    %vpi_call 2 139 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 555819297, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 555819297, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 555819297, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1111638594, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 555819297, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1212694528, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 555819297, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 31, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 163 "$display", "\012\012\011\011\011\011----==== SLT ====----" {0 0 0};
    %vpi_call 2 164 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 2147483647, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 188 "$display", "\012\012\011\011\011\011----==== SLTU ====----" {0 0 0};
    %vpi_call 2 189 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 2147483647, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 213 "$display", "\012\012\011\011\011\011----==== XOR ====----" {0 0 0};
    %vpi_call 2 214 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 4278255360, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4027576335, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 267390960, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4278255360, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 16711935, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 267390960, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4027576335, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 16711935, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 238 "$display", "\012\012\011\011\011\011----==== SRL ====----" {0 0 0};
    %vpi_call 2 239 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1073741824, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 131072, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 31, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 263 "$display", "\012\012\011\011\011\011----==== SRA ====----" {0 0 0};
    %vpi_call 2 264 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1073741825, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 2147483649, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 288 "$display", "\012\012\011\011\011\011----==== OR ====----" {0 0 0};
    %vpi_call 2 289 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 4278255360, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4279238415, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 267390960, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4293984240, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 16711935, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 268374015, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4027576335, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4043305215, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 313 "$display", "\012\012\011\011\011\011----==== AND ====----" {0 0 0};
    %vpi_call 2 314 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 4278255360, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 251662080, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 267390960, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 15728880, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 16711935, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 252645135, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 983055, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 4027576335, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4042322160, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4026593280, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 338 "$display", "\012\012\011\011\011\011----==== NONE ====----" {0 0 0};
    %vpi_call 2 339 "$display", "\011\011time\011in_a,\011\011in_b,\011\011out,\011\011result" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55785f116380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f116450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55785f116120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55785f1161c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1166b0, 4, 0;
    %pushi/vec4 4294934528, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f116750, 4, 0;
    %pushi/vec4 4294934528, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55785f1167f0, 4, 0;
    %delay 4, 0;
    %vpi_call 2 361 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
