// Seed: 877330859
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = id_6;
  wire  id_9;
  logic id_10;
  ;
  assign id_1 = -1 == id_4[-1'h0];
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_7,
      id_5,
      id_3,
      id_12,
      id_4
  );
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7[-1'b0] = 1;
  wire id_17;
  initial assume (id_10);
endmodule
