{
  "circuit_type": "CSVA",
  "description": "Common-Source Voltage Amplifier with resistive load",
  "parameters": {
    "VDD": {
      "description": "Supply voltage",
      "units": "V",
      "typical_range": [
        1.2,
        1.8
      ],
      "impact": {
        "VoltageGain": "Higher VDD allows for more voltage headroom",
        "PowerConsumption": "Higher VDD directly increases power consumption"
      },
      "relationships": [
        "PowerConsumption = VDD \u00d7 ID",
        "VDS = VDD - ID \u00d7 Rd"
      ],
      "empirical_observations": [
        "PowerConsumption increases moderately as VDD increases"
      ]
    },
    "Vgate": {
      "description": "Gate bias voltage",
      "units": "V",
      "typical_range": [
        0.6,
        0.9
      ],
      "impact": {
        "VoltageGain": "Affects bias point and transistor operation region",
        "Bandwidth": "Affects transconductance and therefore bandwidth",
        "PowerConsumption": "Affects drain current and power consumption"
      },
      "relationships": [
        "ID \u221d (Vgate - Vth)^2",
        "gm \u221d sqrt(ID)"
      ],
      "empirical_observations": [
        "Bandwidth increases moderately as Vgate increases",
        "PowerConsumption increases strongly as Vgate increases"
      ]
    },
    "Wn": {
      "description": "Width of the NMOS transistor",
      "units": "\u03bcm",
      "typical_range": [
        3e-06,
        1e-05
      ],
      "impact": {
        "VoltageGain": "Increasing Wn increases transconductance (gm) which increases gain",
        "Bandwidth": "Increasing Wn increases gate capacitance which decreases bandwidth",
        "PowerConsumption": "Increasing Wn increases current which increases power consumption"
      },
      "relationships": [
        "gm \u221d sqrt(Wn \u00d7 Id)",
        "Cgs \u221d Wn"
      ],
      "empirical_observations": [
        "VoltageGain increases moderately as Wn increases"
      ]
    },
    "Rd": {
      "description": "Drain resistor",
      "units": "\u03a9",
      "typical_range": [
        600.0,
        2900.0
      ],
      "impact": {
        "VoltageGain": "Increasing Rd increases voltage gain (Av = -gm \u00d7 Rd)",
        "Bandwidth": "Increasing Rd increases output RC time constant which decreases bandwidth",
        "voltage_headroom": "Increasing Rd decreases voltage headroom"
      },
      "relationships": [
        "Av = -gm \u00d7 Rd",
        "BW \u221d 1/(Rd \u00d7 CL)",
        "VDS = VDD - ID \u00d7 Rd"
      ],
      "empirical_observations": [
        "Bandwidth decreases moderately as Rd increases",
        "PowerConsumption decreases moderately as Rd increases",
        "VoltageGain increases moderately as Rd increases"
      ]
    }
  },
  "performance_metrics": {
    "VoltageGain": {
      "description": "Small-signal voltage gain",
      "units": "dB",
      "calculation": "Av = -gm \u00d7 Rd",
      "typical_range": [
        3.12,
        15.7
      ],
      "trade_offs": [
        "Higher gain typically comes at cost of reduced bandwidth",
        "Higher gain typically requires higher power consumption"
      ]
    },
    "Bandwidth": {
      "description": "3dB bandwidth",
      "units": "Hz",
      "calculation": "BW = 1/(2\u03c0 \u00d7 Rd \u00d7 CL)",
      "typical_range": [
        89200000.0,
        420000000.0
      ],
      "trade_offs": [
        "Higher bandwidth typically comes at cost of reduced gain",
        "Higher bandwidth typically requires higher power consumption"
      ]
    },
    "PowerConsumption": {
      "description": "Power consumption",
      "units": "W",
      "calculation": "P = VDD \u00d7 ID",
      "typical_range": [
        0.000226,
        0.00204
      ],
      "constraints": [
        "Limited by thermal considerations",
        "Limited by application requirements"
      ]
    }
  },
  "design_strategies": {
    "high_gain": [
      "Increase Rd to maximum acceptable value",
      "Increase Wn to improve transconductance",
      "Optimize Vgate for maximum gm"
    ],
    "high_bandwidth": [
      "Decrease Rd to reduce RC time constant",
      "Increase VDD to support higher current",
      "Adjust Vgate to increase drain current"
    ],
    "low_power": [
      "Reduce VDD if possible",
      "Decrease Wn to reduce current",
      "Increase Rd to maintain gain with lower current"
    ],
    "balanced_performance": [
      "Start with moderate Rd (1000-1500\u03a9)",
      "Set VDD to standard value (1.2V)",
      "Adjust Wn and Vgate for required gain-bandwidth product"
    ],
    "target_specs": [
      "Set VDD close to 1.50V (range: 1.70V - 1.40V)",
      "Set Vgate close to 0.90V (range: 0.90V - 0.90V)",
      "Set Wn close to 8.33e-06 (range: 8.00e-06 - 8.00e-06)",
      "Set Rd close to 733\u03a9 (range: 900\u03a9 - 700\u03a9)"
    ]
  },
  "common_issues": {
    "limited_voltage_swing": {
      "description": "Output signal may clip if input is too large",
      "solutions": [
        "Reduce Rd",
        "Increase VDD if possible",
        "Ensure proper biasing with appropriate Vgate"
      ]
    },
    "temperature_sensitivity": {
      "description": "Performance varies with temperature",
      "solutions": [
        "Use temperature compensation techniques",
        "Design for worst-case temperature"
      ]
    },
    "process_variation": {
      "description": "Performance varies with manufacturing process",
      "solutions": [
        "Design with sufficient margins",
        "Consider adaptive biasing techniques"
      ]
    }
  }
}