{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 20:25:28 2012 " "Info: Processing started: Fri Dec 14 20:25:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Finished -c Finished --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Finished -c Finished --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[0\] " "Warning: Node \"textbox:u3\|answer\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[2\] " "Warning: Node \"textbox:u3\|answer\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[4\] " "Warning: Node \"textbox:u3\|level\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[5\] " "Warning: Node \"textbox:u3\|answer\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[6\] " "Warning: Node \"textbox:u3\|level\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[0\] " "Warning: Node \"textbox:u3\|code\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[0\] " "Warning: Node \"textbox:u3\|level\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[1\] " "Warning: Node \"textbox:u3\|answer\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[1\] " "Warning: Node \"textbox:u3\|level\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[2\] " "Warning: Node \"textbox:u3\|level\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[2\] " "Warning: Node \"textbox:u3\|code\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[4\] " "Warning: Node \"textbox:u3\|answer\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[2\]\[5\] " "Warning: Node \"textbox:u3\|level\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[5\] " "Warning: Node \"textbox:u3\|code\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[2\]\[6\] " "Warning: Node \"textbox:u3\|answer\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[0\] " "Warning: Node \"textbox:u3\|code\[7\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[0\] " "Warning: Node \"textbox:u3\|level\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[1\] " "Warning: Node \"textbox:u3\|level\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[1\] " "Warning: Node \"textbox:u3\|code\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[2\] " "Warning: Node \"textbox:u3\|code\[7\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[4\] " "Warning: Node \"textbox:u3\|code\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[4\] " "Warning: Node \"textbox:u3\|level\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[4\] " "Warning: Node \"textbox:u3\|code\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[5\] " "Warning: Node \"textbox:u3\|code\[7\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[6\] " "Warning: Node \"textbox:u3\|level\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[2\]\[6\] " "Warning: Node \"textbox:u3\|code\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[6\] " "Warning: Node \"textbox:u3\|code\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[0\] " "Warning: Node \"textbox:u3\|code\[5\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[0\] " "Warning: Node \"textbox:u3\|code\[6\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[0\] " "Warning: Node \"textbox:u3\|answer\[7\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[0\] " "Warning: Node \"textbox:u3\|answer\[5\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[0\] " "Warning: Node \"textbox:u3\|code\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[0\] " "Warning: Node \"textbox:u3\|answer\[0\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[0\] " "Warning: Node \"textbox:u3\|level\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[0\] " "Warning: Node \"textbox:u3\|level\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[0\] " "Warning: Node \"textbox:u3\|code\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[0\] " "Warning: Node \"textbox:u3\|answer\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[0\] " "Warning: Node \"textbox:u3\|answer\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[0\] " "Warning: Node \"textbox:u3\|code\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[1\] " "Warning: Node \"textbox:u3\|code\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[1\] " "Warning: Node \"textbox:u3\|answer\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[1\] " "Warning: Node \"textbox:u3\|code\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[1\] " "Warning: Node \"textbox:u3\|answer\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[1\] " "Warning: Node \"textbox:u3\|level\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[1\] " "Warning: Node \"textbox:u3\|code\[7\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[1\] " "Warning: Node \"textbox:u3\|code\[5\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[1\] " "Warning: Node \"textbox:u3\|answer\[7\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[1\] " "Warning: Node \"textbox:u3\|answer\[5\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[2\] " "Warning: Node \"textbox:u3\|code\[5\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[2\] " "Warning: Node \"textbox:u3\|code\[6\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[2\] " "Warning: Node \"textbox:u3\|answer\[7\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[2\] " "Warning: Node \"textbox:u3\|answer\[5\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[2\] " "Warning: Node \"textbox:u3\|level\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[2\] " "Warning: Node \"textbox:u3\|answer\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[2\] " "Warning: Node \"textbox:u3\|code\[0\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[2\] " "Warning: Node \"textbox:u3\|code\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[2\] " "Warning: Node \"textbox:u3\|answer\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[2\] " "Warning: Node \"textbox:u3\|code\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[2\] " "Warning: Node \"textbox:u3\|answer\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[2\] " "Warning: Node \"textbox:u3\|level\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[2\] " "Warning: Node \"textbox:u3\|level\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[4\] " "Warning: Node \"textbox:u3\|answer\[5\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[4\] " "Warning: Node \"textbox:u3\|answer\[7\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[4\] " "Warning: Node \"textbox:u3\|code\[5\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[4\] " "Warning: Node \"textbox:u3\|code\[7\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[4\] " "Warning: Node \"textbox:u3\|code\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[4\] " "Warning: Node \"textbox:u3\|answer\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[4\] " "Warning: Node \"textbox:u3\|level\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[5\] " "Warning: Node \"textbox:u3\|code\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[5\] " "Warning: Node \"textbox:u3\|answer\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[5\] " "Warning: Node \"textbox:u3\|code\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[5\] " "Warning: Node \"textbox:u3\|answer\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[5\] " "Warning: Node \"textbox:u3\|level\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[5\] " "Warning: Node \"textbox:u3\|level\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[5\] " "Warning: Node \"textbox:u3\|answer\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[3\]\[5\] " "Warning: Node \"textbox:u3\|code\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[5\] " "Warning: Node \"textbox:u3\|answer\[5\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[5\] " "Warning: Node \"textbox:u3\|answer\[7\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[2\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[2\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[5\] " "Warning: Node \"textbox:u3\|code\[6\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[5\] " "Warning: Node \"textbox:u3\|code\[5\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[7\]\[6\] " "Warning: Node \"textbox:u3\|answer\[7\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[6\] " "Warning: Node \"textbox:u3\|answer\[6\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[7\]\[6\] " "Warning: Node \"textbox:u3\|code\[7\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[5\]\[6\] " "Warning: Node \"textbox:u3\|code\[5\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[0\]\[6\] " "Warning: Node \"textbox:u3\|code\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[2\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[2\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[1\]\[6\] " "Warning: Node \"textbox:u3\|answer\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[6\] " "Warning: Node \"textbox:u3\|level\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[3\]\[6\] " "Warning: Node \"textbox:u3\|level\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[0\] " "Warning: Node \"textbox:u3\|code\[4\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[0\] " "Warning: Node \"textbox:u3\|answer\[6\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[0\] " "Warning: Node \"textbox:u3\|answer\[4\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[0\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[1\] " "Warning: Node \"textbox:u3\|code\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[1\] " "Warning: Node \"textbox:u3\|level\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[1\] " "Warning: Node \"textbox:u3\|code\[6\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[1\] " "Warning: Node \"textbox:u3\|code\[4\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[1\] " "Warning: Node \"textbox:u3\|answer\[6\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[1\] " "Warning: Node \"textbox:u3\|answer\[4\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[2\] " "Warning: Node \"textbox:u3\|code\[4\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[2\] " "Warning: Node \"textbox:u3\|answer\[4\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[2\] " "Warning: Node \"textbox:u3\|answer\[6\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[2\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[4\] " "Warning: Node \"textbox:u3\|answer\[4\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[4\] " "Warning: Node \"textbox:u3\|answer\[6\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[4\] " "Warning: Node \"textbox:u3\|code\[4\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[4\] " "Warning: Node \"textbox:u3\|code\[6\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[4\] " "Warning: Node \"textbox:u3\|code\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[1\]\[4\] " "Warning: Node \"textbox:u3\|level\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[4\] " "Warning: Node \"textbox:u3\|answer\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|level\[0\]\[5\] " "Warning: Node \"textbox:u3\|level\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[5\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[5\] " "Warning: Node \"textbox:u3\|answer\[4\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[6\]\[5\] " "Warning: Node \"textbox:u3\|answer\[6\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[1\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[1\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[0\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[0\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[5\] " "Warning: Node \"textbox:u3\|code\[4\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[5\]\[6\] " "Warning: Node \"textbox:u3\|answer\[5\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[4\]\[6\] " "Warning: Node \"textbox:u3\|answer\[4\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[6\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[6\]\[6\] " "Warning: Node \"textbox:u3\|code\[6\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[4\]\[6\] " "Warning: Node \"textbox:u3\|code\[4\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[0\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[3\]\[6\] " "Warning: Node \"textbox:u3\|answer\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|code\[1\]\[6\] " "Warning: Node \"textbox:u3\|code\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[0\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[1\] " "Warning: Node \"textbox:u3\|answer\[0\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[1\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[2\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[4\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[4\] " "Warning: Node \"textbox:u3\|answer\[0\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[4\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|uniqueID\[3\]\[5\] " "Warning: Node \"textbox:u3\|uniqueID\[3\]\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|answer\[0\]\[6\] " "Warning: Node \"textbox:u3\|answer\[0\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[3\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[3\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[1\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|numBytes\[1\]\[6\] " "Warning: Node \"textbox:u3\|numBytes\[1\]\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[0\] " "Warning: Node \"textbox:u3\|packet\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[0\] " "Warning: Node \"textbox:u3\|second\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[1\] " "Warning: Node \"textbox:u3\|packet\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[1\] " "Warning: Node \"textbox:u3\|second\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[2\] " "Warning: Node \"textbox:u3\|packet\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[2\] " "Warning: Node \"textbox:u3\|second\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[3\] " "Warning: Node \"textbox:u3\|packet\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|second\[3\] " "Warning: Node \"textbox:u3\|second\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[4\] " "Warning: Node \"textbox:u3\|packet\[4\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[0\] " "Warning: Node \"textbox:u3\|first\[0\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[5\] " "Warning: Node \"textbox:u3\|packet\[5\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[1\] " "Warning: Node \"textbox:u3\|first\[1\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[6\] " "Warning: Node \"textbox:u3\|packet\[6\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[2\] " "Warning: Node \"textbox:u3\|first\[2\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|packet\[7\] " "Warning: Node \"textbox:u3\|packet\[7\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "textbox:u3\|first\[3\] " "Warning: Node \"textbox:u3\|first\[3\]\" is a latch" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "72 " "Warning: Found 72 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr27~0 " "Info: Detected gated clock \"textbox:u3\|WideOr27~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr27~1 " "Info: Detected gated clock \"textbox:u3\|WideOr27~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr27~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~7 " "Info: Detected gated clock \"textbox:u3\|WideOr28~7\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~3 " "Info: Detected gated clock \"textbox:u3\|WideOr28~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr29~2 " "Info: Detected gated clock \"textbox:u3\|WideOr29~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 257 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr29~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr28~16 " "Info: Detected gated clock \"textbox:u3\|WideOr28~16\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr28~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr29~3 " "Info: Detected gated clock \"textbox:u3\|WideOr29~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 257 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr29~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr2~0 " "Info: Detected gated clock \"textbox:u3\|WideOr2~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~7 " "Info: Detected gated clock \"textbox:u3\|Equal0~7\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr15~0 " "Info: Detected gated clock \"textbox:u3\|WideOr15~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr12~0 " "Info: Detected gated clock \"textbox:u3\|WideOr12~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr20~0 " "Info: Detected gated clock \"textbox:u3\|WideOr20~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr2~1 " "Info: Detected gated clock \"textbox:u3\|WideOr2~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr12~1 " "Info: Detected gated clock \"textbox:u3\|WideOr12~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr12~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr10~0 " "Info: Detected gated clock \"textbox:u3\|WideOr10~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~1 " "Info: Detected gated clock \"textbox:u3\|WideOr19~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~0 " "Info: Detected gated clock \"textbox:u3\|WideOr19~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr11~1 " "Info: Detected gated clock \"textbox:u3\|WideOr11~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr0~0 " "Info: Detected gated clock \"textbox:u3\|WideOr0~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~6 " "Info: Detected gated clock \"textbox:u3\|Equal0~6\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr6~2 " "Info: Detected gated clock \"textbox:u3\|WideOr6~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~3 " "Info: Detected gated clock \"textbox:u3\|Equal0~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr24~0 " "Info: Detected gated clock \"textbox:u3\|WideOr24~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr23~0 " "Info: Detected gated clock \"textbox:u3\|WideOr23~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr17~0 " "Info: Detected gated clock \"textbox:u3\|WideOr17~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr16~0 " "Info: Detected gated clock \"textbox:u3\|WideOr16~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr25~0 " "Info: Detected gated clock \"textbox:u3\|WideOr25~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr14~0 " "Info: Detected gated clock \"textbox:u3\|WideOr14~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr22~2 " "Info: Detected gated clock \"textbox:u3\|WideOr22~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr20~1 " "Info: Detected gated clock \"textbox:u3\|WideOr20~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr8~2 " "Info: Detected gated clock \"textbox:u3\|WideOr8~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr8~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr19~2 " "Info: Detected gated clock \"textbox:u3\|WideOr19~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr19~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr11~0 " "Info: Detected gated clock \"textbox:u3\|WideOr11~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr18~2 " "Info: Detected gated clock \"textbox:u3\|WideOr18~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal8~0 " "Info: Detected gated clock \"textbox:u3\|Equal8~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr5~2 " "Info: Detected gated clock \"textbox:u3\|WideOr5~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr4~2 " "Info: Detected gated clock \"textbox:u3\|WideOr4~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr3~1 " "Info: Detected gated clock \"textbox:u3\|WideOr3~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr24~1 " "Info: Detected gated clock \"textbox:u3\|WideOr24~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr26~0 " "Info: Detected gated clock \"textbox:u3\|WideOr26~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal4~0 " "Info: Detected gated clock \"textbox:u3\|Equal4~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 112 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~4 " "Info: Detected gated clock \"textbox:u3\|Equal0~4\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[1\] " "Info: Detected ripple clock \"history\[1\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr7~0 " "Info: Detected gated clock \"textbox:u3\|WideOr7~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr1~0 " "Info: Detected gated clock \"textbox:u3\|WideOr1~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr13~0 " "Info: Detected gated clock \"textbox:u3\|WideOr13~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[0\] " "Info: Detected ripple clock \"counter\[0\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[6\] " "Info: Detected ripple clock \"counter\[6\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[8\] " "Info: Detected ripple clock \"counter\[8\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[7\] " "Info: Detected ripple clock \"counter\[7\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[4\] " "Info: Detected ripple clock \"counter\[4\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[3\] " "Info: Detected ripple clock \"counter\[3\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr5~3 " "Info: Detected gated clock \"textbox:u3\|WideOr5~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr18~3 " "Info: Detected gated clock \"textbox:u3\|WideOr18~3\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr18~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[6\] " "Info: Detected ripple clock \"history\[6\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr3~0 " "Info: Detected gated clock \"textbox:u3\|WideOr3~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[1\] " "Info: Detected ripple clock \"counter\[1\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[2\] " "Info: Detected ripple clock \"counter\[2\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[4\] " "Info: Detected ripple clock \"history\[4\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[2\] " "Info: Detected ripple clock \"history\[2\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[9\] " "Info: Detected ripple clock \"counter\[9\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr21~0 " "Info: Detected gated clock \"textbox:u3\|WideOr21~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~2 " "Info: Detected gated clock \"textbox:u3\|Equal0~2\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter\[5\] " "Info: Detected ripple clock \"counter\[5\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "history\[0\] " "Info: Detected ripple clock \"history\[0\]\" as buffer" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "history\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|Equal0~5 " "Info: Detected gated clock \"textbox:u3\|Equal0~5\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr9~0 " "Info: Detected gated clock \"textbox:u3\|WideOr9~0\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "textbox:u3\|WideOr21~1 " "Info: Detected gated clock \"textbox:u3\|WideOr21~1\" as buffer" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "textbox:u3\|WideOr21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|clock " "Info: Detected ripple clock \"keyboard:kbd\|clock\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:kbd\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|ready_set " "Info: Detected ripple clock \"keyboard:kbd\|ready_set\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:kbd\|scan_ready " "Info: Detected ripple clock \"keyboard:kbd\|scan_ready\" as buffer" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:kbd\|scan_ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 register vga_sync:u1\|v_count\[5\] memory textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 28.35 ns " "Info: Slack time is 28.35 ns for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" between source register \"vga_sync:u1\|v_count\[5\]\" and destination memory \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.25 MHz 11.332 ns " "Info: Fmax is 88.25 MHz (period= 11.332 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.463 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.463 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "39.682 ns + " "Info: + Setup relationship between source and destination is 39.682 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.298 ns " "Info: + Latch edge is 37.298 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.066 ns + Largest " "Info: + Largest clock skew is 0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 destination 2.697 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to destination memory is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.661 ns) 2.697 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X26_Y21 2 " "Info: 3: + IC(0.961 ns) + CELL(0.661 ns) = 2.697 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.51 % ) " "Info: Total cell delay = 0.661 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.036 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns vga_sync:u1\|v_count\[5\] 3 REG LCFF_X31_Y24_N23 69 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 69; REG Node = 'vga_sync:u1\|v_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.113 ns - Longest register memory " "Info: - Longest register to memory delay is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:u1\|v_count\[5\] 1 REG LCFF_X31_Y24_N23 69 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y24_N23; Fanout = 69; REG Node = 'vga_sync:u1\|v_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:u1|v_count[5] } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.416 ns) 2.442 ns textbox:u3\|Selector140~102 2 COMB LCCOMB_X37_Y20_N20 1 " "Info: 2: + IC(2.026 ns) + CELL(0.416 ns) = 2.442 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.420 ns) 3.846 ns textbox:u3\|Selector140~103 3 COMB LCCOMB_X34_Y18_N0 1 " "Info: 3: + IC(0.984 ns) + CELL(0.420 ns) = 3.846 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { textbox:u3|Selector140~102 textbox:u3|Selector140~103 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.438 ns) 5.872 ns textbox:u3\|Selector140~104 4 COMB LCCOMB_X33_Y23_N28 1 " "Info: 4: + IC(1.588 ns) + CELL(0.438 ns) = 5.872 ns; Loc. = LCCOMB_X33_Y23_N28; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { textbox:u3|Selector140~103 textbox:u3|Selector140~104 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 6.541 ns textbox:u3\|Selector140~105 5 COMB LCCOMB_X33_Y23_N24 1 " "Info: 5: + IC(0.249 ns) + CELL(0.420 ns) = 6.541 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { textbox:u3|Selector140~104 textbox:u3|Selector140~105 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 7.245 ns textbox:u3\|Selector140~106 6 COMB LCCOMB_X33_Y23_N26 1 " "Info: 6: + IC(0.267 ns) + CELL(0.437 ns) = 7.245 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { textbox:u3|Selector140~105 textbox:u3|Selector140~106 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.150 ns) 8.313 ns textbox:u3\|Selector140~107 7 COMB LCCOMB_X33_Y20_N12 1 " "Info: 7: + IC(0.918 ns) + CELL(0.150 ns) = 8.313 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 1; COMB Node = 'textbox:u3\|Selector140~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { textbox:u3|Selector140~106 textbox:u3|Selector140~107 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.271 ns) 9.295 ns textbox:u3\|Selector140~108 8 COMB LCCOMB_X33_Y20_N6 4 " "Info: 8: + IC(0.711 ns) + CELL(0.271 ns) = 9.295 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 4; COMB Node = 'textbox:u3\|Selector140~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { textbox:u3|Selector140~107 textbox:u3|Selector140~108 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.142 ns) 11.113 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6 9 MEM M4K_X26_Y21 2 " "Info: 9: + IC(1.676 ns) + CELL(0.142 ns) = 11.113 ns; Loc. = M4K_X26_Y21; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 24.24 % ) " "Info: Total cell delay = 2.694 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.419 ns ( 75.76 % ) " "Info: Total interconnect delay = 8.419 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 textbox:u3|Selector140~103 textbox:u3|Selector140~104 textbox:u3|Selector140~105 textbox:u3|Selector140~106 textbox:u3|Selector140~107 textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { vga_sync:u1|v_count[5] {} textbox:u3|Selector140~102 {} textbox:u3|Selector140~103 {} textbox:u3|Selector140~104 {} textbox:u3|Selector140~105 {} textbox:u3|Selector140~106 {} textbox:u3|Selector140~107 {} textbox:u3|Selector140~108 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 2.026ns 0.984ns 1.588ns 0.249ns 0.267ns 0.918ns 0.711ns 1.676ns } { 0.000ns 0.416ns 0.420ns 0.438ns 0.420ns 0.437ns 0.150ns 0.271ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|v_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|v_count[5] {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { vga_sync:u1|v_count[5] textbox:u3|Selector140~102 textbox:u3|Selector140~103 textbox:u3|Selector140~104 textbox:u3|Selector140~105 textbox:u3|Selector140~106 textbox:u3|Selector140~107 textbox:u3|Selector140~108 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { vga_sync:u1|v_count[5] {} textbox:u3|Selector140~102 {} textbox:u3|Selector140~103 {} textbox:u3|Selector140~104 {} textbox:u3|Selector140~105 {} textbox:u3|Selector140~106 {} textbox:u3|Selector140~107 {} textbox:u3|Selector140~108 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 2.026ns 0.984ns 1.588ns 0.249ns 0.267ns 0.918ns 0.711ns 1.676ns } { 0.000ns 0.416ns 0.420ns 0.438ns 0.420ns 0.437ns 0.150ns 0.271ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register textbox:u3\|packet\[6\] register sender:sender1\|data_o\[6\] 32.84 MHz 30.452 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 32.84 MHz between source register \"textbox:u3\|packet\[6\]\" and destination register \"sender:sender1\|data_o\[6\]\" (period= 30.452 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns + Longest register register " "Info: + Longest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textbox:u3\|packet\[6\] 1 REG LCCOMB_X41_Y23_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; REG Node = 'textbox:u3\|packet\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|packet[6] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.437 ns) 1.153 ns sender:sender1\|Selector4~0 2 COMB LCCOMB_X41_Y23_N0 1 " "Info: 2: + IC(0.716 ns) + CELL(0.437 ns) = 1.153 ns; Loc. = LCCOMB_X41_Y23_N0; Fanout = 1; COMB Node = 'sender:sender1\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.237 ns sender:sender1\|data_o\[6\] 3 REG LCFF_X41_Y23_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.237 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'sender:sender1\|data_o\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 42.12 % ) " "Info: Total cell delay = 0.521 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.716 ns ( 57.88 % ) " "Info: Total interconnect delay = 0.716 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { textbox:u3|packet[6] {} sender:sender1|Selector4~0 {} sender:sender1|data_o[6] {} } { 0.000ns 0.716ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.025 ns - Smallest " "Info: - Smallest clock skew is -14.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 321 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 321; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:sender1\|data_o\[6\] 3 REG LCFF_X41_Y23_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'sender:sender1\|data_o\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 16.696 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 16.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 10.028 ns counter\[5\] 6 REG LCFF_X34_Y21_N29 66 " "Info: 6: + IC(1.241 ns) + CELL(0.787 ns) = 10.028 ns; Loc. = LCFF_X34_Y21_N29; Fanout = 66; REG Node = 'counter\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { keyboard:kbd|scan_ready counter[5] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.420 ns) 11.484 ns textbox:u3\|WideOr28~7 7 COMB LCCOMB_X35_Y21_N6 1 " "Info: 7: + IC(1.036 ns) + CELL(0.420 ns) = 11.484 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter[5] textbox:u3|WideOr28~7 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 12.079 ns textbox:u3\|WideOr28~3 8 COMB LCCOMB_X34_Y21_N24 1 " "Info: 8: + IC(0.445 ns) + CELL(0.150 ns) = 12.079 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.275 ns) 13.264 ns textbox:u3\|WideOr28~16 9 COMB LCCOMB_X34_Y21_N26 1 " "Info: 9: + IC(0.910 ns) + CELL(0.275 ns) = 13.264 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'textbox:u3\|WideOr28~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.000 ns) 15.068 ns textbox:u3\|WideOr28~16clkctrl 10 COMB CLKCTRL_G14 8 " "Info: 10: + IC(1.804 ns) + CELL(0.000 ns) = 15.068 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'textbox:u3\|WideOr28~16clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.275 ns) 16.696 ns textbox:u3\|packet\[6\] 11 REG LCCOMB_X41_Y23_N6 1 " "Info: 11: + IC(1.353 ns) + CELL(0.275 ns) = 16.696 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 1; REG Node = 'textbox:u3\|packet\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.054 ns ( 36.26 % ) " "Info: Total cell delay = 6.054 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.642 ns ( 63.74 % ) " "Info: Total interconnect delay = 10.642 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } } { "sender.v" "" { Text "M:/ECE FinalProject/FinalCode/sender.v" 100 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { textbox:u3|packet[6] sender:sender1|Selector4~0 sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { textbox:u3|packet[6] {} sender:sender1|Selector4~0 {} sender:sender1|data_o[6] {} } { 0.000ns 0.716ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl sender:sender1|data_o[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sender:sender1|data_o[6] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.696 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[5] textbox:u3|WideOr28~7 textbox:u3|WideOr28~3 textbox:u3|WideOr28~16 textbox:u3|WideOr28~16clkctrl textbox:u3|packet[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.696 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[5] {} textbox:u3|WideOr28~7 {} textbox:u3|WideOr28~3 {} textbox:u3|WideOr28~16 {} textbox:u3|WideOr28~16clkctrl {} textbox:u3|packet[6] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 1.036ns 0.445ns 0.910ns 1.804ns 1.353ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.420ns 0.150ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 register vga_sync:u1\|VGA_V_SYNC register vga_sync:u1\|VGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" between source register \"vga_sync:u1\|VGA_V_SYNC\" and destination register \"vga_sync:u1\|VGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:u1\|VGA_V_SYNC 1 REG LCFF_X33_Y24_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_sync:u1\|VGA_V_SYNC~0 2 COMB LCCOMB_X33_Y24_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 1; COMB Node = 'vga_sync:u1\|VGA_V_SYNC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:u1|VGA_V_SYNC {} vga_sync:u1|VGA_V_SYNC~0 {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 destination 2.602 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.602 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns vga_sync:u1\|VGA_V_SYNC 3 REG LCFF_X33_Y24_N3 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X33_Y24_N3; Fanout = 3; REG Node = 'vga_sync:u1\|VGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_sync:u1|VGA_V_SYNC vga_sync:u1|VGA_V_SYNC~0 vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_sync:u1|VGA_V_SYNC {} vga_sync:u1|VGA_V_SYNC~0 {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl vga_sync:u1|VGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} vga_sync:u1|VGA_V_SYNC {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "history\[4\] textbox:u3\|answer\[1\]\[5\] CLOCK_50 5.211 ns " "Info: Found hold time violation between source  pin or register \"history\[4\]\" and destination pin or register \"textbox:u3\|answer\[1\]\[5\]\" for clock \"CLOCK_50\" (Hold time is 5.211 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.487 ns + Largest " "Info: + Largest clock skew is 7.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 16.803 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 16.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.787 ns) 10.028 ns counter\[7\] 6 REG LCFF_X34_Y21_N5 4 " "Info: 6: + IC(1.241 ns) + CELL(0.787 ns) = 10.028 ns; Loc. = LCFF_X34_Y21_N5; Fanout = 4; REG Node = 'counter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { keyboard:kbd|scan_ready counter[7] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.398 ns) 10.960 ns textbox:u3\|Equal0~2 7 COMB LCCOMB_X34_Y21_N30 13 " "Info: 7: + IC(0.534 ns) + CELL(0.398 ns) = 10.960 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 13; COMB Node = 'textbox:u3\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { counter[7] textbox:u3|Equal0~2 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.275 ns) 11.701 ns textbox:u3\|Equal0~6 8 COMB LCCOMB_X35_Y21_N18 3 " "Info: 8: + IC(0.466 ns) + CELL(0.275 ns) = 11.701 ns; Loc. = LCCOMB_X35_Y21_N18; Fanout = 3; COMB Node = 'textbox:u3\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { textbox:u3|Equal0~2 textbox:u3|Equal0~6 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.420 ns) 14.699 ns textbox:u3\|WideOr20~1 9 COMB LCCOMB_X35_Y21_N8 6 " "Info: 9: + IC(2.578 ns) + CELL(0.420 ns) = 14.699 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 6; COMB Node = 'textbox:u3\|WideOr20~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { textbox:u3|Equal0~6 textbox:u3|WideOr20~1 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.275 ns) 16.803 ns textbox:u3\|answer\[1\]\[5\] 10 REG LCCOMB_X36_Y22_N30 1 " "Info: 10: + IC(1.829 ns) + CELL(0.275 ns) = 16.803 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 1; REG Node = 'textbox:u3\|answer\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.302 ns ( 37.51 % ) " "Info: Total cell delay = 6.302 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.501 ns ( 62.49 % ) " "Info: Total interconnect delay = 10.501 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.316 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 9.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.787 ns) 6.431 ns keyboard:kbd\|ready_set 4 REG LCFF_X42_Y25_N9 2 " "Info: 4: + IC(0.775 ns) + CELL(0.787 ns) = 6.431 ns; Loc. = LCFF_X42_Y25_N9; Fanout = 2; REG Node = 'keyboard:kbd\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.787 ns) 8.000 ns keyboard:kbd\|scan_ready 5 REG LCFF_X43_Y21_N23 18 " "Info: 5: + IC(0.782 ns) + CELL(0.787 ns) = 8.000 ns; Loc. = LCFF_X43_Y21_N23; Fanout = 18; REG Node = 'keyboard:kbd\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:kbd|ready_set keyboard:kbd|scan_ready } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.537 ns) 9.316 ns history\[4\] 6 REG LCFF_X42_Y23_N15 62 " "Info: 6: + IC(0.779 ns) + CELL(0.537 ns) = 9.316 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 62; REG Node = 'history\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.684 ns ( 50.28 % ) " "Info: Total cell delay = 4.684 ns ( 50.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 49.72 % ) " "Info: Total interconnect delay = 4.632 ns ( 49.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.026 ns - Shortest register register " "Info: - Shortest register to register delay is 2.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns history\[4\] 1 REG LCFF_X42_Y23_N15 62 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y23_N15; Fanout = 62; REG Node = 'history\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { history[4] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.245 ns) 1.632 ns textbox:u3\|Selector74~0 2 COMB LCCOMB_X36_Y22_N6 1 " "Info: 2: + IC(1.387 ns) + CELL(0.245 ns) = 1.632 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 1; COMB Node = 'textbox:u3\|Selector74~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { history[4] textbox:u3|Selector74~0 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.026 ns textbox:u3\|answer\[1\]\[5\] 3 REG LCCOMB_X36_Y22_N30 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.026 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 1; REG Node = 'textbox:u3\|answer\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.395 ns ( 19.50 % ) " "Info: Total cell delay = 0.395 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.631 ns ( 80.50 % ) " "Info: Total interconnect delay = 1.631 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { history[4] textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.026 ns" { history[4] {} textbox:u3|Selector74~0 {} textbox:u3|answer[1][5] {} } { 0.000ns 1.387ns 0.244ns } { 0.000ns 0.245ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.803 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready counter[7] textbox:u3|Equal0~2 textbox:u3|Equal0~6 textbox:u3|WideOr20~1 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.803 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} counter[7] {} textbox:u3|Equal0~2 {} textbox:u3|Equal0~6 {} textbox:u3|WideOr20~1 {} textbox:u3|answer[1][5] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 1.241ns 0.534ns 0.466ns 2.578ns 1.829ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.398ns 0.275ns 0.420ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.316 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|ready_set keyboard:kbd|scan_ready history[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.316 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|ready_set {} keyboard:kbd|scan_ready {} history[4] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 0.775ns 0.782ns 0.779ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { history[4] textbox:u3|Selector74~0 textbox:u3|answer[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.026 ns" { history[4] {} textbox:u3|Selector74~0 {} textbox:u3|answer[1][5] {} } { 0.000ns 1.387ns 0.244ns } { 0.000ns 0.245ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "receiver:receiver1\|CS.RECEIVER_SEND_ACK GPIO_0\[0\] CLOCK_50 4.875 ns register " "Info: tsu for register \"receiver:receiver1\|CS.RECEIVER_SEND_ACK\" (data pin = \"GPIO_0\[0\]\", clock pin = \"CLOCK_50\") is 4.875 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.577 ns + Longest pin register " "Info: + Longest pin to register delay is 7.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns GPIO_0\[0\] 1 PIN PIN_D25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 3; PIN Node = 'GPIO_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 280 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.757 ns) + CELL(0.150 ns) 6.779 ns receiver:receiver1\|Selector2~0 2 COMB LCCOMB_X41_Y24_N6 1 " "Info: 2: + IC(5.757 ns) + CELL(0.150 ns) = 6.779 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 1; COMB Node = 'receiver:receiver1\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 7.493 ns receiver:receiver1\|Selector2~1 3 COMB LCCOMB_X41_Y24_N12 1 " "Info: 3: + IC(0.276 ns) + CELL(0.438 ns) = 7.493 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'receiver:receiver1\|Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.577 ns receiver:receiver1\|CS.RECEIVER_SEND_ACK 4 REG LCFF_X41_Y24_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.577 ns; Loc. = LCFF_X41_Y24_N13; Fanout = 3; REG Node = 'receiver:receiver1\|CS.RECEIVER_SEND_ACK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.544 ns ( 20.38 % ) " "Info: Total cell delay = 1.544 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.033 ns ( 79.62 % ) " "Info: Total interconnect delay = 6.033 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} receiver:receiver1|Selector2~0 {} receiver:receiver1|Selector2~1 {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 5.757ns 0.276ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 321 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 321; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns receiver:receiver1\|CS.RECEIVER_SEND_ACK 3 REG LCFF_X41_Y24_N13 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X41_Y24_N13; Fanout = 3; REG Node = 'receiver:receiver1\|CS.RECEIVER_SEND_ACK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "receiver.v" "" { Text "M:/ECE FinalProject/FinalCode/receiver.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { GPIO_0[0] receiver:receiver1|Selector2~0 receiver:receiver1|Selector2~1 receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} receiver:receiver1|Selector2~0 {} receiver:receiver1|Selector2~1 {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 5.757ns 0.276ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl receiver:receiver1|CS.RECEIVER_SEND_ACK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} receiver:receiver1|CS.RECEIVER_SEND_ACK {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_G\[0\] textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 12.658 ns memory " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_G\[0\]\" through memory \"textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0\" is 12.658 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 158 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 source 2.694 ns + Longest memory " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0\" to source memory is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 66 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 66; COMB Node = 'VGA_Audio_PLL:p\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.694 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 3 MEM M4K_X26_Y22 2 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.694 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.54 % ) " "Info: Total cell delay = 0.661 ns ( 24.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 75.46 % ) " "Info: Total interconnect delay = 2.033 ns ( 75.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.139 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0 1 MEM M4K_X26_Y22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 2; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'textbox:u3\|sysfont:mem2\|altsyncram:altsyncram_component\|altsyncram_s181:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_s181.tdf" "" { Text "M:/ECE FinalProject/FinalCode/db/altsyncram_s181.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.438 ns) 4.901 ns textbox:u3\|Mux0~0 3 COMB LCCOMB_X34_Y24_N24 1 " "Info: 3: + IC(1.470 ns) + CELL(0.438 ns) = 4.901 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 1; COMB Node = 'textbox:u3\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.275 ns) 5.846 ns textbox:u3\|Mux0~1 4 COMB LCCOMB_X33_Y24_N4 1 " "Info: 4: + IC(0.670 ns) + CELL(0.275 ns) = 5.846 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'textbox:u3\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { textbox:u3|Mux0~0 textbox:u3|Mux0~1 } "NODE_NAME" } } { "textbox.v" "" { Text "M:/ECE FinalProject/FinalCode/textbox.v" 466 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 6.748 ns vga_sync:u1\|VGA_G\[0\]~0 5 COMB LCCOMB_X32_Y24_N4 1 " "Info: 5: + IC(0.464 ns) + CELL(0.438 ns) = 6.748 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 1; COMB Node = 'vga_sync:u1\|VGA_G\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 7.275 ns vga_sync:u1\|VGA_G\[0\]~1 6 COMB LCCOMB_X32_Y24_N14 4 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 7.275 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 4; COMB Node = 'vga_sync:u1\|VGA_G\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 } "NODE_NAME" } } { "vga_sync.v" "" { Text "M:/ECE FinalProject/FinalCode/vga_sync.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.066 ns) + CELL(2.798 ns) 12.139 ns VGA_G\[0\] 7 PIN PIN_B9 0 " "Info: 7: + IC(2.066 ns) + CELL(2.798 ns) = 12.139 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'VGA_G\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.864 ns" { vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.217 ns ( 59.45 % ) " "Info: Total cell delay = 7.217 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 40.55 % ) " "Info: Total interconnect delay = 4.922 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] {} textbox:u3|Mux0~0 {} textbox:u3|Mux0~1 {} vga_sync:u1|VGA_G[0]~0 {} vga_sync:u1|VGA_G[0]~1 {} VGA_G[0] {} } { 0.000ns 0.000ns 1.470ns 0.670ns 0.464ns 0.252ns 2.066ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { VGA_Audio_PLL:p|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p|altpll:altpll_component|_clk0~clkctrl {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} } { 0.000ns 1.075ns 0.958ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] textbox:u3|Mux0~0 textbox:u3|Mux0~1 vga_sync:u1|VGA_G[0]~0 vga_sync:u1|VGA_G[0]~1 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.139 ns" { textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|ram_block1a1~porta_address_reg0 {} textbox:u3|sysfont:mem2|altsyncram:altsyncram_component|altsyncram_s181:auto_generated|q_a[4] {} textbox:u3|Mux0~0 {} textbox:u3|Mux0~1 {} vga_sync:u1|VGA_G[0]~0 {} vga_sync:u1|VGA_G[0]~1 {} VGA_G[0] {} } { 0.000ns 0.000ns 1.470ns 0.670ns 0.464ns 0.252ns 2.066ns } { 0.000ns 2.993ns 0.438ns 0.275ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:kbd\|shiftin\[8\] PS2_DAT CLOCK_50 1.288 ns register " "Info: th for register \"keyboard:kbd\|shiftin\[8\]\" (data pin = \"PS2_DAT\", clock pin = \"CLOCK_50\") is 1.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.068 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns keyboard:kbd\|clock 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'keyboard:kbd\|clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 keyboard:kbd|clock } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.787 ns) 4.869 ns keyboard:kbd\|keyboard_clk_filtered 3 REG LCFF_X42_Y22_N21 5 " "Info: 3: + IC(1.965 ns) + CELL(0.787 ns) = 4.869 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 5; REG Node = 'keyboard:kbd\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.627 ns) + CELL(0.000 ns) 6.496 ns keyboard:kbd\|keyboard_clk_filtered~clkctrl 4 COMB CLKCTRL_G4 22 " "Info: 4: + IC(1.627 ns) + CELL(0.000 ns) = 6.496 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'keyboard:kbd\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 8.068 ns keyboard:kbd\|shiftin\[8\] 5 REG LCFF_X43_Y17_N7 1 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 8.068 ns; Loc. = LCFF_X43_Y17_N7; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 38.55 % ) " "Info: Total cell delay = 3.110 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 61.45 % ) " "Info: Total interconnect delay = 4.958 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 1.627ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.046 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns PS2_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'PS2_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "student_prototype.v" "" { Text "M:/ECE FinalProject/FinalCode/student_prototype.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.931 ns) + CELL(0.149 ns) 6.962 ns keyboard:kbd\|shiftin\[8\]~feeder 2 COMB LCCOMB_X43_Y17_N6 1 " "Info: 2: + IC(5.931 ns) + CELL(0.149 ns) = 6.962 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 1; COMB Node = 'keyboard:kbd\|shiftin\[8\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.046 ns keyboard:kbd\|shiftin\[8\] 3 REG LCFF_X43_Y17_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.046 ns; Loc. = LCFF_X43_Y17_N7; Fanout = 1; REG Node = 'keyboard:kbd\|shiftin\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "keyboard.v" "" { Text "M:/ECE FinalProject/FinalCode/keyboard.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.82 % ) " "Info: Total cell delay = 1.115 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.931 ns ( 84.18 % ) " "Info: Total interconnect delay = 5.931 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 5.931ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { CLOCK_50 keyboard:kbd|clock keyboard:kbd|keyboard_clk_filtered keyboard:kbd|keyboard_clk_filtered~clkctrl keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboard:kbd|clock {} keyboard:kbd|keyboard_clk_filtered {} keyboard:kbd|keyboard_clk_filtered~clkctrl {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 0.331ns 1.965ns 1.627ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { PS2_DAT keyboard:kbd|shiftin[8]~feeder keyboard:kbd|shiftin[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { PS2_DAT {} PS2_DAT~combout {} keyboard:kbd|shiftin[8]~feeder {} keyboard:kbd|shiftin[8] {} } { 0.000ns 0.000ns 5.931ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 189 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 20:25:30 2012 " "Info: Processing ended: Fri Dec 14 20:25:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
