Analysis & Synthesis report for toolflow
Wed Apr 24 11:44:22 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 18. Parameter Settings for User Entity Instance: mem:IMem
 19. Parameter Settings for User Entity Instance: mem:DMem
 20. Parameter Settings for User Entity Instance: pcRegister:PC_REG
 21. Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG
 22. Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG_BRANCH
 23. Parameter Settings for User Entity Instance: nBitAdder:INCREMENT_PC
 24. Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D
 25. Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST1
 26. Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST2
 27. Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Nbit_dffg:REG1
 28. Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Nbit_dffg:REG2
 29. Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST
 30. Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST2
 31. Parameter Settings for User Entity Instance: MIPSregister:G_REG
 32. Parameter Settings for User Entity Instance: MIPSregister:G_REG|andg2N:and1
 33. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:reg0
 34. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:1:REG
 35. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:2:REG
 36. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:3:REG
 37. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:4:REG
 38. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:5:REG
 39. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:6:REG
 40. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:7:REG
 41. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:8:REG
 42. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:9:REG
 43. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:10:REG
 44. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:11:REG
 45. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:12:REG
 46. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:13:REG
 47. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:14:REG
 48. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:15:REG
 49. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:16:REG
 50. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:17:REG
 51. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:18:REG
 52. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:19:REG
 53. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:20:REG
 54. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:21:REG
 55. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:22:REG
 56. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:23:REG
 57. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:24:REG
 58. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:25:REG
 59. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:26:REG
 60. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:27:REG
 61. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:28:REG
 62. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:29:REG
 63. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:30:REG
 64. Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:31:REG
 65. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX
 66. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RS
 67. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RT
 68. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM
 69. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST1
 70. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2
 71. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3
 72. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4
 73. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst
 74. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_PC
 75. Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|FOURbit_dffg:REG_Op
 76. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_INPUT_MUX
 77. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_OUTPUT_MUX
 78. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_INPUT_MUX
 79. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_OUTPUT_MUX
 80. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD
 81. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_INPUT_MUX
 82. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX
 83. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_INPUT_MUX
 84. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX
 85. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2
 86. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|mux2t1_N:G_MUX
 87. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA
 88. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD
 89. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2
 90. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC
 91. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH
 92. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JUMP
 93. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1
 94. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR
 95. Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2
 96. Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_N:G_MUX_IMM
 97. Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_5bit:G_MUX_LUI
 98. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB
 99. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv
100. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|mux2t1_N:N_Bit_Mux
101. Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder
102. Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX
103. Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_OUTPUT_MUX
104. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM
105. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_INST1
106. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_INST2
107. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_nextPC
108. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_RA
109. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_ALURESULT
110. Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_DMEMDATA
111. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB
112. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST1
113. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST2
114. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_nextPC
115. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_RA
116. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_ALURESULT
117. Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM
118. Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_ALU_MEM
119. Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_JAL
120. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
121. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
122. altsyncram Parameter Settings by Entity Instance
123. Port Connectivity Checks: "Memory_WriteBack_Reg:MEM_WB"
124. Port Connectivity Checks: "Execute_Memory_Reg:EX_MEM"
125. Port Connectivity Checks: "alu:G_ALU|nBitAddSub:G_ADDSUB"
126. Port Connectivity Checks: "alu:G_ALU|mux2t1_5bit:G_MUX_LUI"
127. Port Connectivity Checks: "alu:G_ALU"
128. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2"
129. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC"
130. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2"
131. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|Extender:G_EXTEND"
132. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD"
133. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA"
134. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2"
135. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC"
136. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC"
137. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD"
138. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT"
139. Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT"
140. Port Connectivity Checks: "Decode_Execute_Reg:D_EX"
141. Port Connectivity Checks: "control:G_CTL"
142. Port Connectivity Checks: "MIPSregister:G_REG|Nbit_reg:reg0"
143. Port Connectivity Checks: "MIPSregister:G_REG|andg2N:and1"
144. Port Connectivity Checks: "mux2t1_5bit:G_MUX_REGDST2"
145. Port Connectivity Checks: "Fetch_Decode_Reg:IF_D"
146. Port Connectivity Checks: "nBitAdder:INCREMENT_PC"
147. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG_BRANCH"
148. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG"
149. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG"
150. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG"
151. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG"
152. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG"
153. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG"
154. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG"
155. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG"
156. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG"
157. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG"
158. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG"
159. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG"
160. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG"
161. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG"
162. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG"
163. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG"
164. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG"
165. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG"
166. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG"
167. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG"
168. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG"
169. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG"
170. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG"
171. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG"
172. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG"
173. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG"
174. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG"
175. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG"
176. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG"
177. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG"
178. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG"
179. Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"
180. Port Connectivity Checks: "pcRegister:PC_REG"
181. Post-Synthesis Netlist Statistics for Top Partition
182. Elapsed Time Per Partition
183. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 11:44:22 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,664                                           ;
;     Total combinational functions  ; 2,509                                           ;
;     Dedicated logic registers      ; 1,457                                           ;
; Total registers                    ; 1457                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../../proj/src/MIPS_types.vhd                    ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd                     ;         ;
; ../../proj/src/TopLevel/5bit_dffg.vhd            ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd             ;         ;
; ../../proj/src/TopLevel/Barrel_Shifter.vhd       ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd        ;         ;
; ../../proj/src/TopLevel/Control.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd               ;         ;
; ../../proj/src/TopLevel/Decode_Execute_Reg.vhd   ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd    ;         ;
; ../../proj/src/TopLevel/Execute_Memory_Reg.vhd   ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd    ;         ;
; ../../proj/src/TopLevel/Extender.vhd             ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd              ;         ;
; ../../proj/src/TopLevel/FOURbit_dffg.vhd         ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd          ;         ;
; ../../proj/src/TopLevel/Fetch_Decode_Reg.vhd     ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd      ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd       ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/MIPSregister.vhd         ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd          ;         ;
; ../../proj/src/TopLevel/Memory_WriteBack_Reg.vhd ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd  ;         ;
; ../../proj/src/TopLevel/Nbit_dffg.vhd            ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd             ;         ;
; ../../proj/src/TopLevel/Nbit_reg.vhd             ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd              ;         ;
; ../../proj/src/TopLevel/Nbit_reg_PC.vhd          ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd           ;         ;
; ../../proj/src/TopLevel/alu.vhd                  ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd                   ;         ;
; ../../proj/src/TopLevel/andg2.vhd                ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd                 ;         ;
; ../../proj/src/TopLevel/andg2N.vhd               ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd                ;         ;
; ../../proj/src/TopLevel/branch.vhd               ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd                ;         ;
; ../../proj/src/TopLevel/branchALU.vhd            ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd             ;         ;
; ../../proj/src/TopLevel/decoder.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd               ;         ;
; ../../proj/src/TopLevel/dffg.vhd                 ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd                  ;         ;
; ../../proj/src/TopLevel/dffg_PC.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd               ;         ;
; ../../proj/src/TopLevel/fetchLogic.vhd           ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd            ;         ;
; ../../proj/src/TopLevel/fullAdder.vhd            ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd             ;         ;
; ../../proj/src/TopLevel/invg.vhd                 ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd                  ;         ;
; ../../proj/src/TopLevel/jump.vhd                 ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd                  ;         ;
; ../../proj/src/TopLevel/mem.vhd                  ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd                   ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd               ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd                ;         ;
; ../../proj/src/TopLevel/mux2t1_5bit.vhd          ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd           ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd             ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd              ;         ;
; ../../proj/src/TopLevel/mux2t1_dataflow.vhd      ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd       ;         ;
; ../../proj/src/TopLevel/my_32t1_mux.vhd          ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd           ;         ;
; ../../proj/src/TopLevel/nBitAddSub.vhd           ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd            ;         ;
; ../../proj/src/TopLevel/nBitAdder.vhd            ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd             ;         ;
; ../../proj/src/TopLevel/nBitAnd.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd               ;         ;
; ../../proj/src/TopLevel/nBitNor.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd               ;         ;
; ../../proj/src/TopLevel/nBitOr.vhd               ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd                ;         ;
; ../../proj/src/TopLevel/nBitXor.vhd              ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd               ;         ;
; ../../proj/src/TopLevel/onesComp.vhd             ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd              ;         ;
; ../../proj/src/TopLevel/org2.vhd                 ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd                  ;         ;
; ../../proj/src/TopLevel/pcRegister.vhd           ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd            ;         ;
; ../../proj/src/TopLevel/selectOperation.vhd      ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd       ;         ;
; ../../proj/src/TopLevel/setLessThan.vhd          ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd           ;         ;
; ../../proj/src/TopLevel/shift.vhd                ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd                 ;         ;
; ../../proj/src/TopLevel/xorg2.vhd                ; yes             ; User VHDL File               ; /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd                 ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal201.inc                                   ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/aglobal201.inc                     ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                       ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                       ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_eg81.tdf                           ; yes             ; Auto-Generated Megafunction  ; /home/abrahimt/CPR E 381/Project/cpr-e-381/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,664      ;
;                                             ;            ;
; Total combinational functions               ; 2509       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2163       ;
;     -- 3 input functions                    ; 249        ;
;     -- <=2 input functions                  ; 97         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2478       ;
;     -- arithmetic mode                      ; 31         ;
;                                             ;            ;
; Total registers                             ; 1457       ;
;     -- Dedicated logic registers            ; 1457       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65536      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1521       ;
; Total fan-out                               ; 15953      ;
; Average fan-out                             ; 3.77       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name          ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |MIPS_Processor                                       ; 2509 (10)           ; 1457 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                      ; MIPS_Processor       ; work         ;
;    |Decode_Execute_Reg:D_EX|                          ; 12 (0)              ; 142 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX                                                                              ; Decode_Execute_Reg   ; work         ;
;       |FOURbit_dffg:REG_Op|                           ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|FOURbit_dffg:REG_Op                                                          ; FOURbit_dffg         ; work         ;
;       |Nbit_dffg:REG_IMM|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM                                                            ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_PC|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_PC                                                             ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_RS|                              ; 5 (5)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RS                                                             ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_RT|                              ; 5 (5)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RT                                                             ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_inst|                            ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst                                                           ; Nbit_dffg            ; work         ;
;       |dffg:REG_BRANCH|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_BRANCH                                                              ; dffg                 ; work         ;
;       |dffg:REG_JAL|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_JAL                                                                 ; dffg                 ; work         ;
;       |dffg:REG_JR|                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_JR                                                                  ; dffg                 ; work         ;
;       |dffg:REG_Jump|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_Jump                                                                ; dffg                 ; work         ;
;       |dffg:REG_LUI|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_LUI                                                                 ; dffg                 ; work         ;
;       |dffg:REG_MEMTOREG|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_MEMTOREG                                                            ; dffg                 ; work         ;
;       |dffg:REG_MEMWR|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_MEMWR                                                               ; dffg                 ; work         ;
;       |dffg:REG_REGDST|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_REGDST                                                              ; dffg                 ; work         ;
;       |dffg:REG_REGWR|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_REGWR                                                               ; dffg                 ; work         ;
;       |dffg:REG_Src|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_Src                                                                 ; dffg                 ; work         ;
;       |dffg:REG_addSub|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_addSub                                                              ; dffg                 ; work         ;
;       |dffg:REG_beq|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_beq                                                                 ; dffg                 ; work         ;
;       |dffg:REG_bne|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_bne                                                                 ; dffg                 ; work         ;
;       |dffg:REG_shiftDir|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_shiftDir                                                            ; dffg                 ; work         ;
;       |dffg:REG_shiftType|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Decode_Execute_Reg:D_EX|dffg:REG_shiftType                                                           ; dffg                 ; work         ;
;    |Execute_Memory_Reg:EX_MEM|                        ; 1 (0)               ; 135 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM                                                                            ; Execute_Memory_Reg   ; work         ;
;       |Nbit_dffg:REG_ALURESULT|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_ALURESULT                                                    ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_DMEMDATA|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_DMEMDATA                                                     ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_RA|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_RA                                                           ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_nextPC|                          ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_nextPC                                                       ; Nbit_dffg            ; work         ;
;       |dffg:REG_BRANCH|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_BRANCH                                                            ; dffg                 ; work         ;
;       |dffg:REG_JAL|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_JAL                                                               ; dffg                 ; work         ;
;       |dffg:REG_JUMP|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_JUMP                                                              ; dffg                 ; work         ;
;       |dffg:REG_MEMTOREG|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_MEMTOREG                                                          ; dffg                 ; work         ;
;       |dffg:REG_MEMWR|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_MEMWR                                                             ; dffg                 ; work         ;
;       |dffg:REG_REGWR|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_REGWR                                                             ; dffg                 ; work         ;
;       |dffg:REG_RegDst|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|dffg:REG_RegDst                                                            ; dffg                 ; work         ;
;    |Extender:EXTEND|                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Extender:EXTEND                                                                                      ; Extender             ; work         ;
;    |Fetch_Decode_Reg:IF_D|                            ; 0 (0)               ; 42 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Fetch_Decode_Reg:IF_D                                                                                ; Fetch_Decode_Reg     ; work         ;
;       |Fivebit_dffg:REG_INST1|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST1                                                         ; Fivebit_dffg         ; work         ;
;       |Fivebit_dffg:REG_INST2|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST2                                                         ; Fivebit_dffg         ; work         ;
;       |Nbit_dffg:REG2|                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Fetch_Decode_Reg:IF_D|Nbit_dffg:REG2                                                                 ; Nbit_dffg            ; work         ;
;    |MIPSregister:G_REG|                               ; 1381 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG                                                                                   ; MIPSregister         ; work         ;
;       |Nbit_reg:\regi:10:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:10:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:11:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:11:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:12:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:12:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:13:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:13:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:14:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:14:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:15:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:15:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:16:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:16:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:17:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:17:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:18:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:18:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:19:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:19:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:1:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:1:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:20:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:20:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:21:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:21:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:22:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:22:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:23:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:23:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:24:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:24:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:25:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:25:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:26:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:26:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:27:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:27:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:28:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:28:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:29:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:29:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:2:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:2:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:30:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:30:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:31:REG|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG                                                             ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:0:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:10:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:11:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:12:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:13:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:14:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:15:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:16:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:17:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:18:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:19:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:1:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:20:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:21:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:22:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:23:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:24:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:25:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:26:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:27:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:28:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:29:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:2:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:30:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:31:REG                                     ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:3:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:4:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:5:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:6:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:7:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:8:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:31:REG|dffg:\G_NBit_Reg:9:REG                                      ; dffg                 ; work         ;
;       |Nbit_reg:\regi:3:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:3:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:4:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:4:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:5:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:5:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:6:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:6:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:7:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:7:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:8:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:8:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |Nbit_reg:\regi:9:REG|                          ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG                                                              ; Nbit_reg             ; work         ;
;          |dffg:\G_NBit_Reg:0:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:0:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:10:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:10:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:11:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:11:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:12:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:12:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:13:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:13:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:14:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:14:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:15:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:15:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:16:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:16:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:17:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:17:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:18:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:18:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:19:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:19:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:1:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:1:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:20:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:20:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:21:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:21:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:22:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:22:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:23:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:23:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:24:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:24:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:25:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:25:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:26:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:26:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:27:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:27:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:28:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:28:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:29:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:29:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:2:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:2:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:30:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:30:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:31:REG|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:31:REG                                      ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:3:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:3:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:4:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:4:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:5:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:5:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:6:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:6:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:7:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:7:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:8:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:8:REG                                       ; dffg                 ; work         ;
;          |dffg:\G_NBit_Reg:9:REG|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|Nbit_reg:\regi:9:REG|dffg:\G_NBit_Reg:9:REG                                       ; dffg                 ; work         ;
;       |decoder:dec1|                                  ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|decoder:dec1                                                                      ; decoder              ; work         ;
;       |my_32t1_mux:mux1|                              ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux1                                                                  ; my_32t1_mux          ; work         ;
;       |my_32t1_mux:mux2|                              ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSregister:G_REG|my_32t1_mux:mux2                                                                  ; my_32t1_mux          ; work         ;
;    |Memory_WriteBack_Reg:MEM_WB|                      ; 0 (0)               ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB                                                                          ; Memory_WriteBack_Reg ; work         ;
;       |Fivebit_dffg:REG_INST1|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST1                                                   ; Fivebit_dffg         ; work         ;
;       |Fivebit_dffg:REG_INST2|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST2                                                   ; Fivebit_dffg         ; work         ;
;       |Nbit_dffg:REG_ALURESULT|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_ALURESULT                                                  ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_RA|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_RA                                                         ; Nbit_dffg            ; work         ;
;       |Nbit_dffg:REG_nextPC|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_nextPC                                                     ; Nbit_dffg            ; work         ;
;       |dffg:REG_BRANCH|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_BRANCH                                                          ; dffg                 ; work         ;
;       |dffg:REG_JAL|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_JAL                                                             ; dffg                 ; work         ;
;       |dffg:REG_JUMP|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_JUMP                                                            ; dffg                 ; work         ;
;       |dffg:REG_MEMTOREG|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_MEMTOREG                                                        ; dffg                 ; work         ;
;       |dffg:REG_REGDST|                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_REGDST                                                          ; dffg                 ; work         ;
;       |dffg:REG_REGWR|                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Memory_WriteBack_Reg:MEM_WB|dffg:REG_REGWR                                                           ; dffg                 ; work         ;
;    |alu:G_ALU|                                        ; 597 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU                                                                                            ; alu                  ; work         ;
;       |Barrel_Shifter:G_SHIFT|                        ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT                                                                     ; Barrel_Shifter       ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI|       ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:0:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:10:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:12:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:13:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:14:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI|      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI                               ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:15:MUXI|org2:g_or                     ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI|       ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:1:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI|       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:3:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:4:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:5:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:6:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:8:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:9:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:16:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:17:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:18:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:19:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:20:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:21:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:22:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:23:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:24:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:25:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:26:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:27:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:28:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:29:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:30:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT                          ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_MSB:31:MUX_16_SHIFT|org2:g_or                ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:10:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:10:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:10:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:11:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:11:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:11:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:12:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:12:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:12:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:13:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:13:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:13:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:14:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:14:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:14:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:16:MUXI|              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:16:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:16:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:17:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:17:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:17:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:18:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:18:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:18:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:19:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:19:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:19:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:20:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:20:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:20:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:21:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:21:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:21:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:22:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:22:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:22:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:23:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:23:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:23:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:24:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:24:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:24:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:25:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:25:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:25:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:26:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:26:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:26:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:27:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:27:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:27:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:28:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:28:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:28:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:29:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:29:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:29:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:2:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:2:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:2:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:30:MUXI|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:30:MUXI                                       ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:30:MUXI|org2:g_or                             ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:3:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:3:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:3:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:4:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:4:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:4:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:5:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:5:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:5:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:6:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:6:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:6:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:7:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:7:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:7:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:8:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:8:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:8:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_1_SHIFT:9:MUXI|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:9:MUXI                                        ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_1_SHIFT:9:MUXI|org2:g_or                              ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:10:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:11:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:13:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:15:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:28:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:29:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:4:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:5:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:6:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:7:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:8:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_INPUTS:9:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_2_SHIFT_MSB:31:MUX_2_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_MSB:31:MUX_2_SHIFT                            ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_2_SHIFT_MSB:31:MUX_2_SHIFT|org2:g_or                  ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:10:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:11:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:12:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:13:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:14:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:15:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:16:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:17:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:18:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:19:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:20:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:21:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:22:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:23:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:24:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:25:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:26:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:27:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:8:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI                                 ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_INPUTS:9:MUXI|org2:g_or                       ; org2                 ; work         ;
;          |mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT                            ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_4_SHIFT_MSB:31:MUX_4_SHIFT|org2:g_or                  ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:20:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:21:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:22:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI                                ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_INPUTS:23:MUXI|org2:g_or                      ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT                            ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:29:MUX_8_SHIFT|org2:g_or                  ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT                            ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:30:MUX_8_SHIFT|org2:g_or                  ; org2                 ; work         ;
;          |mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT                            ; mux2t1               ; work         ;
;             |org2:g_or|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_8_SHIFT_MSB:31:MUX_8_SHIFT|org2:g_or                  ; org2                 ; work         ;
;          |mux2t1_N:G_INPUT_MUX|                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX                                                ; mux2t1_N             ; work         ;
;             |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX|mux2t1_dataflow:\G_NBit_MUX:31:MUXI            ; mux2t1_dataflow      ; work         ;
;       |branchALU:G_BRANCH|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|branchALU:G_BRANCH                                                                         ; branchALU            ; work         ;
;       |mux2t1_5bit:G_MUX_LUI|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI                                                                      ; mux2t1_5bit          ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                   ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                   ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                   ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_5bit:G_MUX_LUI|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                   ; mux2t1_dataflow      ; work         ;
;       |mux2t1_N:G_MUX_IMM|                            ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM                                                                         ; mux2t1_N             ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                                     ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                                      ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|mux2t1_N:G_MUX_IMM|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                                      ; mux2t1_dataflow      ; work         ;
;       |nBitAddSub:G_ADDSUB|                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB                                                                        ; nBitAddSub           ; work         ;
;          |nBitAdder:N_Bit_Adder|                      ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder                                                  ; nBitAdder            ; work         ;
;             |fullAdder:ADDI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:ADDI                                   ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:ADDI|org2:OR1                          ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1|org2:OR1        ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2      ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:11:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:11:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1|org2:OR1        ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2      ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:13:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:13:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:14:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:14:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:15:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:15:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:16:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:16:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:17:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:17:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:18:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:18:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:19:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:19:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:1:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:20:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:20:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:21:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:21:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:22:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:22:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:23:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:23:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:24:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:24:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:25:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:25:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:26:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:26:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:27:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:27:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:28:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:28:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:29:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:29:ADDI1                 ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:29:ADDI1|org2:OR1        ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:2:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:2:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:3:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1|org2:OR1         ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:9:ADDI1                  ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder|fullAdder:\G_NBit_Adder:9:ADDI1|org2:OR1         ; org2                 ; work         ;
;       |nBitAnd:G_AND|                                 ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND                                                                              ; nBitAnd              ; work         ;
;          |andg2:\G_NBit_AND:10:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:10:NBitAnd                                                 ; andg2                ; work         ;
;          |andg2:\G_NBit_AND:12:NBitAnd|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:12:NBitAnd                                                 ; andg2                ; work         ;
;          |andg2:\G_NBit_AND:2:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:2:NBitAnd                                                  ; andg2                ; work         ;
;          |andg2:\G_NBit_AND:4:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:4:NBitAnd                                                  ; andg2                ; work         ;
;          |andg2:\G_NBit_AND:6:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:6:NBitAnd                                                  ; andg2                ; work         ;
;          |andg2:\G_NBit_AND:8:NBitAnd|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitAnd:G_AND|andg2:\G_NBit_AND:8:NBitAnd                                                  ; andg2                ; work         ;
;       |nBitNor:G_NOR|                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitNor:G_NOR                                                                              ; nBitNor              ; work         ;
;       |nBitXor:G_XOR|                                 ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR                                                                              ; nBitXor              ; work         ;
;          |xorg2:\G_NBit_XOR:11:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:11:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:14:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:14:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:15:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:15:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:19:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:19:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:1:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:1:NBitXor                                                  ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:23:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:23:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:27:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:27:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:31:NBitXor|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:31:NBitXor                                                 ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:3:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:3:NBitXor                                                  ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:5:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:5:NBitXor                                                  ; xorg2                ; work         ;
;          |xorg2:\G_NBit_XOR:7:NBitXor|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|nBitXor:G_XOR|xorg2:\G_NBit_XOR:7:NBitXor                                                  ; xorg2                ; work         ;
;       |selectOperation:G_SELECT|                      ; 237 (237)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|selectOperation:G_SELECT                                                                   ; selectOperation      ; work         ;
;       |setLessThan:G_SLT|                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:G_ALU|setLessThan:G_SLT                                                                          ; setLessThan          ; work         ;
;    |control:G_CTL|                                    ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:G_CTL                                                                                        ; control              ; work         ;
;    |fetchLogic:G_FETCHLOGIC|                          ; 254 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC                                                                              ; fetchLogic           ; work         ;
;       |andg2:G_AND|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|andg2:G_AND                                                                  ; andg2                ; work         ;
;       |branch:G_BRANCH|                               ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH                                                              ; branch               ; work         ;
;          |nBitAdder:G_ADD2|                           ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2                                             ; nBitAdder            ; work         ;
;             |fullAdder:ADDI2|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:ADDI2                             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:ADDI2|xorg2:XOR2                  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:16:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:16:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:17:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:17:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:18:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:18:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:20:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:20:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:22:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:22:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:23:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:23:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:24:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:24:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:25:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:25:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:26:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:26:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:27:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:27:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:28:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:28:ADDI1|org2:OR1   ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1            ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1|org2:OR1   ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2 ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:3:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:3:ADDI1|org2:OR1    ; org2                 ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1             ; fullAdder            ; work         ;
;                |org2:OR1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1|org2:OR1    ; org2                 ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;          |nBitAdder:G_ADD|                            ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD                                              ; nBitAdder            ; work         ;
;             |fullAdder:\G_NBit_Adder:10:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:10:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:11:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:11:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:11:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:12:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:12:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:12:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:13:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:13:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:14:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:14:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:14:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:15:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:15:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:15:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:16:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:16:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2  ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:17:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:17:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:18:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:18:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:19:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2  ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:20:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:20:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:21:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:21:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:22:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2  ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:23:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:23:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:24:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:24:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:25:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2  ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:26:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:26:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:28:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2  ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:29:ADDI1|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:29:ADDI1             ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:29:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1             ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2  ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2  ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:3:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:3:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:3:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:4:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:4:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:5:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:5:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:5:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:6:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:6:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:6:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:7:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:7:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:8:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:8:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:8:ADDI1|andg2:AND2   ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:9:ADDI1|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:9:ADDI1              ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:9:ADDI1|andg2:AND2   ; andg2                ; work         ;
;       |jump:JUMP1|                                    ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1                                                                   ; jump                 ; work         ;
;          |nBitAdder:G_ADD|                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD                                                   ; nBitAdder            ; work         ;
;             |fullAdder:ADDI2|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:ADDI2                                   ; fullAdder            ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:ADDI2|xorg2:XOR2                        ; xorg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:1:ADDI1|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:1:ADDI1                   ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2        ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:27:ADDI1|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1                  ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:27:ADDI1|andg2:AND2       ; andg2                ; work         ;
;             |fullAdder:\G_NBit_Adder:30:ADDI1|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1                  ; fullAdder            ; work         ;
;                |andg2:AND2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2       ; andg2                ; work         ;
;                |xorg2:XOR2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2       ; xorg2                ; work         ;
;       |mux2t1_N:G_MUX_BRANCH|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH                                                        ; mux2t1_N             ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                     ; mux2t1_dataflow      ; work         ;
;       |mux2t1_N:G_MUX_JR|                             ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR                                                            ; mux2t1_N             ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                        ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                         ; mux2t1_dataflow      ; work         ;
;          |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                         ; mux2t1_dataflow      ; work         ;
;       |nBitAdder:G_RA|                                ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA                                                               ; nBitAdder            ; work         ;
;          |fullAdder:ADDI2|                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI2                                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI2|xorg2:XOR2                                    ; xorg2                ; work         ;
;          |fullAdder:ADDI|                             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI                                                ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:ADDI|xorg2:XOR2                                     ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:10:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:10:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:11:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:11:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:12:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:12:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:13:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:13:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:14:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:14:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:15:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:15:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:16:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:16:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:17:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:17:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:18:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:18:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:19:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:19:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:1:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1                               ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2                    ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:20:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:20:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:21:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:21:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:22:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:22:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:23:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:23:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:24:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:24:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:25:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:25:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:26:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:26:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:27:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:27:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:28:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:28:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:29:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:29:ADDI1                              ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:29:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:2:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:2:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:2:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:30:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1                              ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2                   ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2                   ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:3:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:3:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:3:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:4:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:4:ADDI1                               ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2                    ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:5:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:5:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:6:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:6:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:7:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:7:ADDI1                               ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2                    ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:8:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:8:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:9:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:9:ADDI1                               ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2                    ; xorg2                ; work         ;
;       |nBitAdder:INCREMENT_PC|                        ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC                                                       ; nBitAdder            ; work         ;
;          |fullAdder:ADDI2|                            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:ADDI2                                       ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:ADDI2|andg2:AND2                            ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:ADDI2|xorg2:XOR2                            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:10:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:11:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:12:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:13:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:14:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:15:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:16:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:18:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:19:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:1:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1                       ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2            ; andg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:21:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:22:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:24:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:25:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2           ; andg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:26:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:28:ADDI1|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1                      ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2           ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:30:ADDI1|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1                      ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2           ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:4:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1                       ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2            ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:5:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1                       ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:6:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1                       ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:7:ADDI1|            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1                       ; fullAdder            ; work         ;
;             |andg2:AND2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2            ; andg2                ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:8:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1                       ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;          |fullAdder:\G_NBit_Adder:9:ADDI1|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1                       ; fullAdder            ; work         ;
;             |xorg2:XOR2|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2            ; xorg2                ; work         ;
;    |mem:DMem|                                         ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                             ; mem                  ; work         ;
;       |altsyncram:ram_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                        ; altsyncram           ; work         ;
;          |altsyncram_eg81:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                         ; altsyncram_eg81      ; work         ;
;    |mem:IMem|                                         ; 32 (32)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                             ; mem                  ; work         ;
;       |altsyncram:ram_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                        ; altsyncram           ; work         ;
;          |altsyncram_eg81:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                         ; altsyncram_eg81      ; work         ;
;    |mux2t1_5bit:G_MUX_REGDST2|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2                                                                            ; mux2t1_5bit          ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                         ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                         ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                         ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                         ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                         ; mux2t1_dataflow      ; work         ;
;    |mux2t1_N:G_MUX_JAL|                               ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL                                                                                   ; mux2t1_N             ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:0:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:0:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:10:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:10:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:11:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:11:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:12:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:12:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:13:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:13:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:14:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:14:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:15:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:15:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:16:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:16:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:17:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:17:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:18:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:18:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:19:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:19:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:1:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:1:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:20:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:20:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:21:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:21:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:22:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:22:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:23:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:23:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:24:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:24:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:25:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:25:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:26:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:26:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:27:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:27:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:28:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:28:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:29:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:29:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:2:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:2:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:30:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:30:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:31:MUXI|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:31:MUXI                                               ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:3:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:3:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:4:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:4:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:5:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:5:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:6:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:6:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:7:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:7:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:8:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:8:MUXI                                                ; mux2t1_dataflow      ; work         ;
;       |mux2t1_dataflow:\G_NBit_MUX:9:MUXI|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:9:MUXI                                                ; mux2t1_dataflow      ; work         ;
;    |nBitAdder:INCREMENT_PC|                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC                                                                               ; nBitAdder            ; work         ;
;       |fullAdder:ADDI2|                               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:ADDI2                                                               ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:ADDI2|andg2:AND2                                                    ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:ADDI2|xorg2:XOR2                                                    ; xorg2                ; work         ;
;       |fullAdder:ADDI|                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:ADDI                                                                ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:ADDI|xorg2:XOR2                                                     ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:10:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:10:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:11:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:11:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:12:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:12:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:13:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:13:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:14:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:14:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:15:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:15:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:16:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:16:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:17:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:17:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:17:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:18:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:18:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:19:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:19:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:1:ADDI1|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1                                               ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2                                    ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:20:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:20:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:20:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:21:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:21:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:22:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:22:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:23:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:23:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:23:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:24:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:24:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:25:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:25:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:26:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:26:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:27:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:27:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:27:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:28:ADDI1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1                                              ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|andg2:AND2                                   ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:28:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:29:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:29:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:29:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:2:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:2:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:2:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:30:ADDI1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1                                              ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:30:ADDI1|xorg2:XOR2                                   ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:3:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:3:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:3:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:4:ADDI1|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1                                               ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|andg2:AND2                                    ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:4:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:5:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:5:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:6:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:6:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:7:ADDI1|               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1                                               ; fullAdder            ; work         ;
;          |andg2:AND2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|andg2:AND2                                    ; andg2                ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:7:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:8:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:8:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;       |fullAdder:\G_NBit_Adder:9:ADDI1|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1                                               ; fullAdder            ; work         ;
;          |xorg2:XOR2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:9:ADDI1|xorg2:XOR2                                    ; xorg2                ; work         ;
;    |pcRegister:PC_REG|                                ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG                                                                                    ; pcRegister           ; work         ;
;       |Nbit_reg_PC:REG|                               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG                                                                    ; Nbit_reg_PC          ; work         ;
;          |dffg_PC:\G_NBit_Reg:0:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:10:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:11:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:12:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:13:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:14:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:15:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:16:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:17:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:18:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:19:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:1:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:20:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:21:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:22:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:23:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:24:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:25:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:26:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:27:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:28:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:29:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:2:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:30:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:31:REG|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG                                         ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:3:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:4:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:5:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:6:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:7:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:8:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG                                          ; dffg_PC              ; work         ;
;          |dffg_PC:\G_NBit_Reg:9:REG|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG                                          ; dffg_PC              ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                             ;
+------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                      ;   ;
+------------------------------------------------------------------------------------------------------+---+
; nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2|o_F~0                              ;   ;
; fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC|fullAdder:\G_NBit_Adder:1:ADDI1|andg2:AND2|o_F~0      ;   ;
; fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2|o_F~0             ;   ;
; fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD|fullAdder:\G_NBit_Adder:30:ADDI1|andg2:AND2|o_F~0 ;   ;
; Number of logic cells representing combinational loops                                               ; 4 ;
+------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+--------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                             ;
+--------------------------------------------------------------+----------------------------------------------------------------+
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[26..31]       ; Lost fanout                                                    ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:31:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:30:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:29:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:28:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:27:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:26:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:25:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:24:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:23:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:22:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:21:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:20:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:19:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:18:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:17:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:16:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:15:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:14:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:13:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:12:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:11:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:10:REG|s_Q ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:9:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:8:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:7:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:6:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:5:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:4:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:3:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:2:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:1:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG|s_Q  ; Stuck at GND due to stuck port clear                           ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[0]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[0]  ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2|s_Q[4]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[20] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2|s_Q[3]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[19] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2|s_Q[2]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[18] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2|s_Q[1]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[17] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2|s_Q[0]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[16] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[15]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[15] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3|s_Q[4]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[15] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[14]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[14] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3|s_Q[3]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[14] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[13]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[13] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3|s_Q[2]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[13] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[12]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[12] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3|s_Q[1]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[12] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[11]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[11] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3|s_Q[0]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[11] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[10]            ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[10] ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4|s_Q[4]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[10] ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[9]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[9]  ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4|s_Q[3]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[9]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[8]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[8]  ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4|s_Q[2]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[8]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[7]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[7]  ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4|s_Q[1]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[7]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[6]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[6]  ;
; Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4|s_Q[0]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[6]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[5]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[5]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[4]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[4]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[3]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[3]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[2]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[2]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[1]             ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst|s_Q[1]  ;
; Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[17..31]        ; Merged with Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM|s_Q[16]  ;
; Total Number of Removed Registers = 84                       ;                                                                ;
+--------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1457  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 1457  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG|s_Q ; 1       ;
; Total number of inverted registers = 1                           ;         ;
+------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+-----------------------------------------------------------+--------------------+------+
; Register Name                                             ; Megafunction       ; Type ;
+-----------------------------------------------------------+--------------------+------+
; Fetch_Decode_Reg:IF_D|Nbit_dffg:REG1|s_Q[0..31]           ; mem:IMem|ram_rtl_0 ; RAM  ;
; Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[0..31] ; mem:DMem|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------+--------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_nextPC|s_Q[1]                                ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |MIPS_Processor|Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_nextPC|s_Q[26]                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RT|s_Q[23]                                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RS|s_Q[17]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:11:MUXI|org2:g_or|o_F ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:G_MUX_JAL|mux2t1_dataflow:\G_NBit_MUX:20:MUXI|o_O                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_5bit:G_MUX_REGDST2|mux2t1_dataflow:\G_NBit_MUX:4:MUXI|o_O                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:7:MUXI|org2:g_or|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1:\G_MUX_16_SHIFT_INPUTS:2:MUXI|org2:g_or|o_F  ;
; 9:1                ; 31 bits   ; 186 LEs       ; 155 LEs              ; 31 LEs                 ; No         ; |MIPS_Processor|alu:G_ALU|selectOperation:G_SELECT|o_result[24]                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcRegister:PC_REG ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcRegister:PC_REG|Nbit_reg_PC:REG_BRANCH ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitAdder:INCREMENT_PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Nbit_dffg:REG1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_Decode_Reg:IF_D|Nbit_dffg:REG2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5bit:G_MUX_REGDST2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|andg2N:and1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:reg0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:1:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:2:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:3:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:4:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:5:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:6:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:7:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:8:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:9:REG ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:10:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:11:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:12:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:13:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:14:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:15:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:16:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:17:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:18:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:19:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:20:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:21:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:22:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:23:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:24:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:25:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:26:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:27:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:28:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:29:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:30:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSregister:G_REG|Nbit_reg:\regi:31:REG ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RS ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_RT ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_IMM ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Fivebit_dffg:REG_INST4 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|Nbit_dffg:REG_PC ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Execute_Reg:D_EX|FOURbit_dffg:REG_Op ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|jump:JUMP1|mux2t1_N:G_MUX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_BRANCH ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JUMP ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JR ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_N:G_MUX_IMM ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|mux2t1_5bit:G_MUX_LUI ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|mux2t1_N:N_Bit_Mux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_INPUT_MUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:G_ALU|Barrel_Shifter:G_SHIFT|mux2t1_N:G_OUTPUT_MUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_INST1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_INST2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_nextPC ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_RA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_ALURESULT ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute_Memory_Reg:EX_MEM|Nbit_dffg:REG_DMEMDATA ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Fivebit_dffg:REG_INST2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_nextPC ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_RA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_ALURESULT ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_ALU_MEM ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:G_MUX_JAL ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_WriteBack_Reg:MEM_WB"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_we   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute_Memory_Reg:EX_MEM"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_we    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_rtout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rdout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU|nBitAddSub:G_ADDSUB"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; output_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU|mux2t1_5bit:G_MUX_LUI" ;
+------------+-------+----------+-----------------------------+
; Port       ; Type  ; Severity ; Details                     ;
+------------+-------+----------+-----------------------------+
; i_d1[3..0] ; Input ; Info     ; Stuck at GND                ;
; i_d1[4]    ; Input ; Info     ; Stuck at VCC                ;
+------------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:G_ALU"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|mux2t1_N:G_MUX_JAL2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:INCREMENT_PC"                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_a[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD2"                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_c       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_c      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|Extender:G_EXTEND" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; i_s  ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|nBitAdder:G_ADD"                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_c        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_c       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|nBitAdder:G_RA"                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD2"                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT_PC" ;
+---------------+-------+----------+------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                    ;
+---------------+-------+----------+------------------------------------------------------------+
; i_shamt[4..2] ; Input ; Info     ; Stuck at VCC                                               ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                               ;
; i_sign        ; Input ; Info     ; Stuck at GND                                               ;
; i_leftshift   ; Input ; Info     ; Stuck at VCC                                               ;
+---------------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT_PC" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; i_shamt[4..2] ; Input ; Info     ; Stuck at VCC                                                ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                                ;
; i_sign        ; Input ; Info     ; Stuck at GND                                                ;
; i_leftshift   ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|nBitAdder:G_ADD"                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_RIGHT_SHIFT" ;
+---------------+-------+----------+----------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                  ;
+---------------+-------+----------+----------------------------------------------------------+
; i_shamt[4..3] ; Input ; Info     ; Stuck at GND                                             ;
; i_shamt[1..0] ; Input ; Info     ; Stuck at GND                                             ;
; i_shamt[2]    ; Input ; Info     ; Stuck at VCC                                             ;
; i_sign        ; Input ; Info     ; Stuck at GND                                             ;
; i_leftshift   ; Input ; Info     ; Stuck at GND                                             ;
+---------------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT" ;
+---------------+-------+----------+---------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                 ;
+---------------+-------+----------+---------------------------------------------------------+
; i_shamt[2..1] ; Input ; Info     ; Stuck at VCC                                            ;
; i_shamt[4..3] ; Input ; Info     ; Stuck at GND                                            ;
; i_shamt[0]    ; Input ; Info     ; Stuck at GND                                            ;
; i_sign        ; Input ; Info     ; Stuck at GND                                            ;
; i_leftshift   ; Input ; Info     ; Stuck at VCC                                            ;
+---------------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode_Execute_Reg:D_EX"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_we    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_rsout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:G_CTL"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_j      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ctlext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MIPSregister:G_REG|Nbit_reg:reg0" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                      ;
; i_we  ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSregister:G_REG|andg2N:and1"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_f[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5bit:G_MUX_REGDST2" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Fetch_Decode_Reg:IF_D" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; i_we ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitAdder:INCREMENT_PC"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_a[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_a[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; o_overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG_BRANCH"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_q  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:31:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:30:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:29:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:28:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:27:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:26:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:25:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:24:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:23:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:22:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:21:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:20:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:19:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:18:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:17:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:16:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:15:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:14:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:13:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:12:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:11:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:10:REG" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:9:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:8:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:7:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:6:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:5:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:4:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:3:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:2:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:1:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; r_d  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pcRegister:PC_REG" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; i_we ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1457                        ;
;     CLR               ; 431                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2509                        ;
;     arith             ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 2478                        ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 2163                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 34.00                       ;
; Average LUT depth     ; 7.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Apr 24 11:43:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd
    Info (12022): Found design unit 1: Fivebit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 16
    Info (12023): Found entity 1: Fivebit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 21
    Info (12023): Found entity 1: Barrel_Shifter File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 40
    Info (12023): Found entity 1: control File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd
    Info (12022): Found design unit 1: Decode_Execute_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 68
    Info (12023): Found entity 1: Decode_Execute_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd
    Info (12022): Found design unit 1: Execute_Memory_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd Line: 42
    Info (12023): Found entity 1: Execute_Memory_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd
    Info (12022): Found design unit 1: Extender-behavior File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 21
    Info (12023): Found entity 1: Extender File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd
    Info (12022): Found design unit 1: FOURbit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd Line: 16
    Info (12023): Found entity 1: FOURbit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd
    Info (12022): Found design unit 1: Fetch_Decode_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 22
    Info (12023): Found entity 1: Fetch_Decode_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd
    Info (12022): Found design unit 1: ForwardingUnit-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd Line: 19
    Info (12023): Found entity 1: ForwardingUnit File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 34
    Info (12023): Found entity 1: MIPS_Processor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd
    Info (12022): Found design unit 1: MIPSregister-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 20
    Info (12023): Found entity 1: MIPSregister File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd
    Info (12022): Found design unit 1: Memory_WriteBack_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd Line: 40
    Info (12023): Found entity 1: Memory_WriteBack_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd
    Info (12022): Found design unit 1: Nbit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 14
    Info (12023): Found entity 1: Nbit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd
    Info (12022): Found design unit 1: Nbit_reg-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 17
    Info (12023): Found entity 1: Nbit_reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd
    Info (12022): Found design unit 1: Nbit_reg_PC-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 17
    Info (12023): Found entity 1: Nbit_reg_PC File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd
    Info (12022): Found design unit 1: addToEnd-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 19
    Info (12023): Found entity 1: addToEnd File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd
    Info (12022): Found design unit 1: addToStart-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 20
    Info (12023): Found entity 1: addToStart File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: alu-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 31
    Info (12023): Found entity 1: alu File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd
    Info (12022): Found design unit 1: andg2N-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 23
    Info (12023): Found entity 1: andg2N File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd
    Info (12022): Found design unit 1: branch-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 23
    Info (12023): Found entity 1: branch File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd
    Info (12022): Found design unit 1: branchALU-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 21
    Info (12023): Found entity 1: branchALU File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd
    Info (12022): Found design unit 1: decoder-decode File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 11
    Info (12023): Found entity 1: decoder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 14
    Info (12023): Found entity 1: dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd
    Info (12022): Found design unit 1: dffg_PC-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 15
    Info (12023): Found entity 1: dffg_PC File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd
    Info (12022): Found design unit 1: dffg_set-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 16
    Info (12023): Found entity 1: dffg_set File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd
    Info (12022): Found design unit 1: extendSign-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 19
    Info (12023): Found entity 1: extendSign File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd
    Info (12022): Found design unit 1: fetchLogic-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 44
    Info (12023): Found entity 1: fetchLogic File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 19
    Info (12023): Found entity 1: fullAdder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd
    Info (12022): Found design unit 1: jump-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 25
    Info (12023): Found entity 1: jump File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 15
    Info (12023): Found entity 1: mux2t1 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd
    Info (12022): Found design unit 1: mux2t1_5bit-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_5bit File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd
    Info (12022): Found design unit 1: mux2t1_dataflow-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd
    Info (12022): Found design unit 1: my_32t1_mux-mux32t1 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 11
    Info (12023): Found entity 1: my_32t1_mux File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd
    Info (12022): Found design unit 1: nBitAddSub-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 25
    Info (12023): Found entity 1: nBitAddSub File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd
    Info (12022): Found design unit 1: nBitAdder-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 26
    Info (12023): Found entity 1: nBitAdder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd
    Info (12022): Found design unit 1: nBitAnd-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 18
    Info (12023): Found entity 1: nBitAnd File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd
    Info (12022): Found design unit 1: nBitNor-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 19
    Info (12023): Found entity 1: nBitNor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd
    Info (12022): Found design unit 1: nBitOr-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 20
    Info (12023): Found entity 1: nBitOr File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd
    Info (12022): Found design unit 1: nBitXor-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 20
    Info (12023): Found entity 1: nBitXor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 21
    Info (12023): Found entity 1: onesComp File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd
    Info (12022): Found design unit 1: pcRegister-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 28
    Info (12023): Found entity 1: pcRegister File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd
    Info (12022): Found design unit 1: prediction-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd Line: 12
    Info (12023): Found entity 1: prediction File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd
    Info (12022): Found design unit 1: selectOperation-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 25
    Info (12023): Found entity 1: selectOperation File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd
    Info (12022): Found design unit 1: setLessThan-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 21
    Info (12023): Found entity 1: setLessThan File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd
    Info (12022): Found design unit 1: shift-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 19
    Info (12023): Found entity 1: shift File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(363): object "s_Halt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 363
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(366): object "s_Ovfl" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 366
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(379): object "s_j" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 379
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(394): object "s_ctlExt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 394
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(427): object "s_rsEx" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 427
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(446): object "s_rtMem" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 446
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(447): object "s_rdMem" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 447
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 501
Info (12128): Elaborating entity "pcRegister" for hierarchy "pcRegister:PC_REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 529
Warning (10036): Verilog HDL or VHDL warning at pcRegister.vhd(41): object "s_two" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 41
Info (12128): Elaborating entity "Nbit_reg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at Nbit_reg_PC.vhd(28): used explicit default value for signal "s_R" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 28
Info (12128): Elaborating entity "dffg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 34
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(44): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(45): signal "r_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 45
Info (12128): Elaborating entity "nBitAdder" for hierarchy "nBitAdder:INCREMENT_PC" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 541
Info (12128): Elaborating entity "fullAdder" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 47
Info (12128): Elaborating entity "xorg2" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI|xorg2:XOR1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 51
Info (12128): Elaborating entity "andg2" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI|andg2:AND1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 64
Info (12128): Elaborating entity "org2" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI|org2:OR1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 76
Info (12128): Elaborating entity "Fetch_Decode_Reg" for hierarchy "Fetch_Decode_Reg:IF_D" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 549
Info (12128): Elaborating entity "Fivebit_dffg" for hierarchy "Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 56
Warning (10492): VHDL Process Statement warning at 5bit_dffg.vhd(37): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 37
Info (12128): Elaborating entity "Nbit_dffg" for hierarchy "Fetch_Decode_Reg:IF_D|Nbit_dffg:REG1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 72
Warning (10492): VHDL Process Statement warning at Nbit_dffg.vhd(35): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 35
Info (12128): Elaborating entity "mux2t1_5bit" for hierarchy "mux2t1_5bit:G_MUX_REGDST" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 571
Info (12128): Elaborating entity "mux2t1_dataflow" for hierarchy "mux2t1_5bit:G_MUX_REGDST|mux2t1_dataflow:\G_NBit_MUX:0:MUXI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 42
Info (12128): Elaborating entity "MIPSregister" for hierarchy "MIPSregister:G_REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 585
Info (12128): Elaborating entity "decoder" for hierarchy "MIPSregister:G_REG|decoder:dec1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 62
Info (12128): Elaborating entity "andg2N" for hierarchy "MIPSregister:G_REG|andg2N:and1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 66
Info (12128): Elaborating entity "Nbit_reg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 76
Info (12128): Elaborating entity "dffg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 31
Warning (10492): VHDL Process Statement warning at dffg.vhd(34): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 34
Info (12128): Elaborating entity "my_32t1_mux" for hierarchy "MIPSregister:G_REG|my_32t1_mux:mux1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 96
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:EXTEND" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 598
Info (12128): Elaborating entity "control" for hierarchy "control:G_CTL" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 604
Info (12128): Elaborating entity "Decode_Execute_Reg" for hierarchy "Decode_Execute_Reg:D_EX" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 629
Info (12128): Elaborating entity "FOURbit_dffg" for hierarchy "Decode_Execute_Reg:D_EX|FOURbit_dffg:REG_Op" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 183
Warning (10492): VHDL Process Statement warning at FOURbit_dffg.vhd(37): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd Line: 37
Info (12128): Elaborating entity "fetchLogic" for hierarchy "fetchLogic:G_FETCHLOGIC" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 711
Info (12128): Elaborating entity "jump" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 121
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 72
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1_N:G_INPUT_MUX" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 59
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1:\G_MUX_1_SHIFT:0:MUXI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 70
Info (12128): Elaborating entity "invg" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1|Barrel_Shifter:G_LEFT_SHIFT|mux2t1:\G_MUX_1_SHIFT:0:MUXI|invg:g_Not" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 44
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetchLogic:G_FETCHLOGIC|jump:JUMP1|mux2t1_N:G_MUX" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 120
Info (12128): Elaborating entity "branch" for hierarchy "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(59): object "carry1" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(60): object "carry2" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 60
Info (12128): Elaborating entity "shift" for hierarchy "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH|shift:G_SHIFT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 78
Info (12128): Elaborating entity "alu" for hierarchy "alu:G_ALU" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 726
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(145): object "s_addSubCarry" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(149): object "s_MSB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at alu.vhd(151): used explicit default value for signal "s_constShamt" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 151
Info (12128): Elaborating entity "nBitOr" for hierarchy "alu:G_ALU|nBitOr:G_OR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 180
Info (12128): Elaborating entity "nBitAnd" for hierarchy "alu:G_ALU|nBitAnd:G_AND" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 186
Info (12128): Elaborating entity "nBitXor" for hierarchy "alu:G_ALU|nBitXor:G_XOR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 192
Info (12128): Elaborating entity "nBitNor" for hierarchy "alu:G_ALU|nBitNor:G_NOR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 198
Info (12128): Elaborating entity "setLessThan" for hierarchy "alu:G_ALU|setLessThan:G_SLT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 204
Info (12128): Elaborating entity "nBitAddSub" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 210
Info (12128): Elaborating entity "onesComp" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 67
Info (12128): Elaborating entity "nBitAdder" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 82
Info (12128): Elaborating entity "branchALU" for hierarchy "alu:G_ALU|branchALU:G_BRANCH" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 233
Info (12128): Elaborating entity "selectOperation" for hierarchy "alu:G_ALU|selectOperation:G_SELECT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 241
Info (12128): Elaborating entity "Execute_Memory_Reg" for hierarchy "Execute_Memory_Reg:EX_MEM" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 747
Info (12128): Elaborating entity "Memory_WriteBack_Reg" for hierarchy "Memory_WriteBack_Reg:MEM_WB" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 787
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 3938 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3775 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Wed Apr 24 11:44:22 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:38


