****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 50
        -report_by design
Design : vlsu_cam_top
Version: U-2022.12
Date   : Sun Jul 16 21:33:47 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: read_data_i[32] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[32] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1623_381/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ZBUF_2732_inst_2717/X (HDBSLT20_BUF_M_3)
                                                   0.03      0.40 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4561/X (HDBSLT20_AOI22_0P5)
                                                   0.04      0.45 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4562/X (HDBSLT20_OAI221_0P5)
                                                   0.03      0.48 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4563/X (HDBSLT20_AOI221_0P5)
                                                   0.03      0.50 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4564/X (HDBSLT20_OAI221_0P5)
                                                   0.04      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U290/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.57 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U256/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.61 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4573/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.64 r
  ZINV_28_inst_2726/X (HDBSLT20_INV_1P5)           0.02      0.66 f
  ZINV_20_inst_2725/X (HDBSLT20_INV_S_2P5)         0.02      0.68 r
  U2359/X (HDBSLT20_ND2_1P5)                       0.03      0.71 f
  U1870/X (HDBSLT20_OAI22_0P5)                     0.02      0.73 r
  U1800/X (HDBSLT20_NR4_0P5)                       0.03      0.76 f
  U1739/X (HDBSLT20_INV_0P75)                      0.02      0.78 r
  U2681/X (HDBSLT20_AOI2222_V2_0P5)                0.05      0.83 f
  U2712/X (HDBSLT20_AOAI211_1)                     0.02      0.85 r
  U2714/X (HDBSLT20_AOAI211_2)                     0.02      0.87 f
  U2716/X (HDBSLT20_AOAI211_2)                     0.02      0.89 r
  U2717/X (HDBSLT20_AOAI211_2)                     0.02      0.91 f
  U2718/X (HDBSLT20_AOAI211_2)                     0.02      0.93 r
  U2719/X (HDBSLT20_AOAI211_2)                     0.02      0.95 f
  U2720/X (HDBSLT20_AOAI211_2)                     0.02      0.96 r
  U1622/X (HDBSLT20_AOI21_3)                       0.02      0.98 f
  U1480/X (HDBSLT20_NR2_4)                         0.01      0.99 r
  ctmTdsLR_1_1307/X (HDBSLT20_MAJI3B_4)            0.01      1.00 f
  U1615/CO (HDBSLT20_ADDF_V1_2)                    0.03      1.03 f
  U1610/CO (HDBSLT20_ADDF_V1_2)                    0.03      1.06 f
  U2741/X (HDBSLT20_EO2_V2_2)                      0.02      1.08 f
  U1608/X (HDBSLT20_AOAI211_1)                     0.01      1.09 r
  U2742/X (HDBSLT20_AOI31_0P5)                     0.02      1.11 f
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.11 f
  data arrival time                                          1.11

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  clock uncertainty                               -0.03      1.11
  library setup time                               0.00      1.12
  data required time                                         1.12
  ------------------------------------------------------------------------
  data required time                                         1.12
  data arrival time                                         -1.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: read_data_i[66] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[66] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_795_197/X (HDBSLT20_INV_6)
                                                   0.02      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6615/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.46 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1116/X (HDBSLT20_ND4_MM_0P5)
                                                   0.06      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6639/X (HDBSLT20_OR4_1)
                                                   0.04      0.56 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6640/X (HDBSLT20_NR4_1)
                                                   0.05      0.61 r
  U2050/X (HDBSLT20_ND2_0P75)                      0.06      0.67 f
  U2100/X (HDBSLT20_INV_0P75)                      0.03      0.70 r
  U2178/X (HDBSLT20_AOI22_0P5)                     0.03      0.73 f
  U2182/X (HDBSLT20_ND4_MM_1)                      0.03      0.76 r
  U2187/X (HDBSLT20_AOI2222_V2_0P5)                0.06      0.82 f
  U1670/X (HDBSLT20_NR2B_1P5)                      0.03      0.85 f
  U1663/X (HDBSLT20_ND3_MM_2)                      0.01      0.86 r
  U1656/X (HDBSLT20_NR2B_2)                        0.01      0.87 f
  U1651/X (HDBSLT20_ND2_MM_2)                      0.01      0.88 r
  U1648/X (HDBSLT20_NR2_1P5)                       0.01      0.89 f
  U1643/X (HDBSLT20_ND2B_2)                        0.01      0.90 r
  U1501/X (HDBSLT20_NR2_1P5)                       0.01      0.90 f
  U1636/X (HDBSLT20_ND2_2)                         0.01      0.91 r
  U1499/X (HDBSLT20_OR3_3)                         0.01      0.93 r
  ctmTdsLR_1_1288/X (HDBSLT20_ND2B_3)              0.01      0.94 r
  U1624/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1620/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1494/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1617/X (HDBSLT20_ND2_MM_2)                      0.01      0.98 r
  ctmTdsLR_1_1224/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U2325/X (HDBSLT20_ND2_MM_2)                      0.01      1.00 r
  U1609/X (HDBSLT20_OAOI211_1)                     0.01      1.01 f
  U2337/X (HDBSLT20_OR4_4)                         0.03      1.04 f
  ctmTdsLR_1_1248/X (HDBSLT20_AN2_MM_1P5)          0.02      1.06 f
  U1483/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.08 f
  ctmTdsLR_1_1290/X (HDBSLT20_MAJ3_2)              0.02      1.10 f
  U2736/CO (HDBSLT20_ADDF_V1_1)                    0.02      1.12 f
  U1601/X (HDBSLT20_EN2_V2_0P5)                    0.02      1.14 f
  U1600/X (HDBSLT20_AN2_MM_1P5)                    0.02      1.16 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.16 f
  data arrival time                                          1.16

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                               0.01      1.18
  data required time                                         1.18
  ------------------------------------------------------------------------
  data required time                                         1.18
  data arrival time                                         -1.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: read_data_i[66] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[66] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_795_197/X (HDBSLT20_INV_6)
                                                   0.02      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6615/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.46 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1116/X (HDBSLT20_ND4_MM_0P5)
                                                   0.06      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6639/X (HDBSLT20_OR4_1)
                                                   0.04      0.56 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6640/X (HDBSLT20_NR4_1)
                                                   0.05      0.61 r
  U2050/X (HDBSLT20_ND2_0P75)                      0.06      0.67 f
  U2100/X (HDBSLT20_INV_0P75)                      0.03      0.70 r
  U2178/X (HDBSLT20_AOI22_0P5)                     0.03      0.73 f
  U2182/X (HDBSLT20_ND4_MM_1)                      0.03      0.76 r
  U2187/X (HDBSLT20_AOI2222_V2_0P5)                0.06      0.82 f
  U1670/X (HDBSLT20_NR2B_1P5)                      0.03      0.85 f
  U1663/X (HDBSLT20_ND3_MM_2)                      0.01      0.86 r
  U1656/X (HDBSLT20_NR2B_2)                        0.01      0.87 f
  U1651/X (HDBSLT20_ND2_MM_2)                      0.01      0.88 r
  U1648/X (HDBSLT20_NR2_1P5)                       0.01      0.89 f
  U1643/X (HDBSLT20_ND2B_2)                        0.01      0.90 r
  U1501/X (HDBSLT20_NR2_1P5)                       0.01      0.90 f
  U1636/X (HDBSLT20_ND2_2)                         0.01      0.91 r
  U1499/X (HDBSLT20_OR3_3)                         0.01      0.93 r
  ctmTdsLR_1_1288/X (HDBSLT20_ND2B_3)              0.01      0.94 r
  U1624/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1620/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1494/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1617/X (HDBSLT20_ND2_MM_2)                      0.01      0.98 r
  ctmTdsLR_1_1224/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U2325/X (HDBSLT20_ND2_MM_2)                      0.01      1.00 r
  U1609/X (HDBSLT20_OAOI211_1)                     0.01      1.01 f
  U2337/X (HDBSLT20_OR4_4)                         0.03      1.04 f
  ctmTdsLR_1_1248/X (HDBSLT20_AN2_MM_1P5)          0.02      1.06 f
  U1483/CO (HDBSLT20_ADDF_V1_2)                    0.02      1.08 f
  ctmTdsLR_1_1290/X (HDBSLT20_MAJ3_2)              0.02      1.10 f
  U2736/S (HDBSLT20_ADDF_V1_1)                     0.03      1.13 r
  U2737/X (HDBSLT20_AN2_MM_1)                      0.01      1.14 r
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.14 r
  data arrival time                                          1.14

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: read_data_i[112] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[112] (in)                            0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7299/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.44 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7300/X (HDBSLT20_OAI221_1)
                                                   0.03      0.47 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7301/X (HDBSLT20_AOI221_0P5)
                                                   0.03      0.49 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U428/X (HDBSLT20_ND4_0P75)
                                                   0.05      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7314/X (HDBSLT20_OR4B_1)
                                                   0.05      0.59 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7315/X (HDBSLT20_NR4_2)
                                                   0.05      0.64 r
  U2366/X (HDBSLT20_ND2_MM_2)                      0.04      0.68 f
  U2426/X (HDBSLT20_INV_1P5)                       0.02      0.70 r
  ctmTdsLR_1_1278/X (HDBSLT20_AOI2222_V2_0P5)      0.04      0.74 f
  ctmTdsLR_4_1281/X (HDBSLT20_ND3_2)               0.03      0.77 r
  U2568/X (HDBSLT20_AOI21_0P75)                    0.03      0.79 f
  U2569/X (HDBSLT20_OAI21_MM_0P5)                  0.02      0.82 r
  U2570/X (HDBSLT20_NR2_2)                         0.01      0.83 f
  U2572/X (HDBSLT20_ND2_1P5)                       0.01      0.84 r
  U1665/X (HDBSLT20_NR2B_2)                        0.01      0.85 f
  U1658/X (HDBSLT20_ND3_2)                         0.01      0.86 r
  U2029/X (HDBSLT20_NR2B_2)                        0.01      0.86 f
  U1649/X (HDBSLT20_ND2_MM_2)                      0.01      0.87 r
  U1644/X (HDBSLT20_NR2_3)                         0.01      0.88 f
  U1478/X (HDBSLT20_ND2B_MM_2)                     0.01      0.89 r
  U1500/X (HDBSLT20_NR2_MM_3)                      0.01      0.90 f
  U1635/X (HDBSLT20_ND2_3)                         0.01      0.91 r
  ctmTdsLR_1_1289/X (HDBSLT20_OR3_3)               0.01      0.93 r
  U1626/X (HDBSLT20_OR2_3)                         0.01      0.94 r
  U1623/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1619/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1492/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1616/X (HDBSLT20_ND2_2)                         0.01      0.97 r
  ctmTdsLR_1_1225/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U1477/X (HDBSLT20_ND2_MM_2)                      0.01      0.99 r
  U1484/X (HDBSLT20_OAOI211_V2_2)                  0.01      1.00 f
  U2594/X (HDBSLT20_ND4B_4)                        0.03      1.03 f
  U1482/CO (HDBSLT20_ADDAB_1)                      0.02      1.05 f
  U2724/CO (HDBSLT20_ADDF_V1_1)                    0.02      1.07 f
  ctmTdsLR_1_1306/X (HDBSLT20_MAJ3_2)              0.02      1.09 f
  U1481/S (HDBSLT20_ADDF_V1_1)                     0.03      1.13 r
  U2735/X (HDBSLT20_AN2_MM_1)                      0.02      1.14 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.14 r
  data arrival time                                          1.14

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: read_data_i[134] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[134] (in)                            0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1529_270/X (HDBSLT20_INV_5)
                                                   0.02      0.38 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7866/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.08      0.47 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7867/X (HDBSLT20_OAI221_1)
                                                   0.04      0.50 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7868/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U130/X (HDBSLT20_ND4_MM_0P5)
                                                   0.02      0.54 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7881/X (HDBSLT20_OR4B_1)
                                                   0.02      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7882/X (HDBSLT20_NR4_2)
                                                   0.02      0.58 f
  U2383/X (HDBSLT20_ND2_0P75)                      0.02      0.60 r
  U2397/X (HDBSLT20_INV_1P5)                       0.02      0.62 f
  U2435/X (HDBSLT20_AOI22_0P5)                     0.02      0.64 r
  U2437/X (HDBSLT20_ND4_MM_0P5)                    0.07      0.71 f
  U1472/X (HDBSLT20_AOI2222_V2_1)                  0.06      0.77 r
  U1673/X (HDBSLT20_ND2_MM_2)                      0.02      0.79 f
  U2532/X (HDBSLT20_INV_1P5)                       0.01      0.80 r
  U1658/X (HDBSLT20_ND3_2)                         0.01      0.81 f
  U2029/X (HDBSLT20_NR2B_2)                        0.01      0.82 r
  U1649/X (HDBSLT20_ND2_MM_2)                      0.01      0.84 f
  U1644/X (HDBSLT20_NR2_3)                         0.01      0.85 r
  U1478/X (HDBSLT20_ND2B_MM_2)                     0.01      0.86 f
  U1500/X (HDBSLT20_NR2_MM_3)                      0.01      0.87 r
  U1635/X (HDBSLT20_ND2_3)                         0.01      0.88 f
  ctmTdsLR_1_1289/X (HDBSLT20_OR3_3)               0.02      0.90 f
  U1626/X (HDBSLT20_OR2_3)                         0.01      0.91 f
  U1623/X (HDBSLT20_OR2_2P5)                       0.01      0.93 f
  U1619/X (HDBSLT20_OR2_2P5)                       0.01      0.94 f
  U1492/X (HDBSLT20_NR2_2)                         0.01      0.95 r
  U1616/X (HDBSLT20_ND2_2)                         0.01      0.96 f
  ctmTdsLR_1_1225/X (HDBSLT20_AN3B_2)              0.01      0.98 r
  U1477/X (HDBSLT20_ND2_MM_2)                      0.01      0.99 f
  U1484/X (HDBSLT20_OAOI211_V2_2)                  0.01      1.00 r
  U2594/X (HDBSLT20_ND4B_4)                        0.02      1.02 r
  U1482/CO (HDBSLT20_ADDAB_1)                      0.02      1.04 r
  U2724/CO (HDBSLT20_ADDF_V1_1)                    0.03      1.06 r
  ctmTdsLR_1_1306/X (HDBSLT20_MAJ3_2)              0.02      1.09 r
  U1481/CO (HDBSLT20_ADDF_V1_1)                    0.02      1.11 r
  U2738/X (HDBSLT20_EN2_V2_1)                      0.02      1.12 r
  U2032/X (HDBSLT20_AN2_MM_1)                      0.01      1.14 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.14 r
  data arrival time                                          1.14

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.17
  data required time                                         1.17
  ------------------------------------------------------------------------
  data required time                                         1.17
  data arrival time                                         -1.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: read_data_i[38] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[38] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_730_393/X (HDBSLT20_INV_1P5)
                                                   0.04      0.41 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4928/X (HDBSLT20_AOI22_0P5)
                                                   0.04      0.45 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4929/X (HDBSLT20_OAI221_0P5)
                                                   0.06      0.51 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4942/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.57 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U278/X (HDBSLT20_ND4_MMF_0P5)
                                                   0.03      0.60 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4943/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.62 r
  ZBUF_2_inst_2702/X (HDBSLT20_BUF_D_4)            0.03      0.65 r
  U2353/X (HDBSLT20_ND2_0P75)                      0.05      0.70 f
  U2617/X (HDBSLT20_OAI22_0P5)                     0.02      0.72 r
  U2621/X (HDBSLT20_NR4_2)                         0.02      0.74 f
  U2622/X (HDBSLT20_AO2BB2_1)                      0.02      0.77 f
  U2623/X (HDBSLT20_ND3_0P75)                      0.01      0.78 r
  U2025/X (HDBSLT20_INV_1)                         0.01      0.79 f
  U2026/X (HDBSLT20_OAOI211_V2_2)                  0.01      0.80 r
  U2710/X (HDBSLT20_OAOI211_2)                     0.01      0.81 f
  U2711/X (HDBSLT20_OAI21_MM_2)                    0.01      0.82 r
  U2712/X (HDBSLT20_AOAI211_1)                     0.02      0.85 f
  U2714/X (HDBSLT20_AOAI211_2)                     0.02      0.86 r
  U2716/X (HDBSLT20_AOAI211_2)                     0.03      0.89 f
  U2717/X (HDBSLT20_AOAI211_2)                     0.02      0.91 r
  U2718/X (HDBSLT20_AOAI211_2)                     0.02      0.93 f
  U2719/X (HDBSLT20_AOAI211_2)                     0.01      0.94 r
  U2720/X (HDBSLT20_AOAI211_2)                     0.02      0.96 f
  U1622/X (HDBSLT20_AOI21_3)                       0.02      0.98 r
  U1480/X (HDBSLT20_NR2_4)                         0.01      0.99 f
  ctmTdsLR_1_1307/X (HDBSLT20_MAJI3B_4)            0.01      1.00 r
  U1615/CO (HDBSLT20_ADDF_V1_2)                    0.03      1.03 r
  U1610/S (HDBSLT20_ADDF_V1_2)                     0.04      1.07 f
  U2740/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.08 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.08 r
  data arrival time                                          1.08

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  clock uncertainty                               -0.03      1.11
  library setup time                              -0.01      1.11
  data required time                                         1.11
  ------------------------------------------------------------------------
  data required time                                         1.11
  data arrival time                                         -1.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: read_data_i[112] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[112] (in)                            0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7299/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.44 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7300/X (HDBSLT20_OAI221_1)
                                                   0.03      0.47 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7301/X (HDBSLT20_AOI221_0P5)
                                                   0.03      0.49 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U428/X (HDBSLT20_ND4_0P75)
                                                   0.05      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7314/X (HDBSLT20_OR4B_1)
                                                   0.05      0.59 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7315/X (HDBSLT20_NR4_2)
                                                   0.05      0.64 r
  U2366/X (HDBSLT20_ND2_MM_2)                      0.04      0.68 f
  U2426/X (HDBSLT20_INV_1P5)                       0.02      0.70 r
  ctmTdsLR_1_1278/X (HDBSLT20_AOI2222_V2_0P5)      0.04      0.74 f
  ctmTdsLR_4_1281/X (HDBSLT20_ND3_2)               0.03      0.77 r
  U2568/X (HDBSLT20_AOI21_0P75)                    0.03      0.79 f
  U2569/X (HDBSLT20_OAI21_MM_0P5)                  0.02      0.82 r
  U2570/X (HDBSLT20_NR2_2)                         0.01      0.83 f
  U2572/X (HDBSLT20_ND2_1P5)                       0.01      0.84 r
  U1665/X (HDBSLT20_NR2B_2)                        0.01      0.85 f
  U1658/X (HDBSLT20_ND3_2)                         0.01      0.86 r
  U2029/X (HDBSLT20_NR2B_2)                        0.01      0.86 f
  U1649/X (HDBSLT20_ND2_MM_2)                      0.01      0.87 r
  U1644/X (HDBSLT20_NR2_3)                         0.01      0.88 f
  U1478/X (HDBSLT20_ND2B_MM_2)                     0.01      0.89 r
  U1500/X (HDBSLT20_NR2_MM_3)                      0.01      0.90 f
  U1635/X (HDBSLT20_ND2_3)                         0.01      0.91 r
  ctmTdsLR_1_1289/X (HDBSLT20_OR3_3)               0.01      0.93 r
  U1626/X (HDBSLT20_OR2_3)                         0.01      0.94 r
  U1623/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1619/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1492/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1616/X (HDBSLT20_ND2_2)                         0.01      0.97 r
  ctmTdsLR_1_1225/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U1477/X (HDBSLT20_ND2_MM_2)                      0.01      0.99 r
  U1484/X (HDBSLT20_OAOI211_V2_2)                  0.01      1.00 f
  U2594/X (HDBSLT20_ND4B_4)                        0.03      1.03 f
  U1482/CO (HDBSLT20_ADDAB_1)                      0.02      1.05 f
  U2724/S (HDBSLT20_ADDF_V1_1)                     0.03      1.08 r
  U2602/X (HDBSLT20_AN2_MM_1)                      0.01      1.10 r
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.10 r
  data arrival time                                          1.10

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  clock uncertainty                               -0.03      1.14
  library setup time                              -0.01      1.13
  data required time                                         1.13
  ------------------------------------------------------------------------
  data required time                                         1.13
  data arrival time                                         -1.10
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: read_data_i[66] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[66] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_795_197/X (HDBSLT20_INV_6)
                                                   0.02      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6615/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.46 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1116/X (HDBSLT20_ND4_MM_0P5)
                                                   0.06      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6639/X (HDBSLT20_OR4_1)
                                                   0.04      0.56 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6640/X (HDBSLT20_NR4_1)
                                                   0.05      0.61 r
  U2050/X (HDBSLT20_ND2_0P75)                      0.06      0.67 f
  U2100/X (HDBSLT20_INV_0P75)                      0.03      0.70 r
  U2178/X (HDBSLT20_AOI22_0P5)                     0.03      0.73 f
  U2182/X (HDBSLT20_ND4_MM_1)                      0.03      0.76 r
  U2187/X (HDBSLT20_AOI2222_V2_0P5)                0.06      0.82 f
  U1670/X (HDBSLT20_NR2B_1P5)                      0.03      0.85 f
  U1663/X (HDBSLT20_ND3_MM_2)                      0.01      0.86 r
  U1656/X (HDBSLT20_NR2B_2)                        0.01      0.87 f
  U1651/X (HDBSLT20_ND2_MM_2)                      0.01      0.88 r
  U1648/X (HDBSLT20_NR2_1P5)                       0.01      0.89 f
  U1643/X (HDBSLT20_ND2B_2)                        0.01      0.90 r
  U1501/X (HDBSLT20_NR2_1P5)                       0.01      0.90 f
  U1636/X (HDBSLT20_ND2_2)                         0.01      0.91 r
  U1499/X (HDBSLT20_OR3_3)                         0.01      0.93 r
  ctmTdsLR_1_1288/X (HDBSLT20_ND2B_3)              0.01      0.94 r
  U1624/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1620/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U2322/X (HDBSLT20_OAI21B_1)                      0.01      0.98 r
  U2323/X (HDBSLT20_OAI21_0P5)                     0.03      1.01 f
  U1490/X (HDBSLT20_OAOI211_0P5)                   0.03      1.03 r
  U2327/X (HDBSLT20_ND3_MMF_0P5)                   0.03      1.07 f
  U2730/X (HDBSLT20_EN2_V2_0P5)                    0.03      1.09 f
  U2731/X (HDBSLT20_EN2_V2_0P5)                    0.01      1.11 r
  U2732/X (HDBSLT20_AN2_MM_1)                      0.02      1.12 r
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.12 r
  data arrival time                                          1.12

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.12
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: read_data_i[38] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[38] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_730_393/X (HDBSLT20_INV_1P5)
                                                   0.04      0.41 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4928/X (HDBSLT20_AOI22_0P5)
                                                   0.04      0.45 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4929/X (HDBSLT20_OAI221_0P5)
                                                   0.06      0.51 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4942/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.57 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U278/X (HDBSLT20_ND4_MMF_0P5)
                                                   0.03      0.60 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4943/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.62 r
  ZBUF_2_inst_2702/X (HDBSLT20_BUF_D_4)            0.03      0.65 r
  U2353/X (HDBSLT20_ND2_0P75)                      0.05      0.70 f
  U2617/X (HDBSLT20_OAI22_0P5)                     0.02      0.72 r
  U2621/X (HDBSLT20_NR4_2)                         0.02      0.74 f
  U2622/X (HDBSLT20_AO2BB2_1)                      0.02      0.77 f
  U2623/X (HDBSLT20_ND3_0P75)                      0.01      0.78 r
  U2025/X (HDBSLT20_INV_1)                         0.01      0.79 f
  U2026/X (HDBSLT20_OAOI211_V2_2)                  0.01      0.80 r
  U2710/X (HDBSLT20_OAOI211_2)                     0.01      0.81 f
  U2711/X (HDBSLT20_OAI21_MM_2)                    0.01      0.82 r
  U2712/X (HDBSLT20_AOAI211_1)                     0.02      0.85 f
  U2714/X (HDBSLT20_AOAI211_2)                     0.02      0.86 r
  U2716/X (HDBSLT20_AOAI211_2)                     0.03      0.89 f
  U2717/X (HDBSLT20_AOAI211_2)                     0.02      0.91 r
  U2718/X (HDBSLT20_AOAI211_2)                     0.02      0.93 f
  U2719/X (HDBSLT20_AOAI211_2)                     0.01      0.94 r
  U2720/X (HDBSLT20_AOAI211_2)                     0.02      0.96 f
  U1622/X (HDBSLT20_AOI21_3)                       0.02      0.98 r
  U1480/X (HDBSLT20_NR2_4)                         0.01      0.99 f
  ctmTdsLR_1_1307/X (HDBSLT20_MAJI3B_4)            0.01      1.00 r
  U1615/S (HDBSLT20_ADDF_V1_2)                     0.04      1.04 f
  U1612/X (HDBSLT20_NR2_MM_0P5)                    0.01      1.05 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.05 r
  data arrival time                                          1.05

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  clock uncertainty                               -0.03      1.11
  library setup time                              -0.01      1.11
  data required time                                         1.11
  ------------------------------------------------------------------------
  data required time                                         1.11
  data arrival time                                         -1.05
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: read_data_i[66] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[66] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_795_197/X (HDBSLT20_INV_6)
                                                   0.02      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6615/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.46 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1116/X (HDBSLT20_ND4_MM_0P5)
                                                   0.06      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6639/X (HDBSLT20_OR4_1)
                                                   0.04      0.56 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6640/X (HDBSLT20_NR4_1)
                                                   0.05      0.61 r
  U2050/X (HDBSLT20_ND2_0P75)                      0.06      0.67 f
  U2100/X (HDBSLT20_INV_0P75)                      0.03      0.70 r
  U2178/X (HDBSLT20_AOI22_0P5)                     0.03      0.73 f
  U2182/X (HDBSLT20_ND4_MM_1)                      0.03      0.76 r
  U2187/X (HDBSLT20_AOI2222_V2_0P5)                0.06      0.82 f
  U1670/X (HDBSLT20_NR2B_1P5)                      0.03      0.85 f
  U1663/X (HDBSLT20_ND3_MM_2)                      0.01      0.86 r
  U1656/X (HDBSLT20_NR2B_2)                        0.01      0.87 f
  U1651/X (HDBSLT20_ND2_MM_2)                      0.01      0.88 r
  U1648/X (HDBSLT20_NR2_1P5)                       0.01      0.89 f
  U1643/X (HDBSLT20_ND2B_2)                        0.01      0.90 r
  U1501/X (HDBSLT20_NR2_1P5)                       0.01      0.90 f
  U1636/X (HDBSLT20_ND2_2)                         0.01      0.91 r
  U1499/X (HDBSLT20_OR3_3)                         0.01      0.93 r
  ctmTdsLR_1_1288/X (HDBSLT20_ND2B_3)              0.01      0.94 r
  U1624/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1620/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1494/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1617/X (HDBSLT20_ND2_MM_2)                      0.01      0.98 r
  ctmTdsLR_1_1224/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U2325/X (HDBSLT20_ND2_MM_2)                      0.01      1.00 r
  U1609/X (HDBSLT20_OAOI211_1)                     0.01      1.01 f
  U2337/X (HDBSLT20_OR4_4)                         0.03      1.04 f
  ctmTdsLR_1_1248/X (HDBSLT20_AN2_MM_1P5)          0.02      1.06 f
  U1483/S (HDBSLT20_ADDF_V1_2)                     0.04      1.09 r
  U2723/X (HDBSLT20_AN2_MM_1)                      0.02      1.11 r
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.11 r
  data arrival time                                          1.11

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: read_data_i[134] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[134] (in)                            0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1529_270/X (HDBSLT20_INV_5)
                                                   0.02      0.38 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7866/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.08      0.47 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7867/X (HDBSLT20_OAI221_1)
                                                   0.04      0.50 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7868/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U130/X (HDBSLT20_ND4_MM_0P5)
                                                   0.02      0.54 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7881/X (HDBSLT20_OR4B_1)
                                                   0.02      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7882/X (HDBSLT20_NR4_2)
                                                   0.02      0.58 f
  U2383/X (HDBSLT20_ND2_0P75)                      0.02      0.60 r
  U2397/X (HDBSLT20_INV_1P5)                       0.02      0.62 f
  U2435/X (HDBSLT20_AOI22_0P5)                     0.02      0.64 r
  U2437/X (HDBSLT20_ND4_MM_0P5)                    0.07      0.71 f
  U1472/X (HDBSLT20_AOI2222_V2_1)                  0.06      0.77 r
  U1673/X (HDBSLT20_ND2_MM_2)                      0.02      0.79 f
  U2532/X (HDBSLT20_INV_1P5)                       0.01      0.80 r
  U1658/X (HDBSLT20_ND3_2)                         0.01      0.81 f
  U2029/X (HDBSLT20_NR2B_2)                        0.01      0.82 r
  U1649/X (HDBSLT20_ND2_MM_2)                      0.01      0.84 f
  U1644/X (HDBSLT20_NR2_3)                         0.01      0.85 r
  U1478/X (HDBSLT20_ND2B_MM_2)                     0.01      0.86 f
  U1500/X (HDBSLT20_NR2_MM_3)                      0.01      0.87 r
  U1635/X (HDBSLT20_ND2_3)                         0.01      0.88 f
  ctmTdsLR_1_1289/X (HDBSLT20_OR3_3)               0.02      0.90 f
  U1626/X (HDBSLT20_OR2_3)                         0.01      0.91 f
  U1623/X (HDBSLT20_OR2_2P5)                       0.01      0.93 f
  U1619/X (HDBSLT20_OR2_2P5)                       0.01      0.94 f
  U1492/X (HDBSLT20_NR2_2)                         0.01      0.95 r
  U1616/X (HDBSLT20_ND2_2)                         0.01      0.96 f
  ctmTdsLR_1_1225/X (HDBSLT20_AN3B_2)              0.01      0.98 r
  U1477/X (HDBSLT20_ND2_MM_2)                      0.01      0.99 f
  U1484/X (HDBSLT20_OAOI211_V2_2)                  0.01      1.00 r
  U2594/X (HDBSLT20_ND4B_4)                        0.02      1.02 r
  U1482/CO (HDBSLT20_ADDAB_1)                      0.02      1.04 r
  U2724/CO (HDBSLT20_ADDF_V1_1)                    0.03      1.06 r
  U2728/X (HDBSLT20_EN2_V2_0P5)                    0.02      1.09 r
  U2729/X (HDBSLT20_AN2_MM_1)                      0.01      1.10 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.10 r
  data arrival time                                          1.10

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.10
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: read_data_i[32] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[32] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1623_381/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ZBUF_2732_inst_2717/X (HDBSLT20_BUF_M_3)
                                                   0.03      0.40 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4561/X (HDBSLT20_AOI22_0P5)
                                                   0.04      0.45 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4562/X (HDBSLT20_OAI221_0P5)
                                                   0.03      0.48 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4563/X (HDBSLT20_AOI221_0P5)
                                                   0.03      0.50 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4564/X (HDBSLT20_OAI221_0P5)
                                                   0.04      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U290/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.57 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U256/X (HDBSLT20_ND4_MM_0P5)
                                                   0.04      0.61 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4573/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.64 r
  ZINV_28_inst_2726/X (HDBSLT20_INV_1P5)           0.02      0.66 f
  ZINV_20_inst_2725/X (HDBSLT20_INV_S_2P5)         0.02      0.68 r
  U2359/X (HDBSLT20_ND2_1P5)                       0.03      0.71 f
  U1870/X (HDBSLT20_OAI22_0P5)                     0.02      0.73 r
  U1800/X (HDBSLT20_NR4_0P5)                       0.03      0.76 f
  U1739/X (HDBSLT20_INV_0P75)                      0.02      0.78 r
  U2681/X (HDBSLT20_AOI2222_V2_0P5)                0.05      0.83 f
  U2712/X (HDBSLT20_AOAI211_1)                     0.02      0.85 r
  U2714/X (HDBSLT20_AOAI211_2)                     0.02      0.87 f
  U2716/X (HDBSLT20_AOAI211_2)                     0.02      0.89 r
  U2717/X (HDBSLT20_AOAI211_2)                     0.02      0.91 f
  U2718/X (HDBSLT20_AOAI211_2)                     0.02      0.93 r
  U2719/X (HDBSLT20_AOAI211_2)                     0.02      0.95 f
  U2720/X (HDBSLT20_AOAI211_2)                     0.02      0.96 r
  U1622/X (HDBSLT20_AOI21_3)                       0.02      0.98 f
  U1480/X (HDBSLT20_NR2_4)                         0.01      0.99 r
  U2721/X (HDBSLT20_EO2_V2_0P5)                    0.03      1.02 r
  U2722/X (HDBSLT20_OAI21_MMF_0P5)                 0.02      1.04 f
  U1611/X (HDBSLT20_AOI21_0P5)                     0.02      1.05 r
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.06 r
  data arrival time                                          1.06

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.17      1.17
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.17 r
  clock uncertainty                               -0.03      1.14
  library setup time                              -0.01      1.13
  data required time                                         1.13
  ------------------------------------------------------------------------
  data required time                                         1.13
  data arrival time                                         -1.06
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: read_data_i[112] (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[112] (in)                            0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7299/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.44 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7300/X (HDBSLT20_OAI221_1)
                                                   0.03      0.47 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7301/X (HDBSLT20_AOI221_0P5)
                                                   0.03      0.49 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U428/X (HDBSLT20_ND4_0P75)
                                                   0.05      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7314/X (HDBSLT20_OR4B_1)
                                                   0.05      0.59 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7315/X (HDBSLT20_NR4_2)
                                                   0.05      0.64 r
  U2366/X (HDBSLT20_ND2_MM_2)                      0.04      0.68 f
  U2426/X (HDBSLT20_INV_1P5)                       0.02      0.70 r
  ctmTdsLR_1_1278/X (HDBSLT20_AOI2222_V2_0P5)      0.04      0.74 f
  ctmTdsLR_4_1281/X (HDBSLT20_ND3_2)               0.03      0.77 r
  U2568/X (HDBSLT20_AOI21_0P75)                    0.03      0.79 f
  U2569/X (HDBSLT20_OAI21_MM_0P5)                  0.02      0.82 r
  U2570/X (HDBSLT20_NR2_2)                         0.01      0.83 f
  U2572/X (HDBSLT20_ND2_1P5)                       0.01      0.84 r
  U1665/X (HDBSLT20_NR2B_2)                        0.01      0.85 f
  U1658/X (HDBSLT20_ND3_2)                         0.01      0.86 r
  U2029/X (HDBSLT20_NR2B_2)                        0.01      0.86 f
  U1649/X (HDBSLT20_ND2_MM_2)                      0.01      0.87 r
  U1644/X (HDBSLT20_NR2_3)                         0.01      0.88 f
  U1478/X (HDBSLT20_ND2B_MM_2)                     0.01      0.89 r
  U1500/X (HDBSLT20_NR2_MM_3)                      0.01      0.90 f
  U1635/X (HDBSLT20_ND2_3)                         0.01      0.91 r
  ctmTdsLR_1_1289/X (HDBSLT20_OR3_3)               0.01      0.93 r
  U1626/X (HDBSLT20_OR2_3)                         0.01      0.94 r
  U1623/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1619/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1492/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1616/X (HDBSLT20_ND2_2)                         0.01      0.97 r
  ctmTdsLR_1_1225/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U1477/X (HDBSLT20_ND2_MM_2)                      0.01      0.99 r
  U1484/X (HDBSLT20_OAOI211_V2_2)                  0.01      1.00 f
  U2594/X (HDBSLT20_ND4B_4)                        0.03      1.03 f
  U1482/S (HDBSLT20_ADDAB_1)                       0.02      1.05 r
  U2595/X (HDBSLT20_AN2_MM_1P5)                    0.01      1.07 r
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.07 r
  data arrival time                                          1.07

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.19      1.19
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.19 r
  clock uncertainty                               -0.03      1.16
  library setup time                              -0.01      1.15
  data required time                                         1.15
  ------------------------------------------------------------------------
  data required time                                         1.15
  data arrival time                                         -1.07
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: read_data_i[66] (input port clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[66] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_795_197/X (HDBSLT20_INV_6)
                                                   0.02      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6615/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.07      0.46 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1116/X (HDBSLT20_ND4_MM_0P5)
                                                   0.06      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6639/X (HDBSLT20_OR4_1)
                                                   0.04      0.56 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U6640/X (HDBSLT20_NR4_1)
                                                   0.05      0.61 r
  U2050/X (HDBSLT20_ND2_0P75)                      0.06      0.67 f
  U2100/X (HDBSLT20_INV_0P75)                      0.03      0.70 r
  U2178/X (HDBSLT20_AOI22_0P5)                     0.03      0.73 f
  U2182/X (HDBSLT20_ND4_MM_1)                      0.03      0.76 r
  U2187/X (HDBSLT20_AOI2222_V2_0P5)                0.06      0.82 f
  U1670/X (HDBSLT20_NR2B_1P5)                      0.03      0.85 f
  U1663/X (HDBSLT20_ND3_MM_2)                      0.01      0.86 r
  U1656/X (HDBSLT20_NR2B_2)                        0.01      0.87 f
  U1651/X (HDBSLT20_ND2_MM_2)                      0.01      0.88 r
  U1648/X (HDBSLT20_NR2_1P5)                       0.01      0.89 f
  U1643/X (HDBSLT20_ND2B_2)                        0.01      0.90 r
  U1501/X (HDBSLT20_NR2_1P5)                       0.01      0.90 f
  U1636/X (HDBSLT20_ND2_2)                         0.01      0.91 r
  U1499/X (HDBSLT20_OR3_3)                         0.01      0.93 r
  ctmTdsLR_1_1288/X (HDBSLT20_ND2B_3)              0.01      0.94 r
  U1624/X (HDBSLT20_OR2_2P5)                       0.01      0.95 r
  U1620/X (HDBSLT20_OR2_2P5)                       0.01      0.96 r
  U1494/X (HDBSLT20_NR2_2)                         0.01      0.97 f
  U1617/X (HDBSLT20_ND2_MM_2)                      0.01      0.98 r
  ctmTdsLR_1_1224/X (HDBSLT20_AN3B_2)              0.01      0.99 f
  U2325/X (HDBSLT20_ND2_MM_2)                      0.01      1.00 r
  U1609/X (HDBSLT20_OAOI211_1)                     0.01      1.01 f
  U2337/X (HDBSLT20_OR4_4)                         0.03      1.04 f
  ctmTdsLR_1_1248/X (HDBSLT20_AN2_MM_1P5)          0.02      1.06 f
  ctmTdsLR_2_1249/X (HDBSLT20_OA21B_0P5)           0.01      1.07 r
  U2597/X (HDBSLT20_AN2_MM_1)                      0.02      1.08 r
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.08 r
  data arrival time                                          1.08

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.20      1.20
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.20 r
  clock uncertainty                               -0.03      1.17
  library setup time                              -0.01      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: read_data_i[38] (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  read_data_i[38] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_730_393/X (HDBSLT20_INV_1P5)
                                                   0.04      0.41 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4928/X (HDBSLT20_AOI22_0P5)
                                                   0.04      0.45 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4929/X (HDBSLT20_OAI221_0P5)
                                                   0.06      0.51 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4942/X (HDBSLT20_NR4_0P5)
                                                   0.06      0.57 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U278/X (HDBSLT20_ND4_MMF_0P5)
                                                   0.03      0.60 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4943/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.62 r
  ZBUF_2_inst_2702/X (HDBSLT20_BUF_D_4)            0.03      0.65 r
  U2353/X (HDBSLT20_ND2_0P75)                      0.05      0.70 f
  U2617/X (HDBSLT20_OAI22_0P5)                     0.02      0.72 r
  U2621/X (HDBSLT20_NR4_2)                         0.02      0.74 f
  U2622/X (HDBSLT20_AO2BB2_1)                      0.02      0.77 f
  U2623/X (HDBSLT20_ND3_0P75)                      0.01      0.78 r
  U2025/X (HDBSLT20_INV_1)                         0.01      0.79 f
  U2026/X (HDBSLT20_OAOI211_V2_2)                  0.01      0.80 r
  U2710/X (HDBSLT20_OAOI211_2)                     0.01      0.81 f
  U2711/X (HDBSLT20_OAI21_MM_2)                    0.01      0.82 r
  U2712/X (HDBSLT20_AOAI211_1)                     0.02      0.85 f
  U2714/X (HDBSLT20_AOAI211_2)                     0.02      0.86 r
  U2716/X (HDBSLT20_AOAI211_2)                     0.03      0.89 f
  U2717/X (HDBSLT20_AOAI211_2)                     0.02      0.91 r
  U2718/X (HDBSLT20_AOAI211_2)                     0.02      0.93 f
  U2719/X (HDBSLT20_AOAI211_2)                     0.01      0.94 r
  U2720/X (HDBSLT20_AOAI211_2)                     0.02      0.96 f
  U1622/X (HDBSLT20_AOI21_3)                       0.02      0.98 r
  U1480/X (HDBSLT20_NR2_4)                         0.01      0.99 f
  U1493/X (HDBSLT20_AOI211_0P5)                    0.02      1.00 r
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      1.00 r
  data arrival time                                          1.00

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      1.14 r
  clock uncertainty                               -0.03      1.11
  library setup time                              -0.01      1.10
  data required time                                         1.10
  ------------------------------------------------------------------------
  data required time                                         1.10
  data arrival time                                         -1.00
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][32] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U634/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][32]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.01      0.81 r
  data arrival time                                          0.81

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.09      1.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][32]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.09 r
  clock uncertainty                               -0.03      1.06
  library setup time                              -0.01      1.05
  data required time                                         1.05
  ------------------------------------------------------------------------
  data required time                                         1.05
  data arrival time                                         -0.81
  ------------------------------------------------------------------------
  slack (MET)                                                0.24



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U72/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U61/X (HDBSLT20_NR2_MM_0P5)
                                                   0.10      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1334_592/X (HDBSLT20_INV_0P75)
                                                   0.10      0.66 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ropt_mt_inst_2810/X (HDBSLT20_BUF_0P5)
                                                   0.10      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U785/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.78 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][4]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.79 r
  data arrival time                                          0.79

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.08      1.08
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.08 r
  clock uncertainty                               -0.03      1.05
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.79
  ------------------------------------------------------------------------
  slack (MET)                                                0.25



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][5] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U72/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U61/X (HDBSLT20_NR2_MM_0P5)
                                                   0.10      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1334_592/X (HDBSLT20_INV_0P75)
                                                   0.10      0.66 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ropt_mt_inst_2810/X (HDBSLT20_BUF_0P5)
                                                   0.10      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U783/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.78 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][5]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.78 r
  data arrival time                                          0.78

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.08      1.08
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][5]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.08 r
  clock uncertainty                               -0.03      1.05
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (MET)                                                0.25



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][30] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U72/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U61/X (HDBSLT20_NR2_MM_0P5)
                                                   0.10      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1334_592/X (HDBSLT20_INV_0P75)
                                                   0.10      0.66 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ropt_mt_inst_2810/X (HDBSLT20_BUF_0P5)
                                                   0.10      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U714/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.78 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][30]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.78 r
  data arrival time                                          0.78

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.08      1.08
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][30]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.08 r
  clock uncertainty                               -0.03      1.05
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (MET)                                                0.25



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][42] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U72/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U61/X (HDBSLT20_NR2_MM_0P5)
                                                   0.10      0.56 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1334_592/X (HDBSLT20_INV_0P75)
                                                   0.10      0.66 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/ropt_mt_inst_2810/X (HDBSLT20_BUF_0P5)
                                                   0.10      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U689/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.78 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][42]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.78 r
  data arrival time                                          0.78

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.08      1.08
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][42]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.08 r
  clock uncertainty                               -0.03      1.05
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (MET)                                                0.25



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][15] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U604/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][15]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.01      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.10      1.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][15]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.10 r
  clock uncertainty                               -0.03      1.07
  library setup time                              -0.02      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][42] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2132/X (HDBSLT20_AOI22_0P5)
                                                   0.06      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][42]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][42]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][11] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U593/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][11]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.11      1.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][11]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.11 r
  clock uncertainty                               -0.03      1.08
  library setup time                              -0.01      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][10] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U592/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][10]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.10      1.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][10]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.10 r
  clock uncertainty                               -0.03      1.07
  library setup time                              -0.01      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][25] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2109/X (HDBSLT20_AOI22_0P5)
                                                   0.06      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][25]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.78 f
  data arrival time                                          0.78

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][25]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][28] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U628/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][28]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.10      1.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.10 r
  clock uncertainty                               -0.03      1.07
  library setup time                              -0.01      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][13] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U599/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][13]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.11      1.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][13]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.11 r
  clock uncertainty                               -0.03      1.08
  library setup time                              -0.01      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][6] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2125/X (HDBSLT20_AOI22_0P5)
                                                   0.06      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][6]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][6]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.26



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][10] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2121/X (HDBSLT20_AOI22_0P5)
                                                   0.06      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][10]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][10]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][26] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2108/X (HDBSLT20_AOI22_0P5)
                                                   0.06      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][26]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][26]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][47] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2128/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][47]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][47]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][22] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U618/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][22]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.11      1.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][22]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.11 r
  clock uncertainty                               -0.03      1.08
  library setup time                              -0.01      1.07
  data required time                                         1.07
  ------------------------------------------------------------------------
  data required time                                         1.07
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][28] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2107/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][28]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.76 f
  data arrival time                                          0.76

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.76
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2104/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][16] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2115/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][16]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.76 f
  data arrival time                                          0.76

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][16]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.76
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][22] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2111/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][22]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.76 f
  data arrival time                                          0.76

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][22]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.03
  data required time                                         1.03
  ------------------------------------------------------------------------
  data required time                                         1.03
  data arrival time                                         -0.76
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U581/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][4]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.11      1.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.11 r
  clock uncertainty                               -0.03      1.08
  library setup time                              -0.01      1.07
  data required time                                         1.07
  ------------------------------------------------------------------------
  data required time                                         1.07
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][5] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U583/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][5]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.11      1.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][5]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.11 r
  clock uncertainty                               -0.03      1.08
  library setup time                              -0.01      1.07
  data required time                                         1.07
  ------------------------------------------------------------------------
  data required time                                         1.07
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][26] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U625/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][26]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.81 r
  data arrival time                                          0.81

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][26]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.81
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: read_data_i[17] (input port clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  read_data_i[17] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1906_347/X (HDBSLT20_INV_2)
                                                   0.04      0.41 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4905/X (HDBSLT20_AOI22_0P5)
                                                   0.10      0.51 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4906/X (HDBSLT20_OAI221_0P5)
                                                   0.03      0.54 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4907/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.57 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U278/X (HDBSLT20_ND4_MMF_0P5)
                                                   0.01      0.58 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U4943/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.59 f
  ZBUF_2_inst_2702/X (HDBSLT20_BUF_D_4)            0.02      0.62 f
  U2353/X (HDBSLT20_ND2_0P75)                      0.03      0.65 r
  U1553/X (HDBSLT20_ND4_0P5)                       0.04      0.69 f
  U1790/X (HDBSLT20_NR4_0P5)                       0.05      0.74 r
  U2360/X (HDBSLT20_AOI21_0P5)                     0.08      0.82 f
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)            0.02      0.84 f
  data arrival time                                          0.84

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.14      1.14
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      1.14 r
  clock uncertainty                               -0.03      1.11
  library setup time                              -0.00      1.11
  data required time                                         1.11
  ------------------------------------------------------------------------
  data required time                                         1.11
  data arrival time                                         -0.84
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[4] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 f
  write_addr_i[4] (in)                             0.00      0.37 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U112/X (HDBSLT20_ND3B_1)
                                                   0.07      0.44 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U59/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.52 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1283_585/X (HDBSLT20_INV_0P75)
                                                   0.10      0.62 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSBUF_155_584/X (HDBSLT20_BUF_1)
                                                   0.09      0.71 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2124/X (HDBSLT20_AOI22_0P5)
                                                   0.05      0.76 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.77 f
  data arrival time                                          0.77

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.07      1.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.07 r
  clock uncertainty                               -0.03      1.04
  library setup time                              -0.01      1.04
  data required time                                         1.04
  ------------------------------------------------------------------------
  data required time                                         1.04
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.27



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][6] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U585/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][6]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][6]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][30] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U632/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][30]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.13      1.13
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][30]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.13 r
  clock uncertainty                               -0.03      1.10
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][9] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U590/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][9]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][9]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][42] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U653/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][42]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.13      1.13
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][42]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.13 r
  clock uncertainty                               -0.03      1.10
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][40] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U648/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][40]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][40]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][47] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U663/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][47]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][47]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][27] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U328/X (HDBSLT20_AOI22_0P5)
                                                   0.03      0.80 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][27]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.80 r
  data arrival time                                          0.80

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][27]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U300/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.79 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][2]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.79 r
  data arrival time                                          0.79

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.79
  ------------------------------------------------------------------------
  slack (MET)                                                0.28



  Startpoint: write_addr_i[1] (input port clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][29] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: I2R
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  write_addr_i[1] (in)                             0.00      0.37 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U83/X (HDBSLT20_INV_0P75)
                                                   0.01      0.38 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U80/X (HDBSLT20_NR2_MM_0P5)
                                                   0.01      0.39 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U71/X (HDBSLT20_ND2_MM_0P5)
                                                   0.07      0.46 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U65/X (HDBSLT20_OR2_1P5)
                                                   0.08      0.54 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_1122_605/X (HDBSLT20_INV_1P5)
                                                   0.09      0.64 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/HFSINV_901_604/X (HDBSLT20_INV_0P75)
                                                   0.13      0.77 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U630/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.79 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][29]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.79 r
  data arrival time                                          0.79

  clock clk_core (rise edge)                       1.00      1.00
  clock network delay (propagated)                 0.12      1.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[22][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      1.12 r
  clock uncertainty                               -0.03      1.09
  library setup time                              -0.01      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -0.79
  ------------------------------------------------------------------------
  slack (MET)                                                0.29


1
