<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p354" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_354{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_354{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_354{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_354{left:69px;bottom:828px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t5_354{left:69px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_354{left:69px;bottom:785px;}
#t7_354{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_354{left:95px;bottom:771px;letter-spacing:-0.14px;}
#t9_354{left:95px;bottom:747px;}
#ta_354{left:121px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_354{left:95px;bottom:723px;}
#tc_354{left:121px;bottom:723px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_354{left:69px;bottom:696px;}
#te_354{left:95px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tf_354{left:95px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tg_354{left:95px;bottom:658px;}
#th_354{left:121px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_354{left:95px;bottom:634px;}
#tj_354{left:121px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_354{left:121px;bottom:617px;letter-spacing:-0.14px;}
#tl_354{left:69px;bottom:591px;}
#tm_354{left:95px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tn_354{left:95px;bottom:570px;}
#to_354{left:121px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tp_354{left:121px;bottom:553px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tq_354{left:121px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tr_354{left:95px;bottom:512px;}
#ts_354{left:121px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_354{left:77px;bottom:1033px;letter-spacing:-0.16px;}
#tu_354{left:268px;bottom:1033px;letter-spacing:-0.14px;}
#tv_354{left:466px;bottom:1033px;letter-spacing:-0.15px;word-spacing:-0.31px;}
#tw_354{left:77px;bottom:1008px;letter-spacing:-0.15px;}
#tx_354{left:268px;bottom:1008px;letter-spacing:-0.14px;}
#ty_354{left:466px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#tz_354{left:77px;bottom:984px;letter-spacing:-0.15px;}
#t10_354{left:268px;bottom:984px;letter-spacing:-0.15px;}
#t11_354{left:466px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.32px;}
#t12_354{left:77px;bottom:959px;letter-spacing:-0.17px;}
#t13_354{left:268px;bottom:959px;letter-spacing:-0.15px;}
#t14_354{left:466px;bottom:959px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t15_354{left:77px;bottom:935px;letter-spacing:-0.14px;}
#t16_354{left:268px;bottom:935px;letter-spacing:-0.15px;}
#t17_354{left:466px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.31px;}
#t18_354{left:77px;bottom:910px;letter-spacing:-0.15px;}
#t19_354{left:268px;bottom:910px;letter-spacing:-0.14px;}
#t1a_354{left:466px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.32px;}
#t1b_354{left:77px;bottom:886px;letter-spacing:-0.16px;}
#t1c_354{left:268px;bottom:886px;letter-spacing:-0.14px;}
#t1d_354{left:466px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t1e_354{left:259px;bottom:467px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1f_354{left:345px;bottom:467px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1g_354{left:75px;bottom:444px;letter-spacing:-0.12px;}
#t1h_354{left:331px;bottom:444px;letter-spacing:-0.12px;}
#t1i_354{left:75px;bottom:419px;letter-spacing:-0.15px;}
#t1j_354{left:331px;bottom:419px;letter-spacing:-0.12px;}
#t1k_354{left:75px;bottom:394px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_354{left:331px;bottom:394px;letter-spacing:-0.12px;}
#t1m_354{left:75px;bottom:370px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_354{left:331px;bottom:370px;letter-spacing:-0.11px;}
#t1o_354{left:75px;bottom:345px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_354{left:75px;bottom:328px;letter-spacing:-0.19px;}
#t1q_354{left:331px;bottom:345px;letter-spacing:-0.11px;}
#t1r_354{left:331px;bottom:328px;letter-spacing:-0.15px;}
#t1s_354{left:75px;bottom:304px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_354{left:75px;bottom:287px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_354{left:331px;bottom:304px;letter-spacing:-0.12px;}
#t1v_354{left:331px;bottom:287px;letter-spacing:-0.13px;}
#t1w_354{left:75px;bottom:263px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1x_354{left:331px;bottom:263px;letter-spacing:-0.12px;}
#t1y_354{left:75px;bottom:238px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1z_354{left:331px;bottom:238px;letter-spacing:-0.12px;}
#t20_354{left:75px;bottom:214px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t21_354{left:331px;bottom:214px;letter-spacing:-0.12px;}
#t22_354{left:75px;bottom:189px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t23_354{left:331px;bottom:189px;letter-spacing:-0.12px;}
#t24_354{left:75px;bottom:165px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_354{left:331px;bottom:165px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t26_354{left:331px;bottom:148px;letter-spacing:-0.11px;}
#t27_354{left:146px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t28_354{left:232px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t29_354{left:720px;bottom:1086px;letter-spacing:0.12px;}
#t2a_354{left:109px;bottom:1060px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2b_354{left:304px;bottom:1060px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2c_354{left:565px;bottom:1060px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_354{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_354{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_354{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_354{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_354{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_354{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_354{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts354" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg354Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg354" style="-webkit-user-select: none;"><object width="935" height="1210" data="354/354.svg" type="image/svg+xml" id="pdf354" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_354" class="t s1_354">14-10 </span><span id="t2_354" class="t s1_354">Vol. 1 </span>
<span id="t3_354" class="t s2_354">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_354" class="t s3_354">Intel AVX introduces 18 data processing instructions that operate on 256-bit vectors, Table 14-4. These new prim- </span>
<span id="t5_354" class="t s3_354">itives cover the following operations: </span>
<span id="t6_354" class="t s4_354">• </span><span id="t7_354" class="t s3_354">Non-unit-strided fetching of SIMD data. Intel AVX provides several flexible SIMD floating-point data fetching </span>
<span id="t8_354" class="t s3_354">primitives: </span>
<span id="t9_354" class="t s3_354">— </span><span id="ta_354" class="t s3_354">Broadcast of single or multiple data elements into a 256-bit destination. </span>
<span id="tb_354" class="t s3_354">— </span><span id="tc_354" class="t s3_354">Masked move primitives to load or store SIMD data elements conditionally. </span>
<span id="td_354" class="t s4_354">• </span><span id="te_354" class="t s3_354">Intra-register manipulation of SIMD data elements. Intel AVX provides several flexible SIMD floating-point data </span>
<span id="tf_354" class="t s3_354">manipulation primitives: </span>
<span id="tg_354" class="t s3_354">— </span><span id="th_354" class="t s3_354">Insert/extract multiple SIMD floating-point data elements to/from 256-bit SIMD registers. </span>
<span id="ti_354" class="t s3_354">— </span><span id="tj_354" class="t s3_354">Permute primitives to facilitate efficient manipulation of floating-point data elements in 256-bit SIMD </span>
<span id="tk_354" class="t s3_354">registers. </span>
<span id="tl_354" class="t s4_354">• </span><span id="tm_354" class="t s3_354">Branch handling. Intel AVX provides several primitives to enable handling of branches in SIMD programming: </span>
<span id="tn_354" class="t s3_354">— </span><span id="to_354" class="t s3_354">Variable blend instructions supports four-operand syntax with non-destructive source syntax. This is more </span>
<span id="tp_354" class="t s3_354">flexible than the equivalent Intel SSE4 instruction syntax which uses the XMM0 register as the implied mask </span>
<span id="tq_354" class="t s3_354">for blend selection. </span>
<span id="tr_354" class="t s3_354">— </span><span id="ts_354" class="t s3_354">Packed TEST instructions for floating-point data. </span>
<span id="tt_354" class="t s5_354">yes </span><span id="tu_354" class="t s5_354">yes </span><span id="tv_354" class="t s5_354">UNPCKHPD, UNPCKHPS, UNPCKLPD </span>
<span id="tw_354" class="t s5_354">yes </span><span id="tx_354" class="t s5_354">yes </span><span id="ty_354" class="t s5_354">BLENDPS, BLENDPD </span>
<span id="tz_354" class="t s5_354">yes </span><span id="t10_354" class="t s5_354">yes </span><span id="t11_354" class="t s5_354">SHUFPD, SHUFPS, UNPCKLPS </span>
<span id="t12_354" class="t s5_354">yes </span><span id="t13_354" class="t s5_354">yes </span><span id="t14_354" class="t s5_354">BLENDVPS, BLENDVPD </span>
<span id="t15_354" class="t s5_354">yes </span><span id="t16_354" class="t s5_354">yes </span><span id="t17_354" class="t s5_354">PTEST, MOVMSKPD, MOVMSKPS </span>
<span id="t18_354" class="t s5_354">yes </span><span id="t19_354" class="t s5_354">yes </span><span id="t1a_354" class="t s5_354">XORPS, XORPD, ORPS, ORPD </span>
<span id="t1b_354" class="t s5_354">yes </span><span id="t1c_354" class="t s5_354">yes </span><span id="t1d_354" class="t s5_354">ANDNPD, ANDNPS, ANDPD, ANDPS </span>
<span id="t1e_354" class="t s6_354">Table 14-4. </span><span id="t1f_354" class="t s6_354">256-bit Intel® AVX Instruction Enhancements </span>
<span id="t1g_354" class="t s7_354">Instruction </span><span id="t1h_354" class="t s7_354">Description </span>
<span id="t1i_354" class="t s5_354">VBROADCASTF128 ymm1, m128 </span><span id="t1j_354" class="t s5_354">Broadcast 128-bit floating-point values in mem to low and high 128-bits in ymm1. </span>
<span id="t1k_354" class="t s5_354">VBROADCASTSD ymm1, m64 </span><span id="t1l_354" class="t s5_354">Broadcast double precision floating-point element in mem to four locations in ymm1. </span>
<span id="t1m_354" class="t s5_354">VBROADCASTSS ymm1, m32 </span><span id="t1n_354" class="t s5_354">Broadcast single precision floating-point element in mem to eight locations in ymm1. </span>
<span id="t1o_354" class="t s5_354">VEXTRACTF128 xmm1/m128, ymm2, </span>
<span id="t1p_354" class="t s5_354">imm8 </span>
<span id="t1q_354" class="t s5_354">Extracts 128-bits of packed floating-point values from ymm2 and store results in </span>
<span id="t1r_354" class="t s5_354">xmm1/mem. </span>
<span id="t1s_354" class="t s5_354">VINSERTF128 ymm1, ymm2, </span>
<span id="t1t_354" class="t s5_354">xmm3/m128, imm8 </span>
<span id="t1u_354" class="t s5_354">Insert 128-bits of packed floating-point values from xmm3/mem and the remaining val- </span>
<span id="t1v_354" class="t s5_354">ues from ymm2 into ymm1. </span>
<span id="t1w_354" class="t s5_354">VMASKMOVPS ymm1, ymm2, m256 </span><span id="t1x_354" class="t s5_354">Load packed single precision values from mem using mask in ymm2 and store in ymm1. </span>
<span id="t1y_354" class="t s5_354">VMASKMOVPD ymm1, ymm2, m256 </span><span id="t1z_354" class="t s5_354">Load packed double precision values from mem using mask in ymm2 and store in ymm1. </span>
<span id="t20_354" class="t s5_354">VMASKMOVPS m256, ymm1, ymm2 </span><span id="t21_354" class="t s5_354">Store packed single precision values from ymm2 mask in ymm1. </span>
<span id="t22_354" class="t s5_354">VMASKMOVPD m256, ymm1, ymm2 </span><span id="t23_354" class="t s5_354">Store packed double precision values from ymm2 using mask in ymm1. </span>
<span id="t24_354" class="t s5_354">VPERMILPD ymm1, ymm2, ymm3/m256 </span><span id="t25_354" class="t s5_354">Permute double precision floating-point values in ymm2 using controls from xmm3/mem </span>
<span id="t26_354" class="t s5_354">and store result in ymm1. </span>
<span id="t27_354" class="t s6_354">Table 14-3. </span><span id="t28_354" class="t s6_354">Promoted 256-bit and 128-bit Data Movement Intel® AVX Instructions </span><span id="t29_354" class="t s6_354">(Contd.) </span>
<span id="t2a_354" class="t s7_354">VEX.256 Encoding </span><span id="t2b_354" class="t s7_354">VEX.128 Encoding </span><span id="t2c_354" class="t s7_354">Legacy Instruction Mnemonic </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
