INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:33 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 load2/data_one_slot_break_r/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.370ns (16.192%)  route 7.091ns (83.808%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          0.537     0.537    load2/data_one_slot_break_r/control/clk
                         FDRE                                         r  load2/data_one_slot_break_r/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  load2/data_one_slot_break_r/control/fullReg_reg/Q
                         net (fo=121, unplaced)       0.520     1.232    mem_controller3/read_arbiter/data/fullReg
                         LUT5 (Prop_lut5_I2_O)        0.131     1.363 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_30/O
                         net (fo=1, unplaced)         0.270     1.633    buffer3/fifo/control/ltOp_carry__1_i_23
                         LUT5 (Prop_lut5_I4_O)        0.043     1.676 f  buffer3/fifo/control/ltOp_carry__1_i_11/O
                         net (fo=4, unplaced)         0.766     2.442    buffer3/fifo/control/outputValid_reg_31
                         LUT5 (Prop_lut5_I0_O)        0.043     2.485 r  buffer3/fifo/control/ltOp_carry_i_34/O
                         net (fo=4, unplaced)         0.294     2.779    buffer3/fifo/control/outputValid_reg_21
                         LUT2 (Prop_lut2_I0_O)        0.047     2.826 r  buffer3/fifo/control/ltOp_carry_i_18/O
                         net (fo=24, unplaced)        0.334     3.160    buffer3/fifo/control/outputValid_reg_5
                         LUT3 (Prop_lut3_I1_O)        0.043     3.203 f  buffer3/fifo/control/ltOp_carry_i_14/O
                         net (fo=2, unplaced)         0.418     3.621    mulf0/ip/RoundingAdder/ltOp_carry_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.664 r  mulf0/ip/RoundingAdder/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     4.161    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.414 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.421    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.475 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.475    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.529 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.529    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.583 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=2, unplaced)         0.639     5.222    mulf0/ip/RoundingAdder/Cin_1_d1_i_27_2[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.265 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_30/O
                         net (fo=1, unplaced)         0.270     5.535    mulf0/ip/RoundingAdder/Cin_1_d1_i_30_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     5.578 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_27/O
                         net (fo=1, unplaced)         0.270     5.848    buffer3/fifo/control/Cin_1_d1_i_23_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.891 f  buffer3/fifo/control/Cin_1_d1_i_24/O
                         net (fo=6, unplaced)         0.302     6.193    fork2/control/generateBlocks[0].regblock/Cin_1_d1_i_19
                         LUT6 (Prop_lut6_I1_O)        0.043     6.236 r  fork2/control/generateBlocks[0].regblock/Cin_1_d1_i_23/O
                         net (fo=1, unplaced)         0.270     6.506    control_merge2/one_slot_break_r/control/Cin_1_d1_i_15
                         LUT6 (Prop_lut6_I3_O)        0.043     6.549 f  control_merge2/one_slot_break_r/control/Cin_1_d1_i_19/O
                         net (fo=2, unplaced)         0.281     6.830    control_merge0/one_slot_break_r/control/Cin_1_d1_i_4_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.873 f  control_merge0/one_slot_break_r/control/Cin_1_d1_i_15/O
                         net (fo=1, unplaced)         0.270     7.143    fork4/control/generateBlocks[0].regblock/X_2_d2_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     7.186 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4/O
                         net (fo=1, unplaced)         0.270     7.456    mulf0/ip/RoundingAdder/X_2_d2_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     7.499 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1__0/O
                         net (fo=148, unplaced)       0.379     7.878    mulf0/ip/RoundingAdder/E[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.921 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1/O
                         net (fo=378, unplaced)       0.403     8.324    addf0/ip/LZCAndShifter/one_slot_break_dv_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     8.367 r  addf0/ip/LZCAndShifter/level3_d1[7]_i_1/O
                         net (fo=8, unplaced)         0.631     8.998    addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0
                         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=843, unset)          0.510    10.510    addf0/ip/LZCAndShifter/clk
                         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_R)       -0.348    10.127    addf0/ip/LZCAndShifter/level3_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.127    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  1.129    




