\hypertarget{class_r_a_m}{}\doxysection{RAM Entity Reference}
\label{class_r_a_m}\index{RAM@{RAM}}
Inheritance diagram for RAM\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.733334cm]{dc/d32/class_r_a_m}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_r_a_m_1_1inferred__ram__arch}{inferred\+\_\+ram\+\_\+arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_r_a_m_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_r_a_m_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_aa4b2b25246a821511120e3149b003563}\label{class_r_a_m_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_r_a_m_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\item 
\mbox{\Hypertarget{class_r_a_m_ae00f3f04545af57582ff10609eee23e2}\label{class_r_a_m_ae00f3f04545af57582ff10609eee23e2}} 
\mbox{\hyperlink{class_r_a_m_ae00f3f04545af57582ff10609eee23e2}{NUMERIC\+\_\+\+STD}}   
\end{DoxyCompactItemize}
\doxysubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_a3d71b7d13c6c71b17a1174916efea517}\label{class_r_a_m_a3d71b7d13c6c71b17a1174916efea517}} 
\mbox{\hyperlink{class_r_a_m_a3d71b7d13c6c71b17a1174916efea517}{ADDRESS\+\_\+\+WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{class_r_a_m_ab7bf2871224935c0416631ce6ea79f7b}\label{class_r_a_m_ab7bf2871224935c0416631ce6ea79f7b}} 
\mbox{\hyperlink{class_r_a_m_ab7bf2871224935c0416631ce6ea79f7b}{DATA\+\_\+\+WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{class_r_a_m_a027a5f694bb8523f4598a0c6951e5a8c}\label{class_r_a_m_a027a5f694bb8523f4598a0c6951e5a8c}} 
\mbox{\hyperlink{class_r_a_m_a027a5f694bb8523f4598a0c6951e5a8c}{RAM\+\_\+\+DEPTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{*}\textcolor{vhdlchar}{*}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_a_m_a92eae541fd47b1f5cf518ba85fec2ddb}\label{class_r_a_m_a92eae541fd47b1f5cf518ba85fec2ddb}} 
\mbox{\hyperlink{class_r_a_m_a92eae541fd47b1f5cf518ba85fec2ddb}{addra}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ADDRESS\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_ad60c30dbd7127dbd9b409fb424482287}\label{class_r_a_m_ad60c30dbd7127dbd9b409fb424482287}} 
\mbox{\hyperlink{class_r_a_m_ad60c30dbd7127dbd9b409fb424482287}{addrb}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ADDRESS\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a91f8797838ee68d7575022cb59825cf7}\label{class_r_a_m_a91f8797838ee68d7575022cb59825cf7}} 
\mbox{\hyperlink{class_r_a_m_a91f8797838ee68d7575022cb59825cf7}{clka}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a27842456a1b8167d9facf4c37289db5a}\label{class_r_a_m_a27842456a1b8167d9facf4c37289db5a}} 
\mbox{\hyperlink{class_r_a_m_a27842456a1b8167d9facf4c37289db5a}{clkb}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_aa4a2998f16d7fad98d7a4806c7add3ba}\label{class_r_a_m_aa4a2998f16d7fad98d7a4806c7add3ba}} 
\mbox{\hyperlink{class_r_a_m_aa4a2998f16d7fad98d7a4806c7add3ba}{ena}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_ad00ddd062d550d25610f8bc41195857a}\label{class_r_a_m_ad00ddd062d550d25610f8bc41195857a}} 
\mbox{\hyperlink{class_r_a_m_ad00ddd062d550d25610f8bc41195857a}{enb}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a77abd4118c493d4361c8299a3ec0880b}\label{class_r_a_m_a77abd4118c493d4361c8299a3ec0880b}} 
\mbox{\hyperlink{class_r_a_m_a77abd4118c493d4361c8299a3ec0880b}{dina}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DATA\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a249d6c679871645dfd646f76a4ecda11}\label{class_r_a_m_a249d6c679871645dfd646f76a4ecda11}} 
\mbox{\hyperlink{class_r_a_m_a249d6c679871645dfd646f76a4ecda11}{dinb}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DATA\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a92d324405004aa9769e1bbe24f139fab}\label{class_r_a_m_a92d324405004aa9769e1bbe24f139fab}} 
\mbox{\hyperlink{class_r_a_m_a92d324405004aa9769e1bbe24f139fab}{douta}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DATA\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_adb1d9c1a9928e3756f4e9ee242d2491c}\label{class_r_a_m_adb1d9c1a9928e3756f4e9ee242d2491c}} 
\mbox{\hyperlink{class_r_a_m_adb1d9c1a9928e3756f4e9ee242d2491c}{doutb}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{DATA\_WIDTH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a3bef47acecf3c54180e8498ed88b9bda}\label{class_r_a_m_a3bef47acecf3c54180e8498ed88b9bda}} 
\mbox{\hyperlink{class_r_a_m_a3bef47acecf3c54180e8498ed88b9bda}{wea}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_a_m_a9166449cc56f8ff8b19ed62c7f4225ee}\label{class_r_a_m_a9166449cc56f8ff8b19ed62c7f4225ee}} 
\mbox{\hyperlink{class_r_a_m_a9166449cc56f8ff8b19ed62c7f4225ee}{web}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/sources\+\_\+1/new/RAM.\+vhd\end{DoxyCompactItemize}
