// Seed: 2604207045
module module_0;
  assign id_1 = {id_1.id_1, -1};
  uwire id_2 = 1;
endprogram
module module_1 (
    input supply0 id_0
);
  id_2(
      .id_0(-1'b0), .id_1(-1)
  );
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  parameter id_3 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2
);
  assign id_2 = -1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  parameter id_4 = id_4;
endmodule
module module_3 (
    input tri0 id_0,
    input wand id_1
);
  logic [7:0][1] id_3 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_0;
endmodule
