C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis"   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "top.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\report\top_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  work.top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -ovm  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.vm"   -freq 100.000   -tcl  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\designer\top\synthesis.fdc"  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\top_prem.srd"  -sap  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.sap"  -otap  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.tap"  -omap  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.map"  -devicelib  C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v  -sap  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.sap"  -ologparam  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\syntmp\top.plg"  -osyn  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.srm"  -prjdir  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\"  -prjname  top_syn  -log  "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr"  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis" -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "top.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\report\top_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module work.top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\scratchproject.prs" -implementation synthesis -multisrs -ovm "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.vm" -freq 100.000 -tcl "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\designer\top\synthesis.fdc" "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\top_prem.srd" -sap "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.sap" -otap "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.tap" -omap "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.map" -devicelib ..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v -sap "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.sap" -ologparam "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\syntmp\top.plg" -osyn "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.srm" -prjdir "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\" -prjname top_syn -log "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr" -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:260
file:..\scratchproject.prs|io:o|time:1585077852|size:66993|exec:0|csum:
file:..\top.vm|io:o|time:1585078238|size:18909527|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1585077850|size:7001|exec:0|csum:A1676BB6872D631DC285911FAE438E62
file:..\synwork\top_prem.srd|io:i|time:1585077976|size:15564190|exec:0|csum:22A1301808C3A3FC9F9A9092C59FA48E
file:..\top.sap|io:o|time:1585077986|size:63012|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1585078246|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v|io:i|time:1562075649|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:..\top.sap|io:o|time:1585077986|size:63012|exec:0|csum:
file:"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\syntmp\top.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\top.srm|io:o|time:1585078229|size:67446|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1585078246|size:622048|exec:0|csum:
file:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
