source: |-
  (progn
    (setq a "a")
    (setq b "b")
    (setq c "c")
    (print_string a)
    (print_string b)
    (print_string c))

input: |-
  foo

output: |
  source LoC: 7 code instr: 86
  ============================================================
  abc
  instructions_n: 98 ticks: 292

code: |-
  50000040
  00000000
  00000001
  00000061
  00000001
  00000062
  00000001
  00000063
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000002
  70000000
  00000004
  70000000
  00000006
  70000000
  00800002
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  6800005c
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  5000004d
  00800002
  88000000
  88000000
  88000000
  00800001
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  68000076
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  50000067
  00800002
  88000000
  88000000
  88000000
  00800000
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  68000090
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  50000081
  00800002
  88000000
  88000000
  88000000
  98000000

disasm: |-
  0 - 50000040 - JMP mem[0x40] - Skip static memory
  1 - 00000000
  2 - 00000001
  3 - 00000061
  4 - 00000001
  5 - 00000062
  6 - 00000001
  7 - 00000063
  8 - 00000000
  9 - 00000000
  a - 00000000
  b - 00000000
  c - 00000000
  d - 00000000
  e - 00000000
  f - 00000000
  10 - 00000000
  11 - 00000000
  12 - 00000000
  13 - 00000000
  14 - 00000000
  15 - 00000000
  16 - 00000000
  17 - 00000000
  18 - 00000000
  19 - 00000000
  1a - 00000000
  1b - 00000000
  1c - 00000000
  1d - 00000000
  1e - 00000000
  1f - 00000000
  20 - 00000000
  21 - 00000000
  22 - 00000000
  23 - 00000000
  24 - 00000000
  25 - 00000000
  26 - 00000000
  27 - 00000000
  28 - 00000000
  29 - 00000000
  2a - 00000000
  2b - 00000000
  2c - 00000000
  2d - 00000000
  2e - 00000000
  2f - 00000000
  30 - 00000000
  31 - 00000000
  32 - 00000000
  33 - 00000000
  34 - 00000000
  35 - 00000000
  36 - 00000000
  37 - 00000000
  38 - 00000000
  39 - 00000000
  3a - 00000000
  3b - 00000000
  3c - 00000000
  3d - 00000000
  3e - 00000000
  3f - 00000000
  40 - 00000002 - LD r0, 0x2
  41 - 70000000 - PUSH r0 - Push var a
  42 - 00000004 - LD r0, 0x4
  43 - 70000000 - PUSH r0 - Push var b
  44 - 00000006 - LD r0, 0x6
  45 - 70000000 - PUSH r0 - Push var c
  46 - 00800002 - LD r0, mem[SP + 0x2]
  47 - 70000000 - PUSH r0 - Push var #str_p
  48 - 08400001 - ST r0, mem[0x1]
  49 - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  4a - 70000000 - PUSH r0 - Push var #str_size
  4b - 00000000 - LD r0, 0x0
  4c - 70000000 - PUSH r0 - Push var #i
  4d - 00800000 - LD r0, mem[SP + 0x0]
  4e - 01800001 - LD r1, mem[SP + 0x1]
  4f - 30800801 - EQ r0, r0, r1
  50 - 6800005c - JNZ r0, mem[0x5c]
  51 - 00800002 - LD r0, mem[SP + 0x2]
  52 - 01800000 - LD r1, mem[SP + 0x0]
  53 - 10800801 - ADD r0, r0, r1
  54 - 10800001 - ADD r0, r0, 0x1
  55 - 08400001 - ST r0, mem[0x1]
  56 - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  57 - 80000001 - OUT r0, port[0x1]
  58 - 00800000 - LD r0, mem[SP + 0x0]
  59 - 10800001 - ADD r0, r0, 0x1
  5a - 08800000 - ST r0, mem[SP + 0x0]
  5b - 5000004d - JMP mem[0x4d] - Jump to read str loop start
  5c - 00800002 - LD r0, mem[SP + 0x2]
  5d - 88000000 - POP - Pop #i used to print string
  5e - 88000000 - POP - Pop #str_size used to print string
  5f - 88000000 - POP - Pop #str_p used to print string
  60 - 00800001 - LD r0, mem[SP + 0x1]
  61 - 70000000 - PUSH r0 - Push var #str_p
  62 - 08400001 - ST r0, mem[0x1]
  63 - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  64 - 70000000 - PUSH r0 - Push var #str_size
  65 - 00000000 - LD r0, 0x0
  66 - 70000000 - PUSH r0 - Push var #i
  67 - 00800000 - LD r0, mem[SP + 0x0]
  68 - 01800001 - LD r1, mem[SP + 0x1]
  69 - 30800801 - EQ r0, r0, r1
  6a - 68000076 - JNZ r0, mem[0x76]
  6b - 00800002 - LD r0, mem[SP + 0x2]
  6c - 01800000 - LD r1, mem[SP + 0x0]
  6d - 10800801 - ADD r0, r0, r1
  6e - 10800001 - ADD r0, r0, 0x1
  6f - 08400001 - ST r0, mem[0x1]
  70 - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  71 - 80000001 - OUT r0, port[0x1]
  72 - 00800000 - LD r0, mem[SP + 0x0]
  73 - 10800001 - ADD r0, r0, 0x1
  74 - 08800000 - ST r0, mem[SP + 0x0]
  75 - 50000067 - JMP mem[0x67] - Jump to read str loop start
  76 - 00800002 - LD r0, mem[SP + 0x2]
  77 - 88000000 - POP - Pop #i used to print string
  78 - 88000000 - POP - Pop #str_size used to print string
  79 - 88000000 - POP - Pop #str_p used to print string
  7a - 00800000 - LD r0, mem[SP + 0x0]
  7b - 70000000 - PUSH r0 - Push var #str_p
  7c - 08400001 - ST r0, mem[0x1]
  7d - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  7e - 70000000 - PUSH r0 - Push var #str_size
  7f - 00000000 - LD r0, 0x0
  80 - 70000000 - PUSH r0 - Push var #i
  81 - 00800000 - LD r0, mem[SP + 0x0]
  82 - 01800001 - LD r1, mem[SP + 0x1]
  83 - 30800801 - EQ r0, r0, r1
  84 - 68000090 - JNZ r0, mem[0x90]
  85 - 00800002 - LD r0, mem[SP + 0x2]
  86 - 01800000 - LD r1, mem[SP + 0x0]
  87 - 10800801 - ADD r0, r0, r1
  88 - 10800001 - ADD r0, r0, 0x1
  89 - 08400001 - ST r0, mem[0x1]
  8a - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  8b - 80000001 - OUT r0, port[0x1]
  8c - 00800000 - LD r0, mem[SP + 0x0]
  8d - 10800001 - ADD r0, r0, 0x1
  8e - 08800000 - ST r0, mem[SP + 0x0]
  8f - 50000081 - JMP mem[0x81] - Jump to read str loop start
  90 - 00800002 - LD r0, mem[SP + 0x2]
  91 - 88000000 - POP - Pop #i used to print string
  92 - 88000000 - POP - Pop #str_size used to print string
  93 - 88000000 - POP - Pop #str_p used to print string
  94 - 98000000 - HLT

log: |
  DEBUG   machine:simulation    TICK: 0, IP: 0, DR: 0, Z: 1, INSTR: None, SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 1, IP: 1, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 2, IP: 64, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 3, IP: 65, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 4, IP: 65, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2048, Stack: [], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 5, IP: 66, DR: 2, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2048, Stack: [], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 6, IP: 66, DR: 2, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [0], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 7, IP: 66, DR: 2, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 8, IP: 67, DR: 4, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=4], SP: 2047, Stack: [2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 9, IP: 67, DR: 4, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=4], SP: 2047, Stack: [2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 10, IP: 68, DR: 4, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 11, IP: 68, DR: 4, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [0, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 12, IP: 68, DR: 4, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 13, IP: 69, DR: 6, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=6], SP: 2046, Stack: [4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 14, IP: 69, DR: 6, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=6], SP: 2046, Stack: [4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 15, IP: 70, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 16, IP: 70, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [0, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 17, IP: 70, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 18, IP: 71, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 19, IP: 71, DR: 2047, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 20, IP: 71, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 21, IP: 71, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 22, IP: 72, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 23, IP: 72, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [0, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 24, IP: 72, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 25, IP: 73, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 26, IP: 73, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 27, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 28, IP: 74, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 29, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 30, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 31, IP: 75, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 32, IP: 75, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [0, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 33, IP: 75, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 34, IP: 76, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 35, IP: 76, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 36, IP: 77, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 37, IP: 77, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 38, IP: 77, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 39, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 40, IP: 78, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 41, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 42, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 43, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 44, IP: 79, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 45, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 46, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 47, IP: 80, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 48, IP: 80, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 49, IP: 80, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 50, IP: 81, DR: 92, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=92], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 51, IP: 81, DR: 92, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=92], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 52, IP: 82, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 53, IP: 82, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 54, IP: 82, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 55, IP: 82, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 56, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 57, IP: 83, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 58, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 59, IP: 83, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 60, IP: 84, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 61, IP: 84, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 62, IP: 84, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 63, IP: 85, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 64, IP: 85, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 65, IP: 85, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 66, IP: 86, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 67, IP: 86, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 68, IP: 87, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 69, IP: 87, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 70, IP: 87, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 71, IP: 87, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 72, IP: 88, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 73, IP: 88, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 74, IP: 89, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 75, IP: 89, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 76, IP: 89, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [97, 0]
  DEBUG   machine:simulation    TICK: 77, IP: 89, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 78, IP: 90, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 79, IP: 90, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 80, IP: 90, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 81, IP: 91, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 82, IP: 91, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 83, IP: 91, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 84, IP: 92, DR: 77, Z: 0, INSTR: JMP args[ADDRESS=77], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 85, IP: 77, DR: 77, Z: 0, INSTR: JMP args[ADDRESS=77], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 86, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 87, IP: 78, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 88, IP: 78, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 89, IP: 78, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 90, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 91, IP: 79, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 92, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 93, IP: 79, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 94, IP: 80, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 95, IP: 80, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 96, IP: 80, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 97, IP: 81, DR: 92, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=92], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 98, IP: 92, DR: 92, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=92], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 99, IP: 93, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 100, IP: 93, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 101, IP: 93, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 102, IP: 93, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 103, IP: 94, DR: 2, Z: 0, INSTR: POP, SP: 2042, Stack: [1, 1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 104, IP: 94, DR: 2, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 105, IP: 95, DR: 2, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 106, IP: 95, DR: 2, Z: 0, INSTR: POP, SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 107, IP: 96, DR: 2, Z: 0, INSTR: POP, SP: 2044, Stack: [2, 6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 108, IP: 96, DR: 2, Z: 0, INSTR: POP, SP: 2045, Stack: [6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 109, IP: 97, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 110, IP: 97, DR: 2046, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 111, IP: 97, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [6, 4, 2], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 112, IP: 97, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 113, IP: 98, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 114, IP: 98, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 115, IP: 98, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 116, IP: 99, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 117, IP: 99, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 118, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 119, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 120, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 121, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 122, IP: 101, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 123, IP: 101, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 124, IP: 101, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 125, IP: 102, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 126, IP: 102, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 127, IP: 103, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 128, IP: 103, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 129, IP: 103, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 130, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 131, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 132, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 133, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 134, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 135, IP: 105, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 136, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 137, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 138, IP: 106, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 139, IP: 106, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 140, IP: 106, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 141, IP: 107, DR: 118, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=118], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 142, IP: 107, DR: 118, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=118], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 143, IP: 108, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 144, IP: 108, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 145, IP: 108, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 146, IP: 108, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 147, IP: 109, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 148, IP: 109, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 149, IP: 109, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 150, IP: 109, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 151, IP: 110, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 152, IP: 110, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 153, IP: 110, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 154, IP: 111, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 155, IP: 111, DR: 5, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [4, 0]
  DEBUG   machine:simulation    TICK: 156, IP: 111, DR: 5, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 157, IP: 112, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 158, IP: 112, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 159, IP: 113, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 160, IP: 113, DR: 5, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 161, IP: 113, DR: 98, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [5, 0]
  DEBUG   machine:simulation    TICK: 162, IP: 113, DR: 98, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 163, IP: 114, DR: 98, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 164, IP: 114, DR: 98, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 165, IP: 115, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 166, IP: 115, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 167, IP: 115, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [98, 0]
  DEBUG   machine:simulation    TICK: 168, IP: 115, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 169, IP: 116, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 170, IP: 116, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 171, IP: 116, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 172, IP: 117, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 173, IP: 117, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 174, IP: 117, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 175, IP: 118, DR: 103, Z: 0, INSTR: JMP args[ADDRESS=103], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 176, IP: 103, DR: 103, Z: 0, INSTR: JMP args[ADDRESS=103], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 177, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 178, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 179, IP: 104, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 180, IP: 104, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 181, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 182, IP: 105, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 183, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 184, IP: 105, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 185, IP: 106, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 186, IP: 106, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 187, IP: 106, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 188, IP: 107, DR: 118, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=118], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 189, IP: 118, DR: 118, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=118], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 190, IP: 119, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 191, IP: 119, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 192, IP: 119, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 193, IP: 119, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 194, IP: 120, DR: 4, Z: 0, INSTR: POP, SP: 2042, Stack: [1, 1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 195, IP: 120, DR: 4, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 196, IP: 121, DR: 4, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 197, IP: 121, DR: 4, Z: 0, INSTR: POP, SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 198, IP: 122, DR: 4, Z: 0, INSTR: POP, SP: 2044, Stack: [4, 6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 199, IP: 122, DR: 4, Z: 0, INSTR: POP, SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 200, IP: 123, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 201, IP: 123, DR: 2045, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 202, IP: 123, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2045, Stack: [6, 4, 2], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 203, IP: 123, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2045, Stack: [6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 204, IP: 124, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 205, IP: 124, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [4, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 206, IP: 124, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 207, IP: 125, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 208, IP: 125, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 209, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 210, IP: 126, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 211, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 212, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 213, IP: 127, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 214, IP: 127, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 215, IP: 127, DR: 1, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 216, IP: 128, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 217, IP: 128, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 218, IP: 129, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 219, IP: 129, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 220, IP: 129, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 221, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 222, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 223, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 224, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 225, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 226, IP: 131, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 227, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 228, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 229, IP: 132, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 230, IP: 132, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 231, IP: 132, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 232, IP: 133, DR: 144, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=144], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 233, IP: 133, DR: 144, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=144], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 234, IP: 134, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 235, IP: 134, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 236, IP: 134, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 1]
  DEBUG   machine:simulation    TICK: 237, IP: 134, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 238, IP: 135, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 239, IP: 135, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 240, IP: 135, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 241, IP: 135, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 242, IP: 136, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 243, IP: 136, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 244, IP: 136, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 245, IP: 137, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 246, IP: 137, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 247, IP: 137, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 248, IP: 138, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 249, IP: 138, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 250, IP: 139, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 251, IP: 139, DR: 7, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 252, IP: 139, DR: 99, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 253, IP: 139, DR: 99, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 254, IP: 140, DR: 99, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 255, IP: 140, DR: 99, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 256, IP: 141, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 257, IP: 141, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 258, IP: 141, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [99, 0]
  DEBUG   machine:simulation    TICK: 259, IP: 141, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 260, IP: 142, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 261, IP: 142, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 262, IP: 142, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 263, IP: 143, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 264, IP: 143, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 265, IP: 143, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 266, IP: 144, DR: 129, Z: 0, INSTR: JMP args[ADDRESS=129], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 267, IP: 129, DR: 129, Z: 0, INSTR: JMP args[ADDRESS=129], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 268, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 269, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 270, IP: 130, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 271, IP: 130, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 272, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 273, IP: 131, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 274, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 275, IP: 131, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 276, IP: 132, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 277, IP: 132, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 278, IP: 132, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 279, IP: 133, DR: 144, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=144], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 280, IP: 144, DR: 144, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=144], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 281, IP: 145, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 282, IP: 145, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 283, IP: 145, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 284, IP: 145, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 285, IP: 146, DR: 6, Z: 0, INSTR: POP, SP: 2042, Stack: [1, 1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 286, IP: 146, DR: 6, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 287, IP: 147, DR: 6, Z: 0, INSTR: POP, SP: 2043, Stack: [1, 6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 288, IP: 147, DR: 6, Z: 0, INSTR: POP, SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 289, IP: 148, DR: 6, Z: 0, INSTR: POP, SP: 2044, Stack: [6, 6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 290, IP: 148, DR: 6, Z: 0, INSTR: POP, SP: 2045, Stack: [6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 291, IP: 149, DR: 6, Z: 0, INSTR: HLT, SP: 2045, Stack: [6, 4, 2], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 292, IP: 149, DR: 6, Z: 0, INSTR: HLT, SP: 2045, Stack: [6, 4, 2], REGS: [6, 1]
