ERROR: Exception caught trying to open file C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab1\lab1_1_2\lab1_1_2.runs\synth_1/runme.log
	Exception name: Error
	Exception error code: 70
	Exception message: Permission denied
