<?xml version="1.0" encoding="UTF-8"?>
<project name="WhittedV1" board="Alchitry Au" language="Verilog" version="3">
  <files>
    <component>reset_conditioner.luc</component>
    <src top="true">au_top.v</src>
    <constraint lib="true">alchitry.acf</constraint>
    <constraint lib="true">au.xdc</constraint>
    <core name="mig_7series_0">
      <src>mig_7series_0.xci</src>
      <stub>mig_7series_0_stub.v</stub>
    </core>
  </files>
</project>
