Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Hex827_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Hex827_test_map.ncd Hex827_test.ngd Hex827_test.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Tue Oct 27 15:28:49 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   102 out of 202,800    1%
    Number used as Flip Flops:                 102
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        116 out of 101,400    1%
    Number used as logic:                      115 out of 101,400    1%
      Number using O6 output only:              85
      Number using O5 output only:              24
      Number using O5 and O6:                    6
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    32 out of  25,350    1%
  Number of LUT Flip Flop pairs used:          116
    Number with an unused Flip Flop:            15 out of     116   12%
    Number with an unused LUT:                   0 out of     116    0%
    Number of fully used LUT-FF pairs:         101 out of     116   87%
    Number of unique control sets:               2
    Number of slice register sites lost
      to control set restrictions:              10 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        23 out of     400    5%
    Number of LOCed IOBs:                       23 out of      23  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.69

Peak Memory Usage:  5144 MB
Total REAL time to MAP completion:  30 secs 
Total CPU time to MAP completion:   28 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 280 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_1/M2/XST_VCC
AND4 		XLXI_1/SM1/HTS0/MSEG/A0
AND4 		XLXI_1/SM1/HTS0/MSEG/A1
AND3 		XLXI_1/SM1/HTS0/MSEG/A10
AND3 		XLXI_1/SM1/HTS0/MSEG/A11
AND4 		XLXI_1/SM1/HTS0/MSEG/A12
AND3 		XLXI_1/SM1/HTS0/MSEG/A13
AND3 		XLXI_1/SM1/HTS0/MSEG/A14
AND3 		XLXI_1/SM1/HTS0/MSEG/A15
AND4 		XLXI_1/SM1/HTS0/MSEG/A16
AND4 		XLXI_1/SM1/HTS0/MSEG/A17
AND4 		XLXI_1/SM1/HTS0/MSEG/A18
AND4 		XLXI_1/SM1/HTS0/MSEG/A19
AND3 		XLXI_1/SM1/HTS0/MSEG/A2
AND4 		XLXI_1/SM1/HTS0/MSEG/A20
AND3 		XLXI_1/SM1/HTS0/MSEG/A3
AND3 		XLXI_1/SM1/HTS0/MSEG/A4
AND3 		XLXI_1/SM1/HTS0/MSEG/A5
AND3 		XLXI_1/SM1/HTS0/MSEG/A6
AND3 		XLXI_1/SM1/HTS0/MSEG/A7
AND2 		XLXI_1/SM1/HTS0/MSEG/A8
AND4 		XLXI_1/SM1/HTS0/MSEG/A9
INV 		XLXI_1/SM1/HTS0/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS0/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS0/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS0/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS0/MSEG/XLXI_117
OR2 		XLXI_1/SM1/HTS0/MSEG/XLXI_118
OR2 		XLXI_1/SM1/HTS0/MSEG/XLXI_119
OR2 		XLXI_1/SM1/HTS0/MSEG/XLXI_120
OR4 		XLXI_1/SM1/HTS0/MSEG/ao
OR4 		XLXI_1/SM1/HTS0/MSEG/bo
OR3 		XLXI_1/SM1/HTS0/MSEG/co
OR4 		XLXI_1/SM1/HTS0/MSEG/do
OR3 		XLXI_1/SM1/HTS0/MSEG/eo
OR4 		XLXI_1/SM1/HTS0/MSEG/fo
OR3 		XLXI_1/SM1/HTS0/MSEG/go
AND4 		XLXI_1/SM1/HTS1/MSEG/A0
AND4 		XLXI_1/SM1/HTS1/MSEG/A1
AND3 		XLXI_1/SM1/HTS1/MSEG/A10
AND3 		XLXI_1/SM1/HTS1/MSEG/A11
AND4 		XLXI_1/SM1/HTS1/MSEG/A12
AND3 		XLXI_1/SM1/HTS1/MSEG/A13
AND3 		XLXI_1/SM1/HTS1/MSEG/A14
AND3 		XLXI_1/SM1/HTS1/MSEG/A15
AND4 		XLXI_1/SM1/HTS1/MSEG/A16
AND4 		XLXI_1/SM1/HTS1/MSEG/A17
AND4 		XLXI_1/SM1/HTS1/MSEG/A18
AND4 		XLXI_1/SM1/HTS1/MSEG/A19
AND3 		XLXI_1/SM1/HTS1/MSEG/A2
AND4 		XLXI_1/SM1/HTS1/MSEG/A20
AND3 		XLXI_1/SM1/HTS1/MSEG/A3
AND3 		XLXI_1/SM1/HTS1/MSEG/A4
AND3 		XLXI_1/SM1/HTS1/MSEG/A5
AND3 		XLXI_1/SM1/HTS1/MSEG/A6
AND3 		XLXI_1/SM1/HTS1/MSEG/A7
AND2 		XLXI_1/SM1/HTS1/MSEG/A8
AND4 		XLXI_1/SM1/HTS1/MSEG/A9
INV 		XLXI_1/SM1/HTS1/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS1/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS1/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS1/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS1/MSEG/XLXI_122
OR4 		XLXI_1/SM1/HTS1/MSEG/ao
OR4 		XLXI_1/SM1/HTS1/MSEG/bo
OR3 		XLXI_1/SM1/HTS1/MSEG/co
OR4 		XLXI_1/SM1/HTS1/MSEG/do
OR3 		XLXI_1/SM1/HTS1/MSEG/eo
OR4 		XLXI_1/SM1/HTS1/MSEG/fo
OR3 		XLXI_1/SM1/HTS1/MSEG/go
AND4 		XLXI_1/SM1/HTS2/MSEG/A0
AND4 		XLXI_1/SM1/HTS2/MSEG/A1
AND3 		XLXI_1/SM1/HTS2/MSEG/A10
AND3 		XLXI_1/SM1/HTS2/MSEG/A11
AND4 		XLXI_1/SM1/HTS2/MSEG/A12
AND3 		XLXI_1/SM1/HTS2/MSEG/A13
AND3 		XLXI_1/SM1/HTS2/MSEG/A14
AND3 		XLXI_1/SM1/HTS2/MSEG/A15
AND4 		XLXI_1/SM1/HTS2/MSEG/A16
AND4 		XLXI_1/SM1/HTS2/MSEG/A17
AND4 		XLXI_1/SM1/HTS2/MSEG/A18
AND4 		XLXI_1/SM1/HTS2/MSEG/A19
AND3 		XLXI_1/SM1/HTS2/MSEG/A2
AND4 		XLXI_1/SM1/HTS2/MSEG/A20
AND3 		XLXI_1/SM1/HTS2/MSEG/A3
AND3 		XLXI_1/SM1/HTS2/MSEG/A4
AND3 		XLXI_1/SM1/HTS2/MSEG/A5
AND3 		XLXI_1/SM1/HTS2/MSEG/A6
AND3 		XLXI_1/SM1/HTS2/MSEG/A7
AND2 		XLXI_1/SM1/HTS2/MSEG/A8
AND4 		XLXI_1/SM1/HTS2/MSEG/A9
INV 		XLXI_1/SM1/HTS2/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS2/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS2/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS2/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS2/MSEG/XLXI_119
OR2 		XLXI_1/SM1/HTS2/MSEG/XLXI_122
OR4 		XLXI_1/SM1/HTS2/MSEG/ao
OR4 		XLXI_1/SM1/HTS2/MSEG/bo
OR3 		XLXI_1/SM1/HTS2/MSEG/co
OR4 		XLXI_1/SM1/HTS2/MSEG/do
OR3 		XLXI_1/SM1/HTS2/MSEG/eo
OR4 		XLXI_1/SM1/HTS2/MSEG/fo
OR3 		XLXI_1/SM1/HTS2/MSEG/go
AND4 		XLXI_1/SM1/HTS3/MSEG/A0
AND4 		XLXI_1/SM1/HTS3/MSEG/A1
AND3 		XLXI_1/SM1/HTS3/MSEG/A10
AND3 		XLXI_1/SM1/HTS3/MSEG/A11
AND4 		XLXI_1/SM1/HTS3/MSEG/A12
AND3 		XLXI_1/SM1/HTS3/MSEG/A13
AND3 		XLXI_1/SM1/HTS3/MSEG/A14
AND3 		XLXI_1/SM1/HTS3/MSEG/A15
AND4 		XLXI_1/SM1/HTS3/MSEG/A16
AND4 		XLXI_1/SM1/HTS3/MSEG/A17
AND4 		XLXI_1/SM1/HTS3/MSEG/A18
AND4 		XLXI_1/SM1/HTS3/MSEG/A19
AND3 		XLXI_1/SM1/HTS3/MSEG/A2
AND4 		XLXI_1/SM1/HTS3/MSEG/A20
AND3 		XLXI_1/SM1/HTS3/MSEG/A3
AND3 		XLXI_1/SM1/HTS3/MSEG/A4
AND3 		XLXI_1/SM1/HTS3/MSEG/A5
AND3 		XLXI_1/SM1/HTS3/MSEG/A6
AND3 		XLXI_1/SM1/HTS3/MSEG/A7
AND2 		XLXI_1/SM1/HTS3/MSEG/A8
AND4 		XLXI_1/SM1/HTS3/MSEG/A9
INV 		XLXI_1/SM1/HTS3/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS3/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS3/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS3/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS3/MSEG/XLXI_119
OR2 		XLXI_1/SM1/HTS3/MSEG/XLXI_120
OR2 		XLXI_1/SM1/HTS3/MSEG/XLXI_123
OR4 		XLXI_1/SM1/HTS3/MSEG/ao
OR4 		XLXI_1/SM1/HTS3/MSEG/bo
OR3 		XLXI_1/SM1/HTS3/MSEG/co
OR4 		XLXI_1/SM1/HTS3/MSEG/do
OR3 		XLXI_1/SM1/HTS3/MSEG/eo
OR4 		XLXI_1/SM1/HTS3/MSEG/fo
OR3 		XLXI_1/SM1/HTS3/MSEG/go
AND4 		XLXI_1/SM1/HTS4/MSEG/A0
AND4 		XLXI_1/SM1/HTS4/MSEG/A1
AND3 		XLXI_1/SM1/HTS4/MSEG/A10
AND3 		XLXI_1/SM1/HTS4/MSEG/A11
AND4 		XLXI_1/SM1/HTS4/MSEG/A12
AND3 		XLXI_1/SM1/HTS4/MSEG/A13
AND3 		XLXI_1/SM1/HTS4/MSEG/A14
AND3 		XLXI_1/SM1/HTS4/MSEG/A15
AND4 		XLXI_1/SM1/HTS4/MSEG/A16
AND4 		XLXI_1/SM1/HTS4/MSEG/A17
AND4 		XLXI_1/SM1/HTS4/MSEG/A18
AND4 		XLXI_1/SM1/HTS4/MSEG/A19
AND3 		XLXI_1/SM1/HTS4/MSEG/A2
AND4 		XLXI_1/SM1/HTS4/MSEG/A20
AND3 		XLXI_1/SM1/HTS4/MSEG/A3
AND3 		XLXI_1/SM1/HTS4/MSEG/A4
AND3 		XLXI_1/SM1/HTS4/MSEG/A5
AND3 		XLXI_1/SM1/HTS4/MSEG/A6
AND3 		XLXI_1/SM1/HTS4/MSEG/A7
AND2 		XLXI_1/SM1/HTS4/MSEG/A8
AND4 		XLXI_1/SM1/HTS4/MSEG/A9
INV 		XLXI_1/SM1/HTS4/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS4/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS4/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS4/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS4/MSEG/XLXI_118
OR2 		XLXI_1/SM1/HTS4/MSEG/XLXI_119
OR4 		XLXI_1/SM1/HTS4/MSEG/ao
OR4 		XLXI_1/SM1/HTS4/MSEG/bo
OR3 		XLXI_1/SM1/HTS4/MSEG/co
OR4 		XLXI_1/SM1/HTS4/MSEG/do
OR3 		XLXI_1/SM1/HTS4/MSEG/eo
OR4 		XLXI_1/SM1/HTS4/MSEG/fo
OR3 		XLXI_1/SM1/HTS4/MSEG/go
AND4 		XLXI_1/SM1/HTS5/MSEG/A0
AND4 		XLXI_1/SM1/HTS5/MSEG/A1
AND3 		XLXI_1/SM1/HTS5/MSEG/A10
AND3 		XLXI_1/SM1/HTS5/MSEG/A11
AND4 		XLXI_1/SM1/HTS5/MSEG/A12
AND3 		XLXI_1/SM1/HTS5/MSEG/A13
AND3 		XLXI_1/SM1/HTS5/MSEG/A14
AND3 		XLXI_1/SM1/HTS5/MSEG/A15
AND4 		XLXI_1/SM1/HTS5/MSEG/A16
AND4 		XLXI_1/SM1/HTS5/MSEG/A17
AND4 		XLXI_1/SM1/HTS5/MSEG/A18
AND4 		XLXI_1/SM1/HTS5/MSEG/A19
AND3 		XLXI_1/SM1/HTS5/MSEG/A2
AND4 		XLXI_1/SM1/HTS5/MSEG/A20
AND3 		XLXI_1/SM1/HTS5/MSEG/A3
AND3 		XLXI_1/SM1/HTS5/MSEG/A4
AND3 		XLXI_1/SM1/HTS5/MSEG/A5
AND3 		XLXI_1/SM1/HTS5/MSEG/A6
AND3 		XLXI_1/SM1/HTS5/MSEG/A7
AND2 		XLXI_1/SM1/HTS5/MSEG/A8
AND4 		XLXI_1/SM1/HTS5/MSEG/A9
INV 		XLXI_1/SM1/HTS5/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS5/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS5/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS5/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS5/MSEG/XLXI_118
OR2 		XLXI_1/SM1/HTS5/MSEG/XLXI_121
OR4 		XLXI_1/SM1/HTS5/MSEG/ao
OR4 		XLXI_1/SM1/HTS5/MSEG/bo
OR3 		XLXI_1/SM1/HTS5/MSEG/co
OR4 		XLXI_1/SM1/HTS5/MSEG/do
OR3 		XLXI_1/SM1/HTS5/MSEG/eo
OR4 		XLXI_1/SM1/HTS5/MSEG/fo
OR3 		XLXI_1/SM1/HTS5/MSEG/go
AND4 		XLXI_1/SM1/HTS6/MSEG/A0
AND4 		XLXI_1/SM1/HTS6/MSEG/A1
AND3 		XLXI_1/SM1/HTS6/MSEG/A10
AND3 		XLXI_1/SM1/HTS6/MSEG/A11
AND4 		XLXI_1/SM1/HTS6/MSEG/A12
AND3 		XLXI_1/SM1/HTS6/MSEG/A13
AND3 		XLXI_1/SM1/HTS6/MSEG/A14
AND3 		XLXI_1/SM1/HTS6/MSEG/A15
AND4 		XLXI_1/SM1/HTS6/MSEG/A16
AND4 		XLXI_1/SM1/HTS6/MSEG/A17
AND4 		XLXI_1/SM1/HTS6/MSEG/A18
AND4 		XLXI_1/SM1/HTS6/MSEG/A19
AND3 		XLXI_1/SM1/HTS6/MSEG/A2
AND4 		XLXI_1/SM1/HTS6/MSEG/A20
AND3 		XLXI_1/SM1/HTS6/MSEG/A3
AND3 		XLXI_1/SM1/HTS6/MSEG/A4
AND3 		XLXI_1/SM1/HTS6/MSEG/A5
AND3 		XLXI_1/SM1/HTS6/MSEG/A6
AND3 		XLXI_1/SM1/HTS6/MSEG/A7
AND2 		XLXI_1/SM1/HTS6/MSEG/A8
AND4 		XLXI_1/SM1/HTS6/MSEG/A9
INV 		XLXI_1/SM1/HTS6/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS6/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS6/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS6/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS6/MSEG/XLXI_117
OR2 		XLXI_1/SM1/HTS6/MSEG/XLXI_118
OR2 		XLXI_1/SM1/HTS6/MSEG/XLXI_119
OR2 		XLXI_1/SM1/HTS6/MSEG/XLXI_120
OR2 		XLXI_1/SM1/HTS6/MSEG/XLXI_123
OR4 		XLXI_1/SM1/HTS6/MSEG/ao
OR4 		XLXI_1/SM1/HTS6/MSEG/bo
OR3 		XLXI_1/SM1/HTS6/MSEG/co
OR4 		XLXI_1/SM1/HTS6/MSEG/do
OR3 		XLXI_1/SM1/HTS6/MSEG/eo
OR4 		XLXI_1/SM1/HTS6/MSEG/fo
OR3 		XLXI_1/SM1/HTS6/MSEG/go
AND4 		XLXI_1/SM1/HTS7/MSEG/A0
AND4 		XLXI_1/SM1/HTS7/MSEG/A1
AND3 		XLXI_1/SM1/HTS7/MSEG/A10
AND3 		XLXI_1/SM1/HTS7/MSEG/A11
AND4 		XLXI_1/SM1/HTS7/MSEG/A12
AND3 		XLXI_1/SM1/HTS7/MSEG/A13
AND3 		XLXI_1/SM1/HTS7/MSEG/A14
AND3 		XLXI_1/SM1/HTS7/MSEG/A15
AND4 		XLXI_1/SM1/HTS7/MSEG/A16
AND4 		XLXI_1/SM1/HTS7/MSEG/A17
AND4 		XLXI_1/SM1/HTS7/MSEG/A18
AND4 		XLXI_1/SM1/HTS7/MSEG/A19
AND3 		XLXI_1/SM1/HTS7/MSEG/A2
AND4 		XLXI_1/SM1/HTS7/MSEG/A20
AND3 		XLXI_1/SM1/HTS7/MSEG/A3
AND3 		XLXI_1/SM1/HTS7/MSEG/A4
AND3 		XLXI_1/SM1/HTS7/MSEG/A5
AND3 		XLXI_1/SM1/HTS7/MSEG/A6
AND3 		XLXI_1/SM1/HTS7/MSEG/A7
AND2 		XLXI_1/SM1/HTS7/MSEG/A8
AND4 		XLXI_1/SM1/HTS7/MSEG/A9
INV 		XLXI_1/SM1/HTS7/MSEG/XLXI_106
INV 		XLXI_1/SM1/HTS7/MSEG/XLXI_107
INV 		XLXI_1/SM1/HTS7/MSEG/XLXI_108
INV 		XLXI_1/SM1/HTS7/MSEG/XLXI_109
OR2 		XLXI_1/SM1/HTS7/MSEG/XLXI_117
OR4 		XLXI_1/SM1/HTS7/MSEG/ao
OR4 		XLXI_1/SM1/HTS7/MSEG/bo
OR3 		XLXI_1/SM1/HTS7/MSEG/co
OR4 		XLXI_1/SM1/HTS7/MSEG/do
OR3 		XLXI_1/SM1/HTS7/MSEG/eo
OR4 		XLXI_1/SM1/HTS7/MSEG/fo
OR3 		XLXI_1/SM1/HTS7/MSEG/go
GND 		XLXI_3
VCC 		XLXI_4
BUF 		XLXI_5

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Buzzer                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RSTN                               | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| SEG_PEN                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<12>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<13>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk_100mhz                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| seg_clk                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_clrn                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg_sout                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
