xst -intstyle ise -ifn "/home/haitham/VHDL_LAB/submission_template/submit/direct/module.xst" -ofn "/home/haitham/VHDL_LAB/submission_template/submit/direct/module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 module.ngc module.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o module_map.ncd module.ngd module.pcf 
par -w -intstyle ise -ol high -t 1 module_map.ncd module.ncd module.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml module.twx module.ncd -o module.twr module.pcf 
xst -intstyle ise -ifn "/home/haitham/VHDL_LAB/submission_template/submit/direct/module.xst" -ofn "/home/haitham/VHDL_LAB/submission_template/submit/direct/module.syr" 
