/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module io_reg(clk, in, out);
  input clk;
  wire clk;
  input in;
  wire in;
  output out;
  wire out;
  dffsre _0_ (
    .C(clk),
    .D(in),
    .E(1'b1),
    .Q(out),
    .R(1'b1),
    .S(1'b1)
  );
endmodule
