# ğŸš¦ Há»† THá»NG ÄÃˆN GIAO THÃ”NG 
## (Traffic Light Control System)

<div align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge&logo=verilog"/>
  <img src="https://img.shields.io/badge/Hardware-FPGA-green?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Simulation-Icarus_Verilog-orange?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge"/>
</div>

---

## ğŸ“‹ **Tá»”NG QUAN Dá»° ÃN**

> **Há»‡ thá»‘ng Ä‘Ã¨n giao thÃ´ng tá»± Ä‘á»™ng thÃ´ng minh Ä‘Æ°á»£c thiáº¿t káº¿ báº±ng Verilog HDL**

Dá»± Ã¡n nÃ y mÃ´ phá»ng hoáº¡t Ä‘á»™ng cá»§a há»‡ thá»‘ng Ä‘Ã¨n giao thÃ´ng thá»±c táº¿ táº¡i ngÃ£ tÆ°, vá»›i kháº£ nÄƒng:
- âš¡ **Äiá»u khiá»ƒn tá»± Ä‘á»™ng** theo chu ká»³ Ä‘á»‹nh sáºµn
- ğŸ•’ **Hiá»ƒn thá»‹ thá»i gian** Ä‘áº¿m ngÆ°á»£c trá»±c quan
- ğŸ”„ **Chuyá»ƒn Ä‘á»•i tráº¡ng thÃ¡i** mÆ°á»£t mÃ  vÃ  an toÃ n
- ğŸ“Š **MÃ´ phá»ng hoÃ n chá»‰nh** vá»›i waveform chi tiáº¿t

### ğŸ¯ **Chu Ká»³ Hoáº¡t Äá»™ng**
```
ğŸŸ¢ ÄÃˆN XANH (15 giÃ¢y) â†’ ğŸŸ¡ ÄÃˆN VÃ€NG (3 giÃ¢y) â†’ ğŸ”´ ÄÃˆN Äá» (18 giÃ¢y) â†’ ğŸ”„ Láº·p láº¡i
```

---

## âœ¨ **TÃNH NÄ‚NG Ná»”I Báº¬T**

<table>
<tr>
<td width="50%">

### ğŸš¦ **Äiá»u Khiá»ƒn ÄÃ¨n**
- âœ… **3 Ä‘Ã¨n Ä‘á»™c láº­p**: Äá», VÃ ng, Xanh
- âœ… **Logic an toÃ n**: KhÃ´ng bao giá» báº­t 2 Ä‘Ã¨n cÃ¹ng lÃºc
- âœ… **Chuyá»ƒn Ä‘á»•i mÆ°á»£t**: KhÃ´ng cÃ³ glitch hoáº·c lá»—i timing
- âœ… **Fail-safe design**: Reset an toÃ n vá» tráº¡ng thÃ¡i GREEN

</td>
<td width="50%">

### â° **Há»‡ Thá»‘ng Timing**
- âœ… **Chu ká»³ tá»•ng**: 36 giÃ¢y (hoÃ n chá»‰nh)
- âœ… **Bá»™ Ä‘áº¿m 32-bit**: Äá»™ chÃ­nh xÃ¡c cao
- âœ… **Clock 10MHz**: Timing chuáº©n xÃ¡c
- âœ… **Äá»“ng bá»™ hoÃ n toÃ n**: Táº¥t cáº£ tÃ­n hiá»‡u Ä‘á»“ng bá»™

</td>
</tr>
<tr>
<td width="50%">

### ğŸ“± **Hiá»ƒn Thá»‹ LED**
- âœ… **2 chá»¯ sá»‘**: Hiá»ƒn thá»‹ 00-99
- âœ… **LED 7 Ä‘oáº¡n**: Chuáº©n cÃ´ng nghiá»‡p
- âœ… **Cáº­p nháº­t realtime**: KhÃ´ng delay
- âœ… **Format Ä‘áº¹p**: LuÃ´n hiá»ƒn thá»‹ 2 chá»¯ sá»‘

</td>
<td width="50%">

### ğŸ”„ **Finite State Machine**
- âœ… **3 tráº¡ng thÃ¡i**: GREEN, YELLOW, RED
- âœ… **Chuyá»ƒn Ä‘á»•i tá»± Ä‘á»™ng**: Dá»±a trÃªn timer
- âœ… **MÃ£ hÃ³a rÃµ rÃ ng**: 2-bit state encoding
- âœ… **Logic tá»‘i Æ°u**: Thiáº¿t káº¿ hiá»‡u quáº£

</td>
</tr>
</table>
- **Äá»™ tin cáº­y cao**: Hoáº¡t Ä‘á»™ng á»•n Ä‘á»‹nh trong má»i Ä‘iá»u kiá»‡n

---

## ğŸ—ï¸ **KIáº¾N TRÃšC Há»† THá»NG**

### ğŸ“Š **SÆ¡ Äá»“ Tá»•ng Quan**

#### ğŸ¯ **Kiáº¿n TrÃºc Cáº¥p Cao (High-Level Architecture)**

<div align="center">
  <img src="images/system_architecture_highlevel.png" alt="System Architecture - High Level" width="600"/>
  <p><em>SÆ¡ Ä‘á»“ tá»•ng quan há»‡ thá»‘ng Ä‘Ã¨n giao thÃ´ng vá»›i cÃ¡c module chÃ­nh</em></p>
</div>

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        ğŸš¦ TRAFFIC LIGHT CONTROL SYSTEM ğŸš¦                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                         TOP MODULE (traffic_light.v)                   â”‚   â”‚
â”‚  â”‚  ğŸ“¥ INPUT: clk (10MHz), rst_n (Active Low)                             â”‚   â”‚
â”‚  â”‚  ğŸ“¤ OUTPUT: red_light, yellow_light, green_light, display_led[15:0]    â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                       â”‚                                         â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚            â”‚                          â”‚                          â”‚              â”‚
â”‚            â–¼                          â–¼                          â–¼              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚   â° TIMER       â”‚        â”‚   ğŸ”„ FSM        â”‚        â”‚   ğŸ“± DISPLAY    â”‚     â”‚
â”‚  â”‚   MODULE         â”‚â—„â”€â”€â”€â”€â”€â”€â–ºâ”‚   MODULE        â”‚        â”‚   MODULE        â”‚     â”‚
â”‚  â”‚                 â”‚        â”‚                 â”‚        â”‚                 â”‚     â”‚
â”‚  â”‚ â€¢ 32-bit Counterâ”‚        â”‚ â€¢ 3 States      â”‚        â”‚ â€¢ 7-Segment LED â”‚     â”‚
â”‚  â”‚ â€¢ Count Down    â”‚        â”‚ â€¢ Auto Transitionâ”‚       â”‚ â€¢ 2 Digits      â”‚     â”‚
â”‚  â”‚ â€¢ Zero Detectionâ”‚        â”‚ â€¢ Timer Control â”‚        â”‚ â€¢ Real-time     â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### ğŸ”— **SÆ¡ Äá»“ Káº¿t Ná»‘i Module Chi Tiáº¿t**

<div align="center">
  <img src="images/module_interconnection_detailed.png" alt="Module Interconnection Details" width="700"/>
  <p><em>SÆ¡ Ä‘á»“ chi tiáº¿t káº¿t ná»‘i giá»¯a cÃ¡c module vá»›i tÃ­n hiá»‡u I/O cá»¥ thá»ƒ</em></p>
</div>

### ï¿½ **Luá»“ng TÃ­n Hiá»‡u ChÃ­nh**

```mermaid
graph TD
    A[Clock & Reset] --> B[FSM Module]
    B --> C[Timer Module]
    C --> D[Zero Detection]
    D --> B
    B --> E[State Output]
    E --> F[Light Control]
    C --> G[Timer Value]
    G --> H[Display Module]
    H --> I[LED 7-Segment]
```

---

## ğŸ“¦ **CHI TIáº¾T CÃC MODULE**

### ğŸ¯ **1. Module ChÃ­nh - `traffic_light.v`**

<details>
<summary><strong>ğŸ“‹ ThÃ´ng tin chi tiáº¿t</strong></summary>

**Chá»©c nÄƒng:**
- ğŸ® **Controller chÃ­nh** cá»§a toÃ n há»‡ thá»‘ng
- ğŸ”Œ **Káº¿t ná»‘i** táº¥t cáº£ cÃ¡c module con
- ğŸš¦ **Äiá»u khiá»ƒn Ä‘Ã¨n** dá»±a trÃªn tráº¡ng thÃ¡i FSM
- ğŸ“Š **Quáº£n lÃ½ hiá»ƒn thá»‹** LED 7 Ä‘oáº¡n

**Giao diá»‡n tÃ­n hiá»‡u:**
```verilog
module traffic_light(
    input  clk,              // 10MHz system clock
    input  rst_n,            // Active low reset
    output red_light,        // Red light control
    output yellow_light,     // Yellow light control  
    output green_light,      // Green light control
    output [15:0] display_led, // 7-segment display (2 digits)
    output timer_load,       // Timer load signal (debug)
    output [31:0] timer      // Timer value (debug)
);
```

**TÃ­nh nÄƒng Ä‘áº·c biá»‡t:**
- âœ… Combinational logic cho Ä‘iá»u khiá»ƒn Ä‘Ã¨n (khÃ´ng delay)
- âœ… Instance cÃ¡c module con vá»›i káº¿t ná»‘i rÃµ rÃ ng
- âœ… Monitor signals cho debugging
- âœ… Fail-safe design vá»›i default case

</details>

### ğŸ”„ **2. MÃ¡y Tráº¡ng ThÃ¡i - `traffic_light_fsm.v`**

<details>
<summary><strong>ğŸ“‹ ThÃ´ng tin chi tiáº¿t</strong></summary>

**Chá»©c nÄƒng:**
- ğŸ¯ **Quáº£n lÃ½ 3 tráº¡ng thÃ¡i** chÃ­nh cá»§a há»‡ thá»‘ng
- âš¡ **Chuyá»ƒn Ä‘á»•i tá»± Ä‘á»™ng** khi timer vá» 0
- ğŸ”„ **Táº¡o tÃ­n hiá»‡u timer_load** Ä‘á»ƒ náº¡p giÃ¡ trá»‹ má»›i
- ğŸ›¡ï¸ **Báº£o vá»‡ chá»‘ng lá»—i** vá»›i pending_state_change

**SÆ¡ Ä‘á»“ tráº¡ng thÃ¡i:**
```
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     timer_zero=1     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    GREEN    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º  â”‚   YELLOW    â”‚
    â”‚   (2'b00)   â”‚                      â”‚   (2'b01)   â”‚
    â”‚   15 giÃ¢y   â”‚                      â”‚   3 giÃ¢y    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â–²                                      â”‚
           â”‚                                      â”‚ timer_zero=1
           â”‚ timer_zero=1                         â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚     RED     â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚   YELLOW    â”‚
    â”‚   (2'b10)   â”‚                      â”‚   (2'b01)   â”‚
    â”‚   18 giÃ¢y   â”‚                      â”‚   3 giÃ¢y    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Timing quan trá»ng:**
- ğŸ“ **Clock N**: timer=1 â†’ timer_zero=1
- ğŸ“ **Clock N+1**: State change + timer_load=1
- ğŸ“ **Clock N+2**: timer_load=0

</details>

### â° **3. Bá»™ Äáº¿m Thá»i Gian - `timer.v`**

<details>
<summary><strong>ğŸ“‹ ThÃ´ng tin chi tiáº¿t</strong></summary>

**Chá»©c nÄƒng:**
- â±ï¸ **Äáº¿m ngÆ°á»£c** tá»« giÃ¡ trá»‹ Ä‘Æ°á»£c náº¡p
- ğŸ¯ **Load giÃ¡ trá»‹** tÆ°Æ¡ng á»©ng vá»›i tráº¡ng thÃ¡i
- ğŸ” **PhÃ¡t hiá»‡n zero** Ä‘á»ƒ bÃ¡o FSM chuyá»ƒn tráº¡ng thÃ¡i
- ğŸ”’ **Báº£o vá»‡** khÃ´ng Ä‘áº¿m xuá»‘ng Ã¢m

**ThÃ´ng sá»‘ timing:**
```verilog
parameter ONE_SECOND  = 1;      // ÄÆ¡n giáº£n hÃ³a cho simulation
parameter GREEN_TIME  = 15;     // 15 giÃ¢y cho Ä‘Ã¨n xanh
parameter YELLOW_TIME = 3;      // 3 giÃ¢y cho Ä‘Ã¨n vÃ ng  
parameter RED_TIME    = 18;     // 18 giÃ¢y cho Ä‘Ã¨n Ä‘á»
```

**Logic hoáº¡t Ä‘á»™ng:**
1. **Reset**: timer = GREEN_TIME
2. **Load**: timer = load_value (theo state)
3. **Count**: timer = timer - 1 (náº¿u > 0)
4. **Zero flag**: zero = (timer == 0)

</details>

### ğŸ“± **4. Hiá»ƒn Thá»‹ LED - `seg7_display`**

<details>
<summary><strong>ğŸ“‹ ThÃ´ng tin chi tiáº¿t</strong></summary>

**Chá»©c nÄƒng:**
- ğŸ”¢ **Chuyá»ƒn Ä‘á»•i** sá»‘ tháº­p phÃ¢n â†’ mÃ£ LED 7 Ä‘oáº¡n
- ğŸ“Š **Hiá»ƒn thá»‹ 2 chá»¯ sá»‘** (hÃ ng chá»¥c + hÃ ng Ä‘Æ¡n vá»‹)
- âš¡ **Logic combinational** (khÃ´ng delay)
- ğŸ¨ **Format chuáº©n** luÃ´n hiá»ƒn thá»‹ 2 chá»¯ sá»‘

**Báº£ng mÃ£ LED 7 Ä‘oáº¡n:**
```
 Sá»‘  â”‚  MÃ£ LED (8-bit)  â”‚  MÃ´ táº£
â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  0  â”‚   11000000       â”‚  Hiá»ƒn thá»‹ "0"
  1  â”‚   11111001       â”‚  Hiá»ƒn thá»‹ "1"  
  2  â”‚   10100100       â”‚  Hiá»ƒn thá»‹ "2"
  3  â”‚   10110000       â”‚  Hiá»ƒn thá»‹ "3"
  4  â”‚   10011001       â”‚  Hiá»ƒn thá»‹ "4"
  5  â”‚   10010010       â”‚  Hiá»ƒn thá»‹ "5"
  6  â”‚   10000010       â”‚  Hiá»ƒn thá»‹ "6"
  7  â”‚   11111000       â”‚  Hiá»ƒn thá»‹ "7"
  8  â”‚   10000000       â”‚  Hiá»ƒn thá»‹ "8"
  9  â”‚   10010000       â”‚  Hiá»ƒn thá»‹ "9"
```

**VÃ­ dá»¥ hoáº¡t Ä‘á»™ng:**
- Input: `value = 25` â†’ Output: `display = {to_seg7(2), to_seg7(5)}`
- Result: Hiá»ƒn thá»‹ "25" trÃªn LED 7 Ä‘oáº¡n

</details>

#### 4. **seg7_display** - Hiá»ƒn Thá»‹ LED 7 Äoáº¡n
- Chuyá»ƒn Ä‘á»•i sá»‘ tháº­p phÃ¢n thÃ nh mÃ£ 7 Ä‘oáº¡n
- Hiá»ƒn thá»‹ 2 chá»¯ sá»‘ (00-99)
- Logic combinational cho hiá»ƒn thá»‹ tá»©c thá»i

---

## ğŸš€ **HÆ¯á»šNG DáºªN Sá»¬ Dá»¤NG**

### ğŸ“‹ **YÃªu Cáº§u Há»‡ Thá»‘ng**

<table>
<tr>
<td width="50%">

#### ğŸ› ï¸ **Pháº§n Má»m Cáº§n Thiáº¿t**
- **Icarus Verilog** (iverilog) `v10.0+`
  ```bash
  sudo apt-get install iverilog
  ```
- **VVP Simulator** (Ä‘i kÃ¨m vá»›i iverilog)
- **GTKWave** (tuá»³ chá»n - Ä‘á»ƒ xem waveform)
  ```bash
  sudo apt-get install gtkwave
  ```

**ğŸ“ Táº¡o thÆ° má»¥c images:**
```bash
# Táº¡o thÆ° má»¥c Ä‘á»ƒ chá»©a hÃ¬nh áº£nh documentation
mkdir -p images
```

</td>
<td width="50%">

#### ğŸ’» **Há»‡ Äiá»u HÃ nh**
- âœ… **Linux** (Ubuntu, Debian, CentOS)
- âœ… **macOS** (vá»›i Homebrew)
- âœ… **Windows** (vá»›i WSL hoáº·c Cygwin)
- âœ… **Bash shell** Ä‘á»ƒ cháº¡y script

</td>
</tr>
</table>

### âš¡ **Cháº¡y MÃ´ Phá»ng Nhanh**

#### ğŸ¯ **PhÆ°Æ¡ng PhÃ¡p 1: Sá»­ Dá»¥ng Script Tá»± Äá»™ng (Khuyáº¿n Nghá»‹)**

```bash
# BÆ°á»›c 1: Cáº¥p quyá»n thá»±c thi
chmod +x *.sh

# BÆ°á»›c 2: Cháº¡y mÃ´ phá»ng Ä‘áº§y Ä‘á»§ vá»›i output chi tiáº¿t
./run_traffic_light_sim.sh

# BÆ°á»›c 3: Hoáº·c cháº¡y mÃ´ phá»ng nhanh vá»›i output gá»n gÃ ng
./run_traffic_quick.sh
```

#### ğŸ”§ **PhÆ°Æ¡ng PhÃ¡p 2: Cháº¡y Thá»§ CÃ´ng**

```bash
# BÆ°á»›c 1: BiÃªn dá»‹ch táº¥t cáº£ module
iverilog -o traffic_light_sim \
    traffic_light.v \
    traffic_light_fsm.v \
    timer.v \
    tb_traffic_light.v

# BÆ°á»›c 2: Cháº¡y mÃ´ phá»ng
vvp traffic_light_sim

# BÆ°á»›c 3: Xem waveform (náº¿u cÃ³ GTKWave)
gtkwave traffic_light.vcd &
```

### ğŸ“Š **Káº¿t Quáº£ Mong Äá»£i**

<details>
<summary><strong>ğŸ” Xem máº«u output mÃ´ phá»ng</strong></summary>

```
==================================================
     TRAFFIC LIGHT TOP MODULE SIMULATION
==================================================
ğŸ§¹ Cleaning old simulation files...
ğŸ”§ Compiling traffic light system...
âœ… Compilation successful!

ğŸš€ Running traffic light simulation...
ğŸ“Š Monitoring: Lights, Timer, Display, and State Changes

Time=     150 | RED=1 YELLOW=0 GREEN=0 | Display=18
Time=     250 | RED=1 YELLOW=0 GREEN=0 | Display=17
Time=     350 | RED=1 YELLOW=0 GREEN=0 | Display=16
Time=     450 | RED=1 YELLOW=0 GREEN=0 | Display=15
...
Time=  1750150 | RED=1 YELLOW=0 GREEN=0 | Display=02
Time=  1750250 | RED=1 YELLOW=0 GREEN=0 | Display=01
Time=  1800150 | RED=0 YELLOW=0 GREEN=1 | Display=15
Time=  1800250 | RED=0 YELLOW=0 GREEN=1 | Display=14
...
Time=  3300150 | RED=0 YELLOW=1 GREEN=0 | Display=03
Time=  3300250 | RED=0 YELLOW=1 GREEN=0 | Display=02
Time=  3300350 | RED=0 YELLOW=1 GREEN=0 | Display=01

ğŸ“Š VCD file created: traffic_light.vcd
ğŸ” To view waveform: gtkwave traffic_light.vcd &
==================================================
âœ… Traffic Light System Simulation Complete!
==================================================
```

</details>

---

## ğŸ“‚ **Cáº¤U TRÃšC PROJECT CHI TIáº¾T**

### ğŸ—‚ï¸ **File Organization**

```
traffic-light-system/
â”œâ”€â”€ ğŸ“„ README.md                      # â† File hÆ°á»›ng dáº«n nÃ y (comprehensive)
â”œâ”€â”€ ğŸ“‹ NGUYEN_LY_HOAT_DONG.md          # TÃ i liá»‡u nguyÃªn lÃ½ hoáº¡t Ä‘á»™ng (Vietnamese)
â”œâ”€â”€ ğŸ“Š SYSTEM_SUMMARY.txt             # TÃ³m táº¯t há»‡ thá»‘ng vÃ  signal analysis
â”œâ”€â”€ ğŸ“„ SYSTEM_DIAGRAM.md              # SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng
â”‚
â”œâ”€â”€ ğŸ”§ **CORE MODULES**
â”‚   â”œâ”€â”€ traffic_light.v               # â† TOP MODULE (main controller)
â”‚   â”œâ”€â”€ traffic_light_fsm.v           # â† FSM MODULE (state machine)
â”‚   â”œâ”€â”€ timer.v                       # â† TIMER MODULE (countdown timer)
â”‚   â””â”€â”€ [seg7_display submodule in traffic_light.v]
â”‚
â”œâ”€â”€ ğŸ§ª **TESTBENCH FILES**
â”‚   â”œâ”€â”€ tb_traffic_light.v            # â† Main testbench (complete system)
â”‚   â”œâ”€â”€ tb_timer.v                    # Timer module testbench
â”‚   â”œâ”€â”€ traffic_light_fsm_tb.v        # FSM testbench
â”‚   â””â”€â”€ tb_fsm_detailed.v             # Detailed FSM testing
â”‚
â”œâ”€â”€ ğŸš€ **AUTOMATION SCRIPTS**
â”‚   â”œâ”€â”€ run_traffic_light_sim.sh      # â† Full simulation script (recommended)
â”‚   â”œâ”€â”€ run_traffic_quick.sh          # Quick simulation script
â”‚   â”œâ”€â”€ format_simulation.sh          # Output formatting utilities
â”‚   â””â”€â”€ *.sh                          # Other helper scripts
â”‚
â”œâ”€â”€ ğŸ“ **GENERATED FILES** (after simulation)
â”‚   â”œâ”€â”€ traffic_light_sim             # Compiled executable
â”‚   â”œâ”€â”€ traffic_light.vcd             # Waveform data (GTKWave)
â”‚   â”œâ”€â”€ *.vvp                         # Verilog simulation files
â”‚   â”œâ”€â”€ *.out                         # Output files
â”‚   â””â”€â”€ simulation_output.txt         # Text output logs
â”‚
â”œâ”€â”€ ğŸ“ **ADDITIONAL FILES**
    â”œâ”€â”€ fa.v, ha.v                    # Other Verilog components
    â”œâ”€â”€ *.cir, *.sp                   # SPICE circuit files
    â””â”€â”€ CMakeLists.txt                # Build configuration
```

### ğŸ“ **Cáº¥u TrÃºc HÃ¬nh áº¢nh vÃ  TÃ i Liá»‡u**

```
traffic-light-system/
â”œâ”€â”€ ğŸ“ **images/**                     # â† ThÆ° má»¥c chá»©a hÃ¬nh áº£nh minh há»a
â”‚   â”œâ”€â”€ system_architecture_highlevel.png     # SÆ¡ Ä‘á»“ kiáº¿n trÃºc tá»•ng quan
â”‚   â”œâ”€â”€ module_interconnection_detailed.png   # Káº¿t ná»‘i module chi tiáº¿t  
â”‚   â”œâ”€â”€ gtkwave_simulation_overview.png       # Tá»•ng quan mÃ´ phá»ng GTKWave
â”‚   â”œâ”€â”€ gtkwave_timing_detailed.png           # Timing analysis chi tiáº¿t
â”‚   â”œâ”€â”€ gtkwave_state_transitions.png         # State transition closeup
â”‚   â””â”€â”€ gtkwave_recommended_layout.png        # Layout tá»‘i Æ°u GTKWave
â”‚
â”œâ”€â”€ ğŸ“„ README.md                      # â† File hÆ°á»›ng dáº«n nÃ y (comprehensive)
â”œâ”€â”€ ğŸ“‹ NGUYEN_LY_HOAT_DONG.md          # TÃ i liá»‡u nguyÃªn lÃ½ hoáº¡t Ä‘á»™ng (Vietnamese)
â”œâ”€â”€ ğŸ“Š SYSTEM_SUMMARY.txt             # TÃ³m táº¯t há»‡ thá»‘ng vÃ  signal analysis
â”œâ”€â”€ ğŸ“„ SYSTEM_DIAGRAM.md              # SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng
â”‚
â”œâ”€â”€ ğŸ”§ **CORE MODULES**
â”‚   â”œâ”€â”€ traffic_light.v               # â† TOP MODULE (main controller)
â”‚   â”œâ”€â”€ traffic_light_fsm.v           # â† FSM MODULE (state machine)
â”‚   â”œâ”€â”€ timer.v                       # â† TIMER MODULE (countdown timer)
â”‚   â””â”€â”€ [seg7_display submodule in traffic_light.v]
â”‚
â”œâ”€â”€ ğŸ§ª **TESTBENCH FILES**
â”‚   â”œâ”€â”€ tb_traffic_light.v            # â† Main testbench (complete system)
â”‚   â”œâ”€â”€ tb_timer.v                    # Timer module testbench
â”‚   â”œâ”€â”€ traffic_light_fsm_tb.v        # FSM testbench
â”‚   â””â”€â”€ tb_fsm_detailed.v             # Detailed FSM testing
â”‚
â”œâ”€â”€ ğŸš€ **AUTOMATION SCRIPTS**
â”‚   â”œâ”€â”€ run_traffic_light_sim.sh      # â† Full simulation script (recommended)
â”‚   â”œâ”€â”€ run_traffic_quick.sh          # Quick simulation script
â”‚   â”œâ”€â”€ format_simulation.sh          # Output formatting utilities
â”‚   â””â”€â”€ *.sh                          # Other helper scripts
â”‚
â”œâ”€â”€ ğŸ“ **GENERATED FILES** (after simulation)
â”‚   â”œâ”€â”€ traffic_light_sim             # Compiled executable
â”‚   â”œâ”€â”€ traffic_light.vcd             # Waveform data (GTKWave)
â”‚   â”œâ”€â”€ *.vvp                         # Verilog simulation files
â”‚   â”œâ”€â”€ *.out                         # Output files
â”‚   â””â”€â”€ simulation_output.txt         # Text output logs
â”‚
â”œâ”€â”€ ğŸ“ **ADDITIONAL FILES**
    â”œâ”€â”€ fa.v, ha.v                    # Other Verilog components
    â”œâ”€â”€ *.cir, *.sp                   # SPICE circuit files
    â””â”€â”€ CMakeLists.txt                # Build configuration
```

---

## ğŸ” **TROUBLESHOOTING & DEBUG**

### âŒ **Lá»—i ThÆ°á»ng Gáº·p**

<details>
<summary><strong>ğŸš¨ Compilation Errors</strong></summary>

#### **Problem 1: Module not found**
```
Error: Cannot find module 'traffic_light_fsm'
```
**Solution:**
```bash
# Kiá»ƒm tra táº¥t cáº£ file .v cÃ³ trong thÆ° má»¥c
ls -la *.v
# Äáº£m báº£o tÃªn module khá»›p vá»›i tÃªn file
grep "module" traffic_light_fsm.v
```

#### **Problem 2: Syntax errors**
```
Error: syntax error near 'always'
```
**Solution:**
```bash
# Kiá»ƒm tra syntax tá»«ng file
iverilog -t null traffic_light.v
iverilog -t null traffic_light_fsm.v
iverilog -t null timer.v
```

#### **Problem 3: Port mismatch**
```
Error: Port 'timer_zero' not found in module
```
**Solution:**
- Kiá»ƒm tra khai bÃ¡o port trong module definition
- Äáº£m báº£o tÃªn port khá»›p khi instantiate
- Kiá»ƒm tra input/output direction

</details>

<details>
<summary><strong>ğŸš¨ Runtime/Simulation Errors</strong></summary>

#### **Problem 1: No waveform generated**
```
No .vcd file created
```
**Solution:**
```verilog
// ThÃªm vÃ o testbench
initial begin
    $dumpfile("traffic_light.vcd");
    $dumpvars(0, tb_traffic_light);
end
```

#### **Problem 2: Simulation hangs**
```
Simulation runs forever
```
**Solution:**
```verilog
// ThÃªm timeout vÃ o testbench
initial begin
    #10000000; // 10ms timeout
    $finish;
end
```

#### **Problem 3: Wrong timing**
```
State changes at wrong time
```
**Solution:**
- Kiá»ƒm tra clock period (100ns)
- Verify timer parameters
- Check reset timing

</details>

<details>
<summary><strong>ğŸš¨ Logic Errors</strong></summary>

#### **Problem 1: Multiple lights on**
```
RED=1 GREEN=1 simultaneously
```
**Solution:**
```verilog
// Kiá»ƒm tra logic trong traffic_light.v
always @(*) begin
    // Default all lights OFF
    red_light = 1'b0;
    yellow_light = 1'b0;
    green_light = 1'b0;
    
    // Then set only one light ON
    case (current_state)
        GREEN: green_light = 1'b1;
        // ...
    endcase
end
```

#### **Problem 2: Display shows wrong values**
```
Display=FF instead of numbers
```
**Solution:**
- Kiá»ƒm tra seg7_display function
- Verify input value range (0-99)
- Check reset condition

</details>

### ğŸ› ï¸ **Debug Tools & Techniques**

<table>
<tr>
<th width="30%">Tool/Technique</th>
<th width="70%">Usage</th>
</tr>
<tr>
<td><strong>ğŸ” $display statements</strong></td>
<td>
<pre><code>always @(posedge clk) begin
    $display("Time=%t | State=%b | Timer=%d", 
             $time, current_state, timer);
end</code></pre>
</td>
</tr>
<tr>
<td><strong>ğŸ“Š $monitor</strong></td>
<td>
<pre><code>initial begin
    $monitor("State=%b Timer=%d Lights=%b%b%b", 
             current_state, timer, red_light, yellow_light, green_light);
end</code></pre>
</td>
</tr>
<tr>
<td><strong>ğŸš¨ Assertions</strong></td>
<td>
<pre><code>// Check only one light is on
always @(*) begin
    assert((red_light + yellow_light + green_light) <= 1);
end</code></pre>
</td>
</tr>
<tr>
<td><strong>ğŸ“ˆ GTKWave</strong></td>
<td>
â€¢ Visual debugging cá»§a waveform<br>
â€¢ Zoom vÃ o critical transitions<br>
â€¢ Measure timing vá»›i cursors<br>
â€¢ Search cho specific values
</td>
</tr>
</table>

### ğŸ¯ **Performance Optimization**

<details>
<summary><strong>âš™ï¸ Tips Ä‘á»ƒ optimize code</strong></summary>

#### **ğŸš€ Reduce Simulation Time**
```bash
# Giáº£m thá»i gian mÃ´ phá»ng
# Trong timer.v, sá»­ dá»¥ng giÃ¡ trá»‹ nhá» hÆ¡n
parameter GREEN_TIME  = 5;   // instead of 15
parameter YELLOW_TIME = 2;   // instead of 3  
parameter RED_TIME    = 6;   // instead of 18
```

#### **ğŸ’¾ Optimize Resource Usage**
```verilog
// Sá»­ dá»¥ng smaller timer width náº¿u khÃ´ng cáº§n 32-bit
reg [15:0] timer;  // instead of [31:0]

// Combine related signals
wire [2:0] lights = {red_light, yellow_light, green_light};
```

#### **ğŸ”§ Improve Readability**
```verilog
// Sá»­ dá»¥ng meaningful parameter names
localparam STATE_GREEN  = 2'b00;
localparam STATE_YELLOW = 2'b01;
localparam STATE_RED    = 2'b10;

// Add comments for complex logic
// Timer zero detection (1 clock early for proper timing)
assign timer_zero = (timer == 1);
```

</details>

---

## ğŸ› ï¸ **TÃ™Y CHá»ˆNH Há»† THá»NG**

### â±ï¸ **Thay Äá»•i Timing**

<details>
<summary><strong>ğŸ•°ï¸ CÃ¡ch Ä‘iá»u chá»‰nh thá»i gian cÃ¡c pha</strong></summary>

#### **File: `timer.v`**
```verilog
// TÃ¬m vÃ  sá»­a cÃ¡c parameter nÃ y:
parameter ONE_SECOND  = 1;      // Simulation time unit
parameter GREEN_TIME  = 20;     // TÄƒng tá»« 15 lÃªn 20 giÃ¢y
parameter YELLOW_TIME = 5;      // TÄƒng tá»« 3 lÃªn 5 giÃ¢y
parameter RED_TIME    = 25;     // TÄƒng tá»« 18 lÃªn 25 giÃ¢y
```

#### **áº¢nh hÆ°á»Ÿng:**
- Tá»•ng chu ká»³: 50 giÃ¢y (thay vÃ¬ 36 giÃ¢y)
- Simulation time sáº½ lÃ¢u hÆ¡n
- Cáº§n update testbench timeout

</details>

### ğŸ¨ **Thay Äá»•i Display Format**

<details>
<summary><strong>ğŸ“± Custom display patterns</strong></summary>

#### **Hiá»ƒn thá»‹ vá»›i dáº¥u cháº¥m (MM:SS)**
```verilog
// Trong seg7_display module
// ThÃªm decimal point cho tens digit
assign display[15:8] = to_seg7(tens) & 8'b01111111; // Clear bit 7 for dot
assign display[7:0]  = to_seg7(ones);
```

#### **Hiá»ƒn thá»‹ tráº¡ng thÃ¡i báº±ng chá»¯**
```verilog
// Thay tháº¿ timer display báº±ng state display
always @(*) begin
    case (current_state)
        GREEN:  display = {8'b10000010, 8'b10000010}; // "GO"
        YELLOW: display = {8'b11000000, 8'b11000000}; // "00" (warning)
        RED:    display = {8'b10100100, 8'b10100100}; // "22" (stop)
        default: display = 16'hFFFF;
    endcase
end
```

</details>

### ğŸ”„ **ThÃªm States Má»›i**

<details>
<summary><strong>ğŸš¦ ThÃªm tráº¡ng thÃ¡i FLASHING</strong></summary>

#### **BÆ°á»›c 1: Update FSM (`traffic_light_fsm.v`)}
```verilog
// ThÃªm state má»›i
localparam GREEN   = 2'b00;
localparam YELLOW  = 2'b01;
localparam RED     = 2'b10;
localparam FLASHING = 2'b11;  // New state

// Update next_state logic
always @(*) begin
    case (current_state)
        GREEN:   next_state = YELLOW;
        YELLOW:  next_state = RED;
        RED:     next_state = FLASHING;  // Go to flashing
        FLASHING: next_state = GREEN;    // Then back to green
        default: next_state = GREEN;
    endcase
end
```

#### **BÆ°á»›c 2: Update Timer (`timer.v`)**
```verilog
parameter FLASHING_TIME = 5;  // 5 seconds flashing

// Add to load_value logic
always @(*) begin
    case (current_state)
        GREEN:    load_value = GREEN_TIME * ONE_SECOND;
        YELLOW:   load_value = YELLOW_TIME * ONE_SECOND;
        RED:      load_value = RED_TIME * ONE_SECOND;
        FLASHING: load_value = FLASHING_TIME * ONE_SECOND;
        default:  load_value = GREEN_TIME * ONE_SECOND;
    endcase
end
```

#### **BÆ°á»›c 3: Update Light Control (`traffic_light.v`)**
```verilog
// Add flashing logic
reg flash_clk;
always @(posedge clk) begin
    if (!rst_n)
        flash_clk <= 0;
    else
        flash_clk <= ~flash_clk;  // Toggle every clock
end

// Update light control
always @(*) begin
    case (current_state)
        GREEN: begin
            green_light = 1'b1;
            yellow_light = 1'b0;
            red_light = 1'b0;
        end
        YELLOW: begin
            green_light = 1'b0;
            yellow_light = 1'b1;
            red_light = 1'b0;
        end
        RED: begin
            green_light = 1'b0;
            yellow_light = 1'b0;
            red_light = 1'b1;
        end
        FLASHING: begin
            green_light = 1'b0;
            yellow_light = flash_clk;  // Flashing yellow
            red_light = 1'b0;
        end
    endcase
end
```

</details>

### ğŸ›ï¸ **ThÃªm External Control**

<details>
<summary><strong>ğŸš¨ Emergency/Manual Override</strong></summary>

#### **ThÃªm input signals:**
```verilog
module traffic_light(
    input clk,
    input rst_n,
    input emergency,        // Emergency override
    input manual_advance,   // Manual state advance
    // ... existing signals
);
```

#### **Emergency logic:**
```verilog
// Override normal operation
always @(*) begin
    if (emergency) begin
        // Force all lights to flash red
        red_light = flash_clk;
        yellow_light = 1'b0;
        green_light = 1'b0;
    end else begin
        // Normal operation
        case (current_state)
            // ... existing logic
        endcase
    end
end
```

#### **Manual advance:**
```verilog
// In FSM module
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        current_state <= GREEN;
    end else if (manual_advance || (timer_zero && !pending_state_change)) begin
        current_state <= next_state;
        timer_load <= 1'b1;
    end
    // ... rest of logic
end
```

</details>

---

## ğŸ§ª Kiá»ƒm Thá»­ vÃ  MÃ´ Phá»ng

---

## ğŸ§ª **KIá»‚M THá»¬ VÃ€ MÃ” PHá»NG**

### ğŸ“ **Testbench Files**

<table>
<tr>
<th width="30%">File</th>
<th width="70%">MÃ´ Táº£</th>
</tr>
<tr>
<td><strong>ğŸ“„ tb_traffic_light.v</strong></td>
<td>
â€¢ Testbench chÃ­nh cho toÃ n há»‡ thá»‘ng<br>
â€¢ Tá»± Ä‘á»™ng táº¡o clock 10MHz (50ns high, 50ns low)<br>
â€¢ Reset sequence vÃ  monitoring Ä‘áº§y Ä‘á»§<br>
â€¢ Decode LED 7 Ä‘oáº¡n Ä‘á»ƒ hiá»ƒn thá»‹ sá»‘ tháº­p phÃ¢n<br>
â€¢ Dá»«ng tá»± Ä‘á»™ng sau 2 chu ká»³ hoÃ n chá»‰nh
</td>
</tr>
<tr>
<td><strong>ğŸ“„ tb_timer.v</strong></td>
<td>
â€¢ Testbench riÃªng cho module timer<br>
â€¢ Kiá»ƒm tra load, count down, zero detection<br>
â€¢ Test cÃ¡c trÆ°á»ng há»£p edge case
</td>
</tr>
<tr>
<td><strong>ğŸ“„ *_fsm_tb.v</strong></td>
<td>
â€¢ Testbench cho FSM module<br>
â€¢ Kiá»ƒm tra state transition<br>
â€¢ Verify timer_load signal timing
</td>
</tr>
</table>

### ğŸ“ˆ **Signals Quan Trá»ng Trong GTKWave**

<details>
<summary><strong>ğŸ” Danh sÃ¡ch tÃ­n hiá»‡u cáº§n quan sÃ¡t</strong></summary>

#### ğŸ•°ï¸ **Clock vÃ  Control**
- `clk` - Clock há»‡ thá»‘ng (10MHz)
- `rst_n` - Reset signal (active low)

#### ğŸš¦ **Light Control**
- `red_light` - ÄÃ¨n Ä‘á»
- `yellow_light` - ÄÃ¨n vÃ ng  
- `green_light` - ÄÃ¨n xanh

#### ğŸ”„ **State Machine**
- `uut.fsm_inst.current_state[1:0]` - Tráº¡ng thÃ¡i hiá»‡n táº¡i
- `uut.fsm_inst.next_state[1:0]` - Tráº¡ng thÃ¡i tiáº¿p theo
- `uut.fsm_inst.pending_state_change` - Cá» chuyá»ƒn tráº¡ng thÃ¡i

#### â° **Timer Signals**
- `timer[31:0]` - GiÃ¡ trá»‹ timer hiá»‡n táº¡i
- `timer_load` - TÃ­n hiá»‡u náº¡p timer
- `uut.timer_zero` - PhÃ¡t hiá»‡n timer = 0

#### ğŸ“± **Display**
- `display_led[15:0]` - Raw LED data
- `uut.display_inst.value[7:0]` - GiÃ¡ trá»‹ input cá»§a display
- `uut.display_inst.ones[3:0]` - Chá»¯ sá»‘ hÃ ng Ä‘Æ¡n vá»‹
- `uut.display_inst.tens[3:0]` - Chá»¯ sá»‘ hÃ ng chá»¥c

</details>

### ğŸ“ˆ **Káº¿t Quáº£ MÃ´ Phá»ng Thá»±c Táº¿**

#### ğŸ¯ **Simulation Results Overview**

<div align="center">
  <img src="images/gtkwave_simulation_overview.png" alt="GTKWave Simulation Overview" width="800"/>
  <p><em>Tá»•ng quan káº¿t quáº£ mÃ´ phá»ng trong GTKWave - Hiá»ƒn thá»‹ full cycle cá»§a há»‡ thá»‘ng</em></p>
</div>

#### ğŸ” **Chi Tiáº¿t Timing Analysis**

<div align="center">
  <img src="images/gtkwave_timing_detailed.png" alt="GTKWave Detailed Timing" width="800"/>
  <p><em>PhÃ¢n tÃ­ch timing chi tiáº¿t - State transitions vÃ  timer behavior</em></p>
</div>

#### âš¡ **Critical State Transitions**

<div align="center">
  <img src="images/gtkwave_state_transitions.png" alt="GTKWave State Transitions" width="800"/>
  <p><em>Zoom vÃ o cÃ¡c Ä‘iá»ƒm chuyá»ƒn tráº¡ng thÃ¡i quan trá»ng vá»›i timer_load signals</em></p>
</div>

### ğŸ“Š **Waveform Analysis Guide**

<details>
<summary><strong>ğŸ” CÃ¡ch Ä‘á»c waveform tá»« cÃ¡c hÃ¬nh áº£nh trÃªn</strong></summary>

#### **ğŸ“¸ HÃ¬nh 1: Simulation Overview**
- **Timeframe**: Hiá»ƒn thá»‹ toÃ n bá»™ chu ká»³ hoáº¡t Ä‘á»™ng
- **Key Signals**: 
  - `clk` - Clock signal (10MHz)
  - `current_state` - FSM state changes
  - `timer` - Countdown values
  - Light signals - Red/Yellow/Green activation
- **Observation**: Chu ká»³ hoÃ n chá»‰nh 36 giÃ¢y Ä‘Æ°á»£c thá»ƒ hiá»‡n rÃµ rÃ ng

#### **ğŸ“¸ HÃ¬nh 2: Detailed Timing**
- **Focus**: Critical timing points vÃ  state transitions
- **Analysis**:
  - Timer countdown behavior
  - State change synchronization
  - Display update timing
  - Zero detection accuracy

#### **ğŸ“¸ HÃ¬nh 3: State Transitions**
- **Zoom Level**: Detailed view of transition moments
- **Critical Points**:
  - `timer_load` pulse generation
  - State change timing
  - Light control synchronization
  - Display value updates

</details>

<details>
<summary><strong>ğŸ“Š Timeline hoÃ n chá»‰nh má»™t chu ká»³</strong></summary>

#### ğŸ”´ **Phase 1: RED LIGHT (0-1800ns)**
```
Time=     150 | RED=1 YELLOW=0 GREEN=0 | Display=18 | State=RED
Time=     250 | RED=1 YELLOW=0 GREEN=0 | Display=17 | State=RED
Time=     350 | RED=1 YELLOW=0 GREEN=0 | Display=16 | State=RED
Time=     450 | RED=1 YELLOW=0 GREEN=0 | Display=15 | State=RED
...
Time=  1750150 | RED=1 YELLOW=0 GREEN=0 | Display=02 | State=RED
Time=  1800050 | RED=1 YELLOW=0 GREEN=0 | Display=01 | State=RED
Time=  1800150 | RED=0 YELLOW=0 GREEN=1 | Display=15 | State=GREEN â† Chuyá»ƒn tráº¡ng thÃ¡i
```

#### ğŸŸ¢ **Phase 2: GREEN LIGHT (1800-3300ns)**
```
Time=  1800150 | RED=0 YELLOW=0 GREEN=1 | Display=15 | State=GREEN
Time=  1800250 | RED=0 YELLOW=0 GREEN=1 | Display=14 | State=GREEN
Time=  1800350 | RED=0 YELLOW=0 GREEN=1 | Display=13 | State=GREEN
...
Time=  3200150 | RED=0 YELLOW=0 GREEN=1 | Display=02 | State=GREEN
Time=  3300050 | RED=0 YELLOW=0 GREEN=1 | Display=01 | State=GREEN
Time=  3300150 | RED=0 YELLOW=1 GREEN=0 | Display=03 | State=YELLOW â† Chuyá»ƒn tráº¡ng thÃ¡i
```

#### ğŸŸ¡ **Phase 3: YELLOW LIGHT (3300-3600ns)**
```
Time=  3300150 | RED=0 YELLOW=1 GREEN=0 | Display=03 | State=YELLOW
Time=  3300250 | RED=0 YELLOW=1 GREEN=0 | Display=02 | State=YELLOW
Time=  3300350 | RED=0 YELLOW=1 GREEN=0 | Display=01 | State=YELLOW
Time=  3600150 | RED=1 YELLOW=0 GREEN=0 | Display=18 | State=RED â† Láº·p láº¡i
```

</details>

### ğŸ” **GTKWave Configuration Tips**

<details>
<summary><strong>âš™ï¸ CÃ¡ch setting tá»‘i Æ°u GTKWave</strong></summary>

#### ğŸ“ **BÆ°á»›c 1: Má»Ÿ file VCD**
```bash
gtkwave traffic_light.vcd &
```

#### ğŸ“ **BÆ°á»›c 2: Add signals theo thá»© tá»±**
1. **NhÃ³m Clock**: `clk`, `rst_n`
2. **NhÃ³m Lights**: `red_light`, `yellow_light`, `green_light`
3. **NhÃ³m State**: `uut.fsm_inst.current_state[1:0]`
4. **NhÃ³m Timer**: `timer[31:0]`, `timer_load`, `uut.timer_zero`
5. **NhÃ³m Display**: `display_led[15:0]`

#### ğŸ“ **BÆ°á»›c 3: Format hiá»ƒn thá»‹**
- **State signals**: Chá»n format `Enum` hoáº·c `Binary`
- **Timer**: Chá»n format `Decimal`
- **Display**: Chá»n format `Hexadecimal`

#### ğŸ“ **BÆ°á»›c 4: Zoom vÃ  Navigate**
- **Zoom to fit**: `Ctrl + Alt + F`
- **Zoom in**: `Ctrl + +`
- **Zoom out**: `Ctrl + -`
- **Find transition**: Click chuá»™t pháº£i â†’ "Search"

#### ğŸ“¸ **BÆ°á»›c 5: Screenshots nhÆ° trong project**

<div align="center">
  
**ğŸ¯ Recommended GTKWave Layout:**

<img src="images/gtkwave_recommended_layout.png" alt="GTKWave Recommended Layout" width="600"/>

*Layout tá»‘i Æ°u vá»›i signal grouping vÃ  formatting chuáº©n*

</div>

**ğŸ’¡ Pro Tips:**
- Group related signals together (nhÆ° trong hÃ¬nh)
- Use different colors cho cÃ¡c nhÃ³m signal khÃ¡c nhau
- Save workspace Ä‘á»ƒ reuse configuration
- Use cursors Ä‘á»ƒ measure timing accurately

</details>

</details>

---

## âš™ï¸ **CHU TRÃŒNH HOáº T Äá»˜NG CHI TIáº¾T**

### ğŸ”„ **State Machine Flow**

```
        ğŸ RESET
         â”‚
         â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   POWER ON      â”‚
    â”‚   â†“             â”‚
    â”‚   GREEN STATE   â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   timer = 15    â”‚                       â”‚
    â”‚   green_light=1 â”‚                       â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
         â”‚                                    â”‚
         â”‚ timer = 0                          â”‚
         â–¼                                    â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚
    â”‚  YELLOW STATE   â”‚                       â”‚
    â”‚  timer = 3      â”‚                       â”‚
    â”‚  yellow_light=1 â”‚                       â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â”‚
         â”‚                                    â”‚
         â”‚ timer = 0                          â”‚
         â–¼                                    â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                       â”‚
    â”‚   RED STATE     â”‚                       â”‚
    â”‚   timer = 18    â”‚                       â”‚
    â”‚   red_light=1   â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â”‚ timer = 0
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ LOOP â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### â±ï¸ **Timing Sequence Chi Tiáº¿t**

<details>
<summary><strong>ğŸ•°ï¸ Critical Timing Points</strong></summary>

#### ğŸ“ **State Transition Timing**
```
Clock N-2: timer=3, normal operation
Clock N-1: timer=2, normal operation  
Clock N:   timer=1, timer_zero=1 detected â† Critical point
Clock N+1: State change, timer_load=1, timer=new_value
Clock N+2: timer_load=0, timer=new_value-1
Clock N+3: timer=new_value-2, normal operation
```

#### ğŸ“ **Reset Timing**
```
Before reset: Any state, any timer value
Reset asserted: rst_n=0
Clock edge: current_state=GREEN, timer=15, timer_load=1
Next clock: timer_load=0, timer=14
Normal operation resumes
```

#### ğŸ“ **Display Update Timing**
```
Timer change: timer=25
Combinational logic: value=25, tens=2, ones=5
Same clock: display[15:8]=seg7(2), display[7:0]=seg7(5)
Result: Display shows "25" immediately
```

</details>

### ğŸ›¡ï¸ **Safety Features**

<table>
<tr>
<th width="30%">Feature</th>
<th width="70%">MÃ´ Táº£</th>
</tr>
<tr>
<td><strong>ğŸ”’ Fail-Safe Reset</strong></td>
<td>
â€¢ Reset báº¥t Ä‘á»“ng bá»™, Æ°u tiÃªn cao nháº¥t<br>
â€¢ LuÃ´n chuyá»ƒn vá» GREEN state khi reset<br>
â€¢ Timer Ä‘Æ°á»£c náº¡p giÃ¡ trá»‹ GREEN_TIME ngay láº­p tá»©c
</td>
</tr>
<tr>
<td><strong>ğŸ›¡ï¸ State Protection</strong></td>
<td>
â€¢ Cá» <code>pending_state_change</code> ngÄƒn cháº·n transition liÃªn tá»¥c<br>
â€¢ Chá»‰ má»™t state change má»—i timer cycle<br>
â€¢ Default case trong state machine cho unknown states
</td>
</tr>
<tr>
<td><strong>â° Timer Protection</strong></td>
<td>
â€¢ Timer khÃ´ng thá»ƒ Ä‘áº¿m xuá»‘ng Ã¢m (if timer > 0)<br>
â€¢ Load value validation theo state<br>
â€¢ Zero detection chÃ­nh xÃ¡c
</td>
</tr>
<tr>
<td><strong>ğŸ“± Display Protection</strong></td>
<td>
â€¢ Logic combinational, khÃ´ng cÃ³ race condition<br>
â€¢ Default case cho unknown digits<br>
â€¢ Reset hiá»ƒn thá»‹ 0xFF (táº¯t táº¥t cáº£ segment)
</td>
</tr>
</table>

---

## ğŸ“ **CÃC FILE LIÃŠN QUAN**

- **README.md** - TÃ i liá»‡u hÆ°á»›ng dáº«n sá»­ dá»¥ng vÃ  thÃ´ng tin dá»± Ã¡n
- **traffic_light.v** - Module chÃ­nh cá»§a há»‡ thá»‘ng Ä‘Ã¨n giao thÃ´ng
- **traffic_light_fsm.v** - Module mÃ¡y tráº¡ng thÃ¡i (FSM)
- **timer.v** - Module bá»™ Ä‘áº¿m thá»i gian
- **seg7_display.v** - Module hiá»ƒn thá»‹ LED 7 Ä‘oáº¡n
- **tb_traffic_light.v** - Testbench cho mÃ´ phá»ng
- **run_traffic_light_sim.sh** - Script cháº¡y mÃ´ phá»ng Ä‘áº§y Ä‘á»§
- **run_traffic_quick.sh** - Script cháº¡y mÃ´ phá»ng nhanh
- **NGUYEN_LY_HOAT_DONG.md** - TÃ i liá»‡u nguyÃªn lÃ½ hoáº¡t Ä‘á»™ng
- **SYSTEM_SUMMARY.txt** - TÃ³m táº¯t há»‡ thá»‘ng

## ğŸ“Š **Káº¾T QUáº¢ MÃ” PHá»NG**

### 1. **Thá»i Gian HoÃ n ThÃ nh Má»™t Chu Ká»³ (36 giÃ¢y)**

| Thá»i Gian (giÃ¢y) | Tráº¡ng ThÃ¡i ÄÃ¨n | Tráº¡ng ThÃ¡i FSM | GiÃ¡ Trá»‹ Timer | Hiá»ƒn Thá»‹ LED |
|-------------------|----------------|-----------------|----------------|---------------|
| 0                 | Äá»             | RED             | 18             | 18            |
| 15                | VÃ ng           | YELLOW          | 3              | 03            |
| 18                | Äá»             | RED             | 18             | 18            |
| 33                | VÃ ng           | YELLOW          | 3              | 03            |
| 36                | Äá»             | RED             | 18             | 18            |

### 2. **Waveform Trong GTKWave**

- **Clock Signal**: Xem xung clock 10MHz
- **Reset Signal**: Quan sÃ¡t tÃ­n hiá»‡u reset vÃ  tráº¡ng thÃ¡i sau reset
- **Light Control Signals**: Theo dÃµi sá»± thay Ä‘á»•i cá»§a `red_light`, `yellow_light`, `green_light`
- **State Signals**: Kiá»ƒm tra `current_state` vÃ  `next_state` trong FSM
- **Timer Signal**: Theo dÃµi giÃ¡ trá»‹ cá»§a timer vÃ  tÃ­n hiá»‡u `timer_load`
- **Display Signal**: Xem cÃ¡ch hiá»ƒn thá»‹ LED 7 Ä‘oáº¡n thay Ä‘á»•i theo thá»i gian

---

## ğŸ” **TROUBLESHOOTING**

### 1. **Lá»—i BiÃªn Dá»‹ch**

- Kiá»ƒm tra cÃº phÃ¡p Verilog trong táº¥t cáº£ cÃ¡c file
- Äáº£m báº£o khÃ´ng cÃ³ lá»—i chÃ­nh táº£ trong tÃªn module vÃ  tÃ­n hiá»‡u

### 2. **Lá»—i Khi Cháº¡y MÃ´ Phá»ng**

- Äáº£m báº£o Ä‘Ã£ biÃªn dá»‹ch táº¥t cáº£ cÃ¡c module trÆ°á»›c khi cháº¡y mÃ´ phá»ng
- Kiá»ƒm tra quyá»n thá»±c thi cá»§a cÃ¡c file script (`run_traffic_light_sim.sh`, `run_traffic_quick.sh`)

### 3. **Lá»—i Khi Xem Waveform Trong GTKWave**

- Äáº£m báº£o file VCD Ä‘Æ°á»£c táº¡o ra sau khi cháº¡y mÃ´ phá»ng
- Kiá»ƒm tra cÃ i Ä‘áº·t cá»§a GTKWave vÃ  thá»­ má»Ÿ láº¡i file VCD

---

### ğŸ“¸ **HÆ°á»›ng Dáº«n Táº¡o Screenshots**

<details>
<summary><strong>ğŸ¯ CÃ¡ch táº¡o cÃ¡c hÃ¬nh áº£nh minh há»a nhÆ° trong project</strong></summary>

#### **ğŸ”§ BÆ°á»›c 1: Chuáº©n bá»‹ há»‡ thá»‘ng**
```bash
# Cháº¡y mÃ´ phá»ng Ä‘á»ƒ táº¡o file VCD
./run_traffic_light_sim.sh

# Má»Ÿ GTKWave
gtkwave traffic_light.vcd &
```

#### **ğŸ“Š BÆ°á»›c 2: Táº¡o System Architecture Diagram**
- Sá»­ dá»¥ng drawing tools (Visio, Draw.io, hoáº·c Inkscape)
- Follow template trong file cÃ³ sáºµn
- Export as PNG vá»›i resolution 600-800px width

#### **ğŸ“ˆ BÆ°á»›c 3: GTKWave Screenshots**

**ğŸ¯ Overview Screenshot:**
1. Add all major signals: clk, rst_n, current_state, timer, lights
2. Zoom to fit 1-2 complete cycles
3. Format signals appropriately (Binary/Decimal)
4. Take screenshot: `File â†’ Print â†’ Save as Image`

**ğŸ” Detailed Timing Screenshot:**
1. Zoom vÃ o critical transition points
2. Add more detailed signals (timer_load, zero, etc.)
3. Use cursors Ä‘á»ƒ highlight timing relationships
4. Capture vá»›i measurement annotations

**âš¡ State Transition Screenshot:**
1. Maximum zoom vÃ o 1 state transition
2. Show exact timing cá»§a timer_zero, state_change, timer_load
3. Highlight critical signals
4. Add timing measurements

#### **ğŸ“ BÆ°á»›c 4: Organize Files**
```bash
# Táº¡o structure nhÆ° trong project
mkdir -p images
mv *.png images/

# Rename files theo convention
mv screenshot1.png images/system_architecture_highlevel.png
mv gtkwave1.png images/gtkwave_simulation_overview.png
mv gtkwave2.png images/gtkwave_timing_detailed.png
mv gtkwave3.png images/gtkwave_state_transitions.png
```

#### **âœ… Quality Guidelines:**
- **Resolution**: Minimum 600px width cho readability
- **Format**: PNG preferred (better for technical diagrams)
- **Labels**: Ensure all signal names are visible
- **Contrast**: Good contrast Ä‘á»ƒ dá»… Ä‘á»c khi in B&W
- **Consistency**: Same zoom levels vÃ  formatting across similar images

</details>

---

## ğŸ”§ **TÃ™Y CHá»ˆNH Há»† THá»NG**

### 1. **Thay Äá»•i Thá»i Gian ÄÃ¨n**

- Má»Ÿ file `timer.v`
- Sá»­a Ä‘á»•i cÃ¡c tham sá»‘:
```verilog
parameter GREEN_TIME  = 15;   // Thá»i gian Ä‘Ã¨n xanh
parameter YELLOW_TIME = 3;    // Thá»i gian Ä‘Ã¨n vÃ ng  
parameter RED_TIME    = 18;   // Thá»i gian Ä‘Ã¨n Ä‘á»
```

### 2. **ThÃªm Tráº¡ng ThÃ¡i Má»›i**

- Cáº­p nháº­t file `traffic_light_fsm.v` vá»›i tráº¡ng thÃ¡i má»›i
- ThÃªm logic tÆ°Æ¡ng á»©ng trong `timer.v` vÃ  `traffic_light.v`

### 3. **Thay Äá»•i Hiá»ƒn Thá»‹**

- Sá»­a Ä‘á»•i module `seg7_display` trong `traffic_light.v` Ä‘á»ƒ thay Ä‘á»•i Ä‘á»‹nh dáº¡ng hiá»ƒn thá»‹
- CÃ³ thá»ƒ thÃªm cháº¿ Ä‘á»™ hiá»ƒn thá»‹ thá»i gian thá»±c (MM:SS) hoáº·c hiá»ƒn thá»‹ tráº¡ng thÃ¡i báº±ng chá»¯

---

## ğŸ“š **TÃ€I LIá»†U THAM KHáº¢O**

### ğŸ“– **TÃ i Liá»‡u Ká»¹ Thuáº­t**

<table>
<tr>
<th width="40%">TÃ i Liá»‡u</th>
<th width="60%">MÃ´ Táº£</th>
</tr>
<tr>
<td><strong>ğŸ“‹ NGUYEN_LY_HOAT_DONG.md</strong></td>
<td>
â€¢ Giáº£i thÃ­ch chi tiáº¿t nguyÃªn lÃ½ hoáº¡t Ä‘á»™ng<br>
â€¢ SÆ¡ Ä‘á»“ khá»‘i vÃ  timing diagram<br>
â€¢ PhÃ¢n tÃ­ch signal flow<br>
â€¢ TÃ i liá»‡u báº±ng tiáº¿ng Viá»‡t
</td>
</tr>
<tr>
<td><strong>ğŸ“Š SYSTEM_SUMMARY.txt</strong></td>
<td>
â€¢ TÃ³m táº¯t há»‡ thá»‘ng vÃ  I/O<br>
â€¢ Performance metrics<br>
â€¢ Signal analysis detail<br>
â€¢ ASCII diagrams
</td>
</tr>
<tr>
<td><strong>ğŸ“„ SYSTEM_DIAGRAM.md</strong></td>
<td>
â€¢ SÆ¡ Ä‘á»“ khá»‘i há»‡ thá»‘ng<br>
â€¢ Module interconnection<br>
â€¢ Data flow diagrams
</td>
</tr>
<tr>
<td><strong>ğŸ§ª tb_*.v files</strong></td>
<td>
â€¢ VÃ­ dá»¥ code sá»­ dá»¥ng modules<br>
â€¢ Best practices cho testbench<br>
â€¢ Verification methodology
</td>
</tr>
</table>

### ğŸ”— **External References**

- **IEEE 1364-2001** - Verilog Hardware Description Language
- **FPGA Design Guidelines** - Clock domain vÃ  reset strategies  
- **Digital Design Principles** - State machine design patterns
- **GTKWave User Guide** - Waveform analysis vÃ  debugging

---

## ğŸ¤ **ÄÃ“NG GÃ“P VÃ€ PHÃT TRIá»‚N**

### ğŸŒŸ **CÃ¡ch ÄÃ³ng GÃ³p**

<details>
<summary><strong>ğŸ“ Quy trÃ¬nh contribution</strong></summary>

#### **BÆ°á»›c 1: Setup Development Environment**
```bash
# Clone repository
git clone [your-repo-url]
cd traffic-light-system

# Create development branch
git checkout -b feature/your-feature-name

# Setup environment
chmod +x *.sh
```

#### **BÆ°á»›c 2: Development Workflow**
```bash
# Make changes to code
vim traffic_light.v

# Test changes
./run_traffic_light_sim.sh

# Verify no regression
./run_traffic_quick.sh

# Check waveform
gtkwave traffic_light.vcd
```

#### **BÆ°á»›c 3: Submit Changes**
```bash
# Add and commit changes
git add .
git commit -m "feat: add emergency override functionality"

# Push to branch
git push origin feature/your-feature-name

# Create Pull Request
```

</details>

### ğŸ¯ **Roadmap & Future Features**

<table>
<tr>
<th width="15%">Priority</th>
<th width="35%">Feature</th>
<th width="50%">Description</th>
</tr>
<tr>
<td><strong>ğŸ”¥ HIGH</strong></td>
<td><strong>Vehicle Detection</strong></td>
<td>
â€¢ ThÃªm sensor input cho phÃ¡t hiá»‡n xe<br>
â€¢ Adaptive timing dá»±a trÃªn traffic density<br>
â€¢ Smart intersection management
</td>
</tr>
<tr>
<td><strong>ğŸ”¥ HIGH</strong></td>
<td><strong>Pedestrian Crossing</strong></td>
<td>
â€¢ Button input cho pedestrian request<br>
â€¢ Walk/Don't Walk signals<br>
â€¢ Minimum green time protection
</td>
</tr>
<tr>
<td><strong>ğŸŸ¡ MEDIUM</strong></td>
<td><strong>Emergency Services</strong></td>
<td>
â€¢ Emergency vehicle preemption<br>
â€¢ Fire truck/ambulance priority<br>
â€¢ Automatic signal override
</td>
</tr>
<tr>
<td><strong>ğŸŸ¡ MEDIUM</strong></td>
<td><strong>Network Communication</strong></td>
<td>
â€¢ Multiple intersection coordination<br>
â€¢ Central traffic management<br>
â€¢ Real-time status reporting
</td>
</tr>
<tr>
<td><strong>ğŸŸ¢ LOW</strong></td>
<td><strong>Advanced Display</strong></td>
<td>
â€¢ LCD display thay vÃ¬ LED 7-segment<br>
â€¢ Countdown vá»›i seconds/minutes<br>
â€¢ Status messages
</td>
</tr>
<tr>
<td><strong>ğŸŸ¢ LOW</strong></td>
<td><strong>Power Management</strong></td>
<td>
â€¢ Sleep mode during low traffic<br>
â€¢ Solar power integration<br>
â€¢ Battery backup system
</td>
</tr>
</table>

### ğŸ’¡ **Ideas for Enhancement**

<details>
<summary><strong>ğŸš€ Advanced Features Brainstorm</strong></summary>

#### **ğŸ¤– AI/ML Integration**
- **Traffic Pattern Learning**: Há»c pattern Ä‘á»ƒ tá»‘i Æ°u timing
- **Predictive Control**: Dá»± Ä‘oÃ¡n traffic vÃ  adjust proactively  
- **Adaptive Algorithms**: Machine learning cho optimal flow

#### **ğŸŒ IoT Connectivity**
- **Cloud Integration**: Upload traffic data lÃªn cloud
- **Mobile App**: Smartphone app Ä‘á»ƒ monitor status
- **Weather Integration**: Adjust timing theo weather conditions

#### **ğŸ”§ Hardware Extensions**
- **Camera Integration**: Computer vision cho vehicle detection
- **Sound Detection**: Emergency vehicle siren detection
- **Environmental Sensors**: Air quality, temperature monitoring

#### **ğŸ“Š Analytics & Monitoring**
- **Traffic Analytics**: Detailed reporting vÃ  statistics
- **Performance Metrics**: System uptime, efficiency measures
- **Predictive Maintenance**: Detect issues before failures

</details>

---

## ğŸ“„ **LICENSE & LEGAL**

### ğŸ“œ **License Information**

```
MIT License

Copyright (c) 2025 Thao Nguyen

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

### âš–ï¸ **Disclaimer**

- ÄÃ¢y lÃ  project **educational/demonstration** purposes
- **KhÃ´ng dÃ nh cho production** traffic control systems
- Cáº§n **additional safety verification** cho real-world deployment
- Authors **khÃ´ng chá»‹u trì±…nhiá»‡m** cho any damages tá»« viá»‡c sá»­ dá»¥ng code nÃ y

---

## ğŸ‘¨â€ğŸ’» **THÃ”NG TIN TÃC GIáº¢**

### ğŸ“ **Author Information**

<div align="center">

**THAO NGUYEN**

ğŸ¯ *Digital Design Engineer & FPGA Developer*

---

ğŸ“§ **Email**: [your.email@domain.com]  
ğŸ”— **GitHub**: [@your_github_username]  
ğŸ’¼ **LinkedIn**: [linkedin.com/in/your_profile]  
ğŸŒ **Portfolio**: [your-portfolio-website.com]

---

*"Passionate about Digital Design, FPGA Development, and Hardware Description Languages"*

</div>

### ğŸ† **Skills & Expertise**
- **Hardware Description Languages**: Verilog, VHDL, SystemVerilog
- **FPGA Platforms**: Xilinx, Intel/Altera, Lattice
- **Simulation Tools**: ModelSim, Vivado, Quartus Prime
- **Digital Design**: State Machines, Timing Analysis, Clock Domain Crossing
- **Verification**: Testbench Design, Functional Verification, Assertion-based Verification

### ğŸ¯ **Project Goals**
- **Education**: Provide comprehensive learning resource cho Digital Design
- **Open Source**: Contribute to open-source hardware design community  
- **Best Practices**: Demonstrate proper HDL coding standards
- **Documentation**: Show importance of thorough project documentation

---

## ğŸ™ **ACKNOWLEDGMENTS**

### ğŸ‘ **Special Thanks**

- **Open Source Community** - For providing excellent tools nhÆ° Icarus Verilog vÃ  GTKWave
- **Digital Design Community** - For sharing knowledge vÃ  best practices
- **Students & Educators** - For feedback vÃ  suggestions Ä‘á»ƒ improve project
- **Contributors** - All nhá»¯ng ngÆ°á»i Ä‘Ã£ help test, debug, vÃ  enhance há»‡ thá»‘ng nÃ y

### ğŸ› ï¸ **Tools & Technologies Used**

<div align="center">

| Tool | Purpose | Version |
|------|---------|---------|
| **Icarus Verilog** | HDL Compiler & Simulator | v10.0+ |
| **GTKWave** | Waveform Viewer | v3.3+ |
| **VS Code** | Code Editor | Latest |
| **Git** | Version Control | v2.0+ |
| **Bash** | Scripting & Automation | v4.0+ |
| **Markdown** | Documentation | Standard |

</div>

---

<div align="center">

## ğŸ‰ **Káº¾T LUáº¬N**

### ğŸš¦ **Traffic Light Control System** ğŸš¦

**Má»™t dá»± Ã¡n hoÃ n chá»‰nh vá» Digital Design vá»›i Verilog HDL**

---

âœ¨ **Cáº£m Æ¡n báº¡n Ä‘Ã£ quan tÃ¢m Ä‘áº¿n project nÃ y!** âœ¨

*Náº¿u project nÃ y há»¯u Ã­ch cho báº¡n, Ä‘á»«ng quÃªn â­ star repository vÃ  share vá»›i báº¡n bÃ¨!*

---

ğŸ”„ **Keep Learning, Keep Building!** ğŸ”„

*"The best way to learn digital design is by doing it"*

---

**ğŸ“… Last Updated**: June 17, 2025  
**ğŸ“ Version**: 2.0  
**ğŸ”§ Status**: Active Development

</div>

---

**ğŸš¦ Happy Coding & Stay Safe! ğŸš¦**
