                                            Floating-Point-ALU
Verilog Gate level Implementation of floating point arithmetic as per IEEE 754

operation[1:0]

    00    =>   Addition
  
    01    =>   Substraction
  
    10    =>   Multiplication
  
    11    =>   Division




RTL Schematic of the Main(ALU) Module:
![WhatsApp Image 2024-06-02 at 14 42 59_7b85f8cc](https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU/assets/97450842/4447ce26-9490-45b8-9b36-9ca69b102d05)



RTL Schematic inside the Main(ALU) Module:
![Screenshot 2024-06-02 141437](https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU/assets/97450842/b28e5698-647d-40a9-8e9e-10603c68e1ab)



Simulation Output:
![Screenshot 2024-06-02 141659](https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU/assets/97450842/7ac4848e-56de-4686-98a6-33122b7987b5)
