

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 13:15:50 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |         Modules        |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |         & Loops        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ dft*                  |  Timing|  -7.21|   262151|  3.804e+06|         -|   262152|     -|  dataflow|  2 (~0%)|  5 (2%)|  2652 (2%)|  2047 (3%)|    -|
    | + Loop_top_loop_proc   |  Timing|  -7.21|   262151|  3.804e+06|         -|   262151|     -|        no|  2 (~0%)|  5 (2%)|  2652 (2%)|  2047 (3%)|    -|
    |  o top_loop_real_part  |      II|   7.30|   262149|  3.804e+06|        70|       64|  4096|       yes|        -|       -|          -|          -|    -|
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------------+----------+
| Interface               | Bitwidth |
+-------------------------+----------+
| imag_sample_address0    | 8        |
| imag_sample_d0          | 32       |
| imag_sample_q0          | 32       |
| real_sample_0_address0  | 4        |
| real_sample_0_address1  | 4        |
| real_sample_0_d0        | 32       |
| real_sample_0_d1        | 32       |
| real_sample_0_q0        | 32       |
| real_sample_0_q1        | 32       |
| real_sample_10_address0 | 4        |
| real_sample_10_address1 | 4        |
| real_sample_10_d0       | 32       |
| real_sample_10_d1       | 32       |
| real_sample_10_q0       | 32       |
| real_sample_10_q1       | 32       |
| real_sample_11_address0 | 4        |
| real_sample_11_address1 | 4        |
| real_sample_11_d0       | 32       |
| real_sample_11_d1       | 32       |
| real_sample_11_q0       | 32       |
| real_sample_11_q1       | 32       |
| real_sample_12_address0 | 4        |
| real_sample_12_address1 | 4        |
| real_sample_12_d0       | 32       |
| real_sample_12_d1       | 32       |
| real_sample_12_q0       | 32       |
| real_sample_12_q1       | 32       |
| real_sample_13_address0 | 4        |
| real_sample_13_address1 | 4        |
| real_sample_13_d0       | 32       |
| real_sample_13_d1       | 32       |
| real_sample_13_q0       | 32       |
| real_sample_13_q1       | 32       |
| real_sample_14_address0 | 4        |
| real_sample_14_address1 | 4        |
| real_sample_14_d0       | 32       |
| real_sample_14_d1       | 32       |
| real_sample_14_q0       | 32       |
| real_sample_14_q1       | 32       |
| real_sample_15_address0 | 4        |
| real_sample_15_address1 | 4        |
| real_sample_15_d0       | 32       |
| real_sample_15_d1       | 32       |
| real_sample_15_q0       | 32       |
| real_sample_15_q1       | 32       |
| real_sample_1_address0  | 4        |
| real_sample_1_address1  | 4        |
| real_sample_1_d0        | 32       |
| real_sample_1_d1        | 32       |
| real_sample_1_q0        | 32       |
| real_sample_1_q1        | 32       |
| real_sample_2_address0  | 4        |
| real_sample_2_address1  | 4        |
| real_sample_2_d0        | 32       |
| real_sample_2_d1        | 32       |
| real_sample_2_q0        | 32       |
| real_sample_2_q1        | 32       |
| real_sample_3_address0  | 4        |
| real_sample_3_address1  | 4        |
| real_sample_3_d0        | 32       |
| real_sample_3_d1        | 32       |
| real_sample_3_q0        | 32       |
| real_sample_3_q1        | 32       |
| real_sample_4_address0  | 4        |
| real_sample_4_address1  | 4        |
| real_sample_4_d0        | 32       |
| real_sample_4_d1        | 32       |
| real_sample_4_q0        | 32       |
| real_sample_4_q1        | 32       |
| real_sample_5_address0  | 4        |
| real_sample_5_address1  | 4        |
| real_sample_5_d0        | 32       |
| real_sample_5_d1        | 32       |
| real_sample_5_q0        | 32       |
| real_sample_5_q1        | 32       |
| real_sample_6_address0  | 4        |
| real_sample_6_address1  | 4        |
| real_sample_6_d0        | 32       |
| real_sample_6_d1        | 32       |
| real_sample_6_q0        | 32       |
| real_sample_6_q1        | 32       |
| real_sample_7_address0  | 4        |
| real_sample_7_address1  | 4        |
| real_sample_7_d0        | 32       |
| real_sample_7_d1        | 32       |
| real_sample_7_q0        | 32       |
| real_sample_7_q1        | 32       |
| real_sample_8_address0  | 4        |
| real_sample_8_address1  | 4        |
| real_sample_8_d0        | 32       |
| real_sample_8_d1        | 32       |
| real_sample_8_q0        | 32       |
| real_sample_8_q1        | 32       |
| real_sample_9_address0  | 4        |
| real_sample_9_address1  | 4        |
| real_sample_9_d0        | 32       |
| real_sample_9_d1        | 32       |
| real_sample_9_q0        | 32       |
| real_sample_9_q1        | 32       |
| sum_i_address0          | 8        |
| sum_i_address1          | 8        |
| sum_i_d0                | 32       |
| sum_i_d1                | 32       |
| sum_i_q0                | 32       |
| sum_i_q1                | 32       |
| sum_r_address0          | 8        |
| sum_r_address1          | 8        |
| sum_r_d0                | 32       |
| sum_r_d1                | 32       |
| sum_r_q0                | 32       |
| sum_r_q1                | 32       |
+-------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| sum_r       | out       | float*   |
| sum_i       | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+-------------------------+---------+----------+
| Argument    | HW Interface            | HW Type | HW Usage |
+-------------+-------------------------+---------+----------+
| real_sample | real_sample_0_address0  | port    | offset   |
| real_sample | real_sample_0_ce0       | port    |          |
| real_sample | real_sample_0_d0        | port    |          |
| real_sample | real_sample_0_q0        | port    |          |
| real_sample | real_sample_0_we0       | port    |          |
| real_sample | real_sample_0_address1  | port    | offset   |
| real_sample | real_sample_0_ce1       | port    |          |
| real_sample | real_sample_0_d1        | port    |          |
| real_sample | real_sample_0_q1        | port    |          |
| real_sample | real_sample_0_we1       | port    |          |
| real_sample | real_sample_1_address0  | port    | offset   |
| real_sample | real_sample_1_ce0       | port    |          |
| real_sample | real_sample_1_d0        | port    |          |
| real_sample | real_sample_1_q0        | port    |          |
| real_sample | real_sample_1_we0       | port    |          |
| real_sample | real_sample_1_address1  | port    | offset   |
| real_sample | real_sample_1_ce1       | port    |          |
| real_sample | real_sample_1_d1        | port    |          |
| real_sample | real_sample_1_q1        | port    |          |
| real_sample | real_sample_1_we1       | port    |          |
| real_sample | real_sample_2_address0  | port    | offset   |
| real_sample | real_sample_2_ce0       | port    |          |
| real_sample | real_sample_2_d0        | port    |          |
| real_sample | real_sample_2_q0        | port    |          |
| real_sample | real_sample_2_we0       | port    |          |
| real_sample | real_sample_2_address1  | port    | offset   |
| real_sample | real_sample_2_ce1       | port    |          |
| real_sample | real_sample_2_d1        | port    |          |
| real_sample | real_sample_2_q1        | port    |          |
| real_sample | real_sample_2_we1       | port    |          |
| real_sample | real_sample_3_address0  | port    | offset   |
| real_sample | real_sample_3_ce0       | port    |          |
| real_sample | real_sample_3_d0        | port    |          |
| real_sample | real_sample_3_q0        | port    |          |
| real_sample | real_sample_3_we0       | port    |          |
| real_sample | real_sample_3_address1  | port    | offset   |
| real_sample | real_sample_3_ce1       | port    |          |
| real_sample | real_sample_3_d1        | port    |          |
| real_sample | real_sample_3_q1        | port    |          |
| real_sample | real_sample_3_we1       | port    |          |
| real_sample | real_sample_4_address0  | port    | offset   |
| real_sample | real_sample_4_ce0       | port    |          |
| real_sample | real_sample_4_d0        | port    |          |
| real_sample | real_sample_4_q0        | port    |          |
| real_sample | real_sample_4_we0       | port    |          |
| real_sample | real_sample_4_address1  | port    | offset   |
| real_sample | real_sample_4_ce1       | port    |          |
| real_sample | real_sample_4_d1        | port    |          |
| real_sample | real_sample_4_q1        | port    |          |
| real_sample | real_sample_4_we1       | port    |          |
| real_sample | real_sample_5_address0  | port    | offset   |
| real_sample | real_sample_5_ce0       | port    |          |
| real_sample | real_sample_5_d0        | port    |          |
| real_sample | real_sample_5_q0        | port    |          |
| real_sample | real_sample_5_we0       | port    |          |
| real_sample | real_sample_5_address1  | port    | offset   |
| real_sample | real_sample_5_ce1       | port    |          |
| real_sample | real_sample_5_d1        | port    |          |
| real_sample | real_sample_5_q1        | port    |          |
| real_sample | real_sample_5_we1       | port    |          |
| real_sample | real_sample_6_address0  | port    | offset   |
| real_sample | real_sample_6_ce0       | port    |          |
| real_sample | real_sample_6_d0        | port    |          |
| real_sample | real_sample_6_q0        | port    |          |
| real_sample | real_sample_6_we0       | port    |          |
| real_sample | real_sample_6_address1  | port    | offset   |
| real_sample | real_sample_6_ce1       | port    |          |
| real_sample | real_sample_6_d1        | port    |          |
| real_sample | real_sample_6_q1        | port    |          |
| real_sample | real_sample_6_we1       | port    |          |
| real_sample | real_sample_7_address0  | port    | offset   |
| real_sample | real_sample_7_ce0       | port    |          |
| real_sample | real_sample_7_d0        | port    |          |
| real_sample | real_sample_7_q0        | port    |          |
| real_sample | real_sample_7_we0       | port    |          |
| real_sample | real_sample_7_address1  | port    | offset   |
| real_sample | real_sample_7_ce1       | port    |          |
| real_sample | real_sample_7_d1        | port    |          |
| real_sample | real_sample_7_q1        | port    |          |
| real_sample | real_sample_7_we1       | port    |          |
| real_sample | real_sample_8_address0  | port    | offset   |
| real_sample | real_sample_8_ce0       | port    |          |
| real_sample | real_sample_8_d0        | port    |          |
| real_sample | real_sample_8_q0        | port    |          |
| real_sample | real_sample_8_we0       | port    |          |
| real_sample | real_sample_8_address1  | port    | offset   |
| real_sample | real_sample_8_ce1       | port    |          |
| real_sample | real_sample_8_d1        | port    |          |
| real_sample | real_sample_8_q1        | port    |          |
| real_sample | real_sample_8_we1       | port    |          |
| real_sample | real_sample_9_address0  | port    | offset   |
| real_sample | real_sample_9_ce0       | port    |          |
| real_sample | real_sample_9_d0        | port    |          |
| real_sample | real_sample_9_q0        | port    |          |
| real_sample | real_sample_9_we0       | port    |          |
| real_sample | real_sample_9_address1  | port    | offset   |
| real_sample | real_sample_9_ce1       | port    |          |
| real_sample | real_sample_9_d1        | port    |          |
| real_sample | real_sample_9_q1        | port    |          |
| real_sample | real_sample_9_we1       | port    |          |
| real_sample | real_sample_10_address0 | port    | offset   |
| real_sample | real_sample_10_ce0      | port    |          |
| real_sample | real_sample_10_d0       | port    |          |
| real_sample | real_sample_10_q0       | port    |          |
| real_sample | real_sample_10_we0      | port    |          |
| real_sample | real_sample_10_address1 | port    | offset   |
| real_sample | real_sample_10_ce1      | port    |          |
| real_sample | real_sample_10_d1       | port    |          |
| real_sample | real_sample_10_q1       | port    |          |
| real_sample | real_sample_10_we1      | port    |          |
| real_sample | real_sample_11_address0 | port    | offset   |
| real_sample | real_sample_11_ce0      | port    |          |
| real_sample | real_sample_11_d0       | port    |          |
| real_sample | real_sample_11_q0       | port    |          |
| real_sample | real_sample_11_we0      | port    |          |
| real_sample | real_sample_11_address1 | port    | offset   |
| real_sample | real_sample_11_ce1      | port    |          |
| real_sample | real_sample_11_d1       | port    |          |
| real_sample | real_sample_11_q1       | port    |          |
| real_sample | real_sample_11_we1      | port    |          |
| real_sample | real_sample_12_address0 | port    | offset   |
| real_sample | real_sample_12_ce0      | port    |          |
| real_sample | real_sample_12_d0       | port    |          |
| real_sample | real_sample_12_q0       | port    |          |
| real_sample | real_sample_12_we0      | port    |          |
| real_sample | real_sample_12_address1 | port    | offset   |
| real_sample | real_sample_12_ce1      | port    |          |
| real_sample | real_sample_12_d1       | port    |          |
| real_sample | real_sample_12_q1       | port    |          |
| real_sample | real_sample_12_we1      | port    |          |
| real_sample | real_sample_13_address0 | port    | offset   |
| real_sample | real_sample_13_ce0      | port    |          |
| real_sample | real_sample_13_d0       | port    |          |
| real_sample | real_sample_13_q0       | port    |          |
| real_sample | real_sample_13_we0      | port    |          |
| real_sample | real_sample_13_address1 | port    | offset   |
| real_sample | real_sample_13_ce1      | port    |          |
| real_sample | real_sample_13_d1       | port    |          |
| real_sample | real_sample_13_q1       | port    |          |
| real_sample | real_sample_13_we1      | port    |          |
| real_sample | real_sample_14_address0 | port    | offset   |
| real_sample | real_sample_14_ce0      | port    |          |
| real_sample | real_sample_14_d0       | port    |          |
| real_sample | real_sample_14_q0       | port    |          |
| real_sample | real_sample_14_we0      | port    |          |
| real_sample | real_sample_14_address1 | port    | offset   |
| real_sample | real_sample_14_ce1      | port    |          |
| real_sample | real_sample_14_d1       | port    |          |
| real_sample | real_sample_14_q1       | port    |          |
| real_sample | real_sample_14_we1      | port    |          |
| real_sample | real_sample_15_address0 | port    | offset   |
| real_sample | real_sample_15_ce0      | port    |          |
| real_sample | real_sample_15_d0       | port    |          |
| real_sample | real_sample_15_q0       | port    |          |
| real_sample | real_sample_15_we0      | port    |          |
| real_sample | real_sample_15_address1 | port    | offset   |
| real_sample | real_sample_15_ce1      | port    |          |
| real_sample | real_sample_15_d1       | port    |          |
| real_sample | real_sample_15_q1       | port    |          |
| real_sample | real_sample_15_we1      | port    |          |
| imag_sample | imag_sample_address0    | port    | offset   |
| imag_sample | imag_sample_ce0         | port    |          |
| imag_sample | imag_sample_d0          | port    |          |
| imag_sample | imag_sample_q0          | port    |          |
| imag_sample | imag_sample_we0         | port    |          |
| sum_r       | sum_r_address0          | port    | offset   |
| sum_r       | sum_r_ce0               | port    |          |
| sum_r       | sum_r_d0                | port    |          |
| sum_r       | sum_r_q0                | port    |          |
| sum_r       | sum_r_we0               | port    |          |
| sum_r       | sum_r_address1          | port    | offset   |
| sum_r       | sum_r_ce1               | port    |          |
| sum_r       | sum_r_d1                | port    |          |
| sum_r       | sum_r_q1                | port    |          |
| sum_r       | sum_r_we1               | port    |          |
| sum_i       | sum_i_address0          | port    | offset   |
| sum_i       | sum_i_ce0               | port    |          |
| sum_i       | sum_i_d0                | port    |          |
| sum_i       | sum_i_q0                | port    |          |
| sum_i       | sum_i_we0               | port    |          |
| sum_i       | sum_i_address1          | port    | offset   |
| sum_i       | sum_i_ce1               | port    |          |
| sum_i       | sum_i_d1                | port    |          |
| sum_i       | sum_i_q1                | port    |          |
| sum_i       | sum_i_we1               | port    |          |
+-------------+-------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+--------------+------+---------+---------+
| + dft                                | 5   |        |              |      |         |         |
|  + Loop_top_loop_proc                | 5   |        |              |      |         |         |
|    add_ln13_fu_748_p2                | -   |        | add_ln13     | add  | fabric  | 0       |
|    add_ln13_1_fu_776_p2              | -   |        | add_ln13_1   | add  | fabric  | 0       |
|    mul_8s_8s_8_1_1_U3                | -   |        | mul_ln25     | mul  | auto    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_i_i     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_2      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_i_i    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_2      | fadd | fulldsp | 4       |
|    add_ln25_fu_884_p2                | -   |        | add_ln25     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_1_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_3      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_1_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_3      | fadd | fulldsp | 4       |
|    empty_12_fu_918_p2                | -   |        | empty_12     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_2_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_4      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_2_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_4      | fadd | fulldsp | 4       |
|    empty_13_fu_932_p2                | -   |        | empty_13     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_3_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_5      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_3_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_5      | fadd | fulldsp | 4       |
|    empty_14_fu_953_p2                | -   |        | empty_14     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_4_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_6      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_4_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_6      | fadd | fulldsp | 4       |
|    empty_15_fu_978_p2                | -   |        | empty_15     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_5_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_7      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_5_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_7      | fadd | fulldsp | 4       |
|    empty_16_fu_988_p2                | -   |        | empty_16     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_6_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_8      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_6_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_8      | fadd | fulldsp | 4       |
|    empty_17_fu_1002_p2               | -   |        | empty_17     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_7_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_9      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_7_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_9      | fadd | fulldsp | 4       |
|    empty_18_fu_1012_p2               | -   |        | empty_18     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_8_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_10     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_8_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_10     | fadd | fulldsp | 4       |
|    empty_19_fu_1026_p2               | -   |        | empty_19     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_9_i_i   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_11     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_9_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_11     | fadd | fulldsp | 4       |
|    empty_20_fu_1036_p2               | -   |        | empty_20     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_10_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_12     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_10_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_12     | fadd | fulldsp | 4       |
|    empty_21_fu_1050_p2               | -   |        | empty_21     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_11_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_13     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_11_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_13     | fadd | fulldsp | 4       |
|    empty_22_fu_1060_p2               | -   |        | empty_22     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_12_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_14     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_12_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_14     | fadd | fulldsp | 4       |
|    empty_23_fu_1074_p2               | -   |        | empty_23     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_13_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_15     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_13_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_15     | fadd | fulldsp | 4       |
|    empty_24_fu_1084_p2               | -   |        | empty_24     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_14_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_16     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_14_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_16     | fadd | fulldsp | 4       |
|    empty_25_fu_1094_p2               | -   |        | empty_25     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul7_15_i_i  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_r_17     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul14_15_i_i | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | tmp_i_17     | fadd | fulldsp | 4       |
|    add_ln16_fu_858_p2                | -   |        | add_ln16     | add  | fabric  | 0       |
+--------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+-----------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                       | 2    | 0    |        |                        |         |      |         |
|  + Loop_top_loop_proc       | 2    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|    sin_coefficients_table_U | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+-----------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+--------------------------+----------------------------------------------------+-------------------------------------------------------------------------+
| Type      | Options                  | Location                                           | Messages                                                                |
+-----------+--------------------------+----------------------------------------------------+-------------------------------------------------------------------------+
| interface | ap_none port=real_sample | hls/solution4/directives.tcl:8 in dft, real_sample | Unsupported interface port data type in '#pragma HLS interface ap_none' |
+-----------+--------------------------+----------------------------------------------------+-------------------------------------------------------------------------+

* Pragmas with Warnings
+----------+------------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                                  | Location                                           | Messages                                                                                                                                                                           |
+----------+------------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |                                          | dft.cpp:8 in dft                                   | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| stream   | variable=real_sample depth=256 type=fifo | hls/solution4/directives.tcl:9 in dft, real_sample | The stream pragma on function argument, in 'call' is unsupported                                                                                                                   |
+----------+------------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+---------------------------------------------+----------------------------------------------------+
| Type            | Options                                     | Location                                           |
+-----------------+---------------------------------------------+----------------------------------------------------+
| loop_flatten    |                                             | dft.cpp:17 in dft                                  |
| pipeline        | II=1                                        | dft.cpp:18 in dft                                  |
| unroll          | factor=16                                   | dft.cpp:19 in dft                                  |
| array_partition | variable=real_sample cyclic factor=16 dim=1 | hls/solution4/directives.tcl:7 in dft, real_sample |
+-----------------+---------------------------------------------+----------------------------------------------------+


