#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 11 18:29:56 2025
# Process ID: 807974
# Current directory: /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1
# Command line: vivado -log caravel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source caravel.tcl -notrace
# Log file: /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel.vdi
# Journal file: /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 1100.000 MHz, CPU Physical cores: 16, Host memory: 11906 MB
#-----------------------------------------------------------
source caravel.tcl -notrace
Command: open_checkpoint /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1321.051 ; gain = 0.000 ; free physical = 1330 ; free virtual = 7901
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1639.605 ; gain = 0.000 ; free physical = 992 ; free virtual = 7564
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.262 ; gain = 1.000 ; free physical = 917 ; free virtual = 7488
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Restored from archive | CPU: 0.040000 secs | Memory: 1.109116 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.988 ; gain = 0.000 ; free physical = 453 ; free virtual = 7024
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 39 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2184.023 ; gain = 862.973 ; free physical = 452 ; free virtual = 7024
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2260.895 ; gain = 76.871 ; free physical = 433 ; free virtual = 7005

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 182326523

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2294.707 ; gain = 33.812 ; free physical = 418 ; free virtual = 6989

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 182326523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 155 ; free virtual = 6678

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 182326523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 174 ; free virtual = 6678
Phase 1 Initialization | Checksum: 182326523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 181 ; free virtual = 6684

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 182326523

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 195 ; free virtual = 6696

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 182326523

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 195 ; free virtual = 6696
Phase 2 Timer Update And Timing Data Collection | Checksum: 182326523

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2594.574 ; gain = 0.000 ; free physical = 195 ; free virtual = 6696

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 41 inverters resulting in an inversion of 221 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1beb80a98

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2650.602 ; gain = 56.027 ; free physical = 194 ; free virtual = 6695
Retarget | Checksum: 1beb80a98
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 45 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fc0eab18

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2650.602 ; gain = 56.027 ; free physical = 194 ; free virtual = 6695
Constant propagation | Checksum: 1fc0eab18
INFO: [Opt 31-389] Phase Constant propagation created 40 cells and removed 118 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 20e567271

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2650.602 ; gain = 56.027 ; free physical = 194 ; free virtual = 6695
Sweep | Checksum: 20e567271
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 79 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20e567271

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
BUFG optimization | Checksum: 20e567271
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bf2afbed

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
Shift Register Optimization | Checksum: 1bf2afbed
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bf2afbed

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
Post Processing Netlist | Checksum: 1bf2afbed
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 198d9e015

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.617 ; gain = 0.000 ; free physical = 194 ; free virtual = 6695
Phase 9.2 Verifying Netlist Connectivity | Checksum: 198d9e015

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
Phase 9 Finalization | Checksum: 198d9e015

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              45  |                                              0  |
|  Constant propagation         |              40  |             118  |                                              0  |
|  Sweep                        |               0  |              79  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 198d9e015

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2682.617 ; gain = 88.043 ; free physical = 194 ; free virtual = 6695
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.617 ; gain = 0.000 ; free physical = 194 ; free virtual = 6695

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1c3c9d39a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 105 ; free virtual = 6547
Ending Power Optimization Task | Checksum: 1c3c9d39a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 308.797 ; free physical = 105 ; free virtual = 6547

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3c9d39a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 105 ; free virtual = 6547

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 105 ; free virtual = 6547
Ending Netlist Obfuscation Task | Checksum: 121768f87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 105 ; free virtual = 6547
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2991.414 ; gain = 807.391 ; free physical = 105 ; free virtual = 6547
INFO: [runtcl-4] Executing : report_drc -file caravel_drc_opted.rpt -pb caravel_drc_opted.pb -rpx caravel_drc_opted.rpx
Command: report_drc -file caravel_drc_opted.rpt -pb caravel_drc_opted.pb -rpx caravel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 103 ; free virtual = 6545
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 103 ; free virtual = 6545
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 103 ; free virtual = 6545
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 103 ; free virtual = 6545
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 103 ; free virtual = 6545
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545
INFO: [Common 17-1381] The checkpoint '/home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d3a321d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13837d548

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545
Phase 1 Placer Initialization | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b5a568f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 102 ; free virtual = 6545

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 11d20fa9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
Phase 2 Global Placement | Checksum: 11d20fa9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11d20fa9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15d23f2aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 112858184

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e5a5f812

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 173733b44

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 194 ; free virtual = 6559

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173733b44

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d98be668

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
Phase 3 Detail Placement | Checksum: d98be668

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d98be668

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d98be668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d98be668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
Phase 4.3 Placer Reporting | Checksum: d98be668

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4d333f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
Ending Placer Task | Checksum: cf192558

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 193 ; free virtual = 6558
INFO: [runtcl-4] Executing : report_io -file caravel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 192 ; free virtual = 6557
INFO: [runtcl-4] Executing : report_utilization -file caravel_utilization_placed.rpt -pb caravel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file caravel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 192 ; free virtual = 6557
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 192 ; free virtual = 6557
Wrote PlaceDB: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 6555
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 6555
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 179 ; free virtual = 6554
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 179 ; free virtual = 6554
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 179 ; free virtual = 6555
Write Physdb Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 179 ; free virtual = 6555
INFO: [Common 17-1381] The checkpoint '/home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 175 ; free virtual = 6543
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 175 ; free virtual = 6543
Wrote PlaceDB: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 167 ; free virtual = 6544
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 167 ; free virtual = 6544
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 167 ; free virtual = 6544
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 163 ; free virtual = 6541
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 163 ; free virtual = 6542
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 163 ; free virtual = 6542
INFO: [Common 17-1381] The checkpoint '/home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5aa5083c ConstDB: 0 ShapeSum: 74741d1c RouteDB: 0
Post Restoration Checksum: NetGraph: acd5d287 | NumContArr: d3bd9597 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 305e55d58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 213 ; free virtual = 6486

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 305e55d58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 196 ; free virtual = 6469

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 305e55d58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.414 ; gain = 0.000 ; free physical = 196 ; free virtual = 6469
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8201
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8199
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2623dc050

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 158 ; free virtual = 6433

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2623dc050

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 158 ; free virtual = 6433

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2b65d90cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 159 ; free virtual = 6434
Phase 3 Initial Routing | Checksum: 2b65d90cf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 159 ; free virtual = 6434

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 621
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432
Phase 4 Rip-up And Reroute | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432
Phase 6 Post Hold Fix | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66428 %
  Global Horizontal Routing Utilization  = 2.488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 162 ; free virtual = 6432

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26f804f69

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 161 ; free virtual = 6431

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28a3f4e6f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 164 ; free virtual = 6434
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 21aeb65f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 151 ; free virtual = 6421
Ending Routing Task | Checksum: 21aeb65f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 151 ; free virtual = 6421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.832 ; gain = 0.418 ; free physical = 151 ; free virtual = 6421
INFO: [runtcl-4] Executing : report_drc -file caravel_drc_routed.rpt -pb caravel_drc_routed.pb -rpx caravel_drc_routed.rpx
Command: report_drc -file caravel_drc_routed.rpt -pb caravel_drc_routed.pb -rpx caravel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file caravel_methodology_drc_routed.rpt -pb caravel_methodology_drc_routed.pb -rpx caravel_methodology_drc_routed.rpx
Command: report_methodology -file caravel_methodology_drc_routed.rpt -pb caravel_methodology_drc_routed.pb -rpx caravel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file caravel_power_routed.rpt -pb caravel_power_summary_routed.pb -rpx caravel_power_routed.rpx
Command: report_power -file caravel_power_routed.rpt -pb caravel_power_summary_routed.pb -rpx caravel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file caravel_route_status.rpt -pb caravel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file caravel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file caravel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file caravel_bus_skew_routed.rpt -pb caravel_bus_skew_routed.pb -rpx caravel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 292 ; free virtual = 6294
Wrote PlaceDB: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 253 ; free virtual = 6271
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 253 ; free virtual = 6271
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 224 ; free virtual = 6246
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 220 ; free virtual = 6244
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 219 ; free virtual = 6244
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3093.750 ; gain = 0.000 ; free physical = 218 ; free virtual = 6243
INFO: [Common 17-1381] The checkpoint '/home/beandog/senior-design/testing-car-on-fpga.runs/impl_1/caravel_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 18:30:46 2025...
