Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 15:14:23 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    74          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: accel/clock_generation/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.519        0.000                      0                   47        0.174        0.000                      0                   47        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.519        0.000                      0                   47        0.174        0.000                      0                   47        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.828ns (27.667%)  route 2.165ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.735     8.320    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    accel/display_control/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.828ns (27.667%)  route 2.165ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.735     8.320    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    accel/display_control/anode_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.828ns (27.667%)  route 2.165ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.735     8.320    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[15]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    accel/display_control/anode_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.828ns (27.667%)  route 2.165ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.735     8.320    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.606    15.029    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    accel/display_control/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.828ns (28.544%)  route 2.073ns (71.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.643     8.229    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    accel/display_control/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.828ns (28.544%)  route 2.073ns (71.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.643     8.229    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    accel/display_control/anode_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.828ns (28.544%)  route 2.073ns (71.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.643     8.229    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    accel/display_control/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.828ns (28.544%)  route 2.073ns (71.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.643     8.229    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    accel/display_control/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.828ns (29.418%)  route 1.987ns (70.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.557     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[10]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.863    accel/display_control/anode_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.828ns (29.418%)  route 1.987ns (70.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.725     5.328    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.875     6.658    accel/display_control/anode_timer[11]
    SLICE_X1Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.782 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.404     7.186    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.310 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.462    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.557     8.142    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.605    15.028    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X0Y96          FDRE (Setup_fdre_C_R)       -0.429    14.863    accel/display_control/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.092     1.716    accel/clock_generation/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  accel/clock_generation/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.761    accel/clock_generation/clk_reg_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    accel/clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  accel/display_control/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  accel/display_control/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.168     1.833    accel/display_control/anode_timer[0]
    SLICE_X1Y95          LUT1 (Prop_lut1_I0_O)        0.042     1.875 r  accel/display_control/anode_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    accel/display_control/anode_timer_0[0]
    SLICE_X1Y95          FDRE                                         r  accel/display_control/anode_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  accel/display_control/anode_timer_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    accel/display_control/anode_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.166     1.790    accel/clock_generation/counter[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.049     1.839 r  accel/clock_generation/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.839    accel/clock_generation/counter[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    accel/clock_generation/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.483    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[3]/Q
                         net (fo=4, routed)           0.166     1.790    accel/clock_generation/counter[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  accel/clock_generation/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    accel/clock_generation/counter[3]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.999    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.575    accel/clock_generation/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.133     1.797    accel/display_control/anode_timer[11]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  accel/display_control/anode_timer0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.908    accel/display_control/data0[11]
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    accel/display_control/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/display_control/anode_timer_reg[7]/Q
                         net (fo=2, routed)           0.133     1.797    accel/display_control/anode_timer[7]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  accel/display_control/anode_timer0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.908    accel/display_control/data0[7]
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  accel/display_control/anode_timer_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    accel/display_control/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  accel/display_control/anode_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/display_control/anode_timer_reg[3]/Q
                         net (fo=2, routed)           0.134     1.798    accel/display_control/anode_timer[3]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  accel/display_control/anode_timer0_carry/O[2]
                         net (fo=1, routed)           0.000     1.909    accel/display_control/data0[3]
    SLICE_X0Y94          FDRE                                         r  accel/display_control/anode_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  accel/display_control/anode_timer_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    accel/display_control/anode_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  accel/display_control/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.134     1.799    accel/display_control/anode_timer[15]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  accel/display_control/anode_timer0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.910    accel/display_control/data0[15]
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.878     2.043    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  accel/display_control/anode_timer_reg[15]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    accel/display_control/anode_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.403%)  route 0.127ns (30.597%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  accel/display_control/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/display_control/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.127     1.791    accel/display_control/anode_timer[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.938 r  accel/display_control/anode_timer0_carry/O[0]
                         net (fo=1, routed)           0.000     1.938    accel/display_control/data0[1]
    SLICE_X0Y94          FDRE                                         r  accel/display_control/anode_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  accel/display_control/anode_timer_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.644    accel/display_control/anode_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 accel/display_control/anode_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/display_control/anode_timer_reg[11]/Q
                         net (fo=2, routed)           0.133     1.797    accel/display_control/anode_timer[11]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.941 r  accel/display_control/anode_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.941    accel/display_control/data0[12]
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    accel/display_control/clock_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  accel/display_control/anode_timer_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    accel/display_control/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     accel/display_control/anode_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     accel/display_control/anode_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     accel/display_control/anode_select_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C



