module module_0 (
    input [id_1 : id_1] id_2,
    output id_3,
    output id_4,
    input logic id_5
);
endmodule
