Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 20 16:48:31 2019
| Host         : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.642     -460.618                    290                62050        0.053        0.000                      0                61995       -0.131       -0.393                       3                 28281  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 3.500}        7.000           142.857         
clkin_p                                                                                     {0.000 1.222}        2.445           408.998         
  lvds_gen_rxclk_i/clk_mmcm_fb                                                              {0.000 1.222}        2.445           408.998         
  lvds_gen_rxclk_i/clk_mmcm_out0                                                            {0.000 1.222}        2.445           408.998         
  lvds_gen_rxclk_i/clk_mmcm_out1                                                            {0.000 7.335}        14.670          68.166          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1                                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 20.833}       41.667          24.000          
  clk_out2_design_1_clk_wiz_0_0                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        0.607        0.000                      0                52023        0.053        0.000                      0                52023        3.750        0.000                       0                 22873  
clkin_p                                                                                                                                                                                                                                       0.333        0.000                       0                     1  
  lvds_gen_rxclk_i/clk_mmcm_fb                                                                                                                                                                                                                1.196        0.000                       0                     2  
  lvds_gen_rxclk_i/clk_mmcm_out0                                                                 -1.939      -71.127                    134                  542        0.059        0.000                      0                  542       -0.131       -0.393                       3                   429  
  lvds_gen_rxclk_i/clk_mmcm_out1                                                                  5.023        0.000                      0                 7993        0.058        0.000                      0                 7993        6.355        0.000                       0                  4476  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.600        0.000                      0                  938        0.097        0.000                      0                  938       15.250        0.000                       0                   491  
design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                              39.511        0.000                       0                     2  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               0.264        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lvds_gen_rxclk_i/clk_mmcm_out1                                                              clk_fpga_0                                                                                       13.311        0.000                      0                   26                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.767        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  lvds_gen_rxclk_i/clk_mmcm_out0                                                                   -5.446      -81.850                     18                   18        0.201        0.000                      0                   18  
lvds_gen_rxclk_i/clk_mmcm_out1                                                              lvds_gen_rxclk_i/clk_mmcm_out0                                                                   -0.561      -19.360                     72                   76        0.110        0.000                      0                   76  
clk_fpga_0                                                                                  lvds_gen_rxclk_i/clk_mmcm_out1                                                                   -5.642     -288.784                     69                   82        0.075        0.000                      0                   69  
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.724        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.607        0.000                      0                  279        0.075        0.000                      0                  279  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.411        0.000                      0                  100        0.384        0.000                      0                  100  
**async_default**                                                                           lvds_gen_rxclk_i/clk_mmcm_out1                                                              lvds_gen_rxclk_i/clk_mmcm_out1                                                                   13.043        0.000                      0                    3        0.435        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 2.058ns (23.246%)  route 6.795ns (76.754%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           1.004     8.308    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.458 r  SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.988     9.445    SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I0_O)        0.326     9.771 r  SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           2.113    11.884    SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.556    12.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X70Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.491    SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 2.058ns (23.246%)  route 6.795ns (76.754%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           1.004     8.308    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.458 r  SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.988     9.445    SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I0_O)        0.326     9.771 r  SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           2.113    11.884    SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.556    12.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X70Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.491    SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.058ns (23.269%)  route 6.786ns (76.731%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           1.004     8.308    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.458 r  SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.988     9.445    SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I0_O)        0.326     9.771 r  SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           2.104    11.875    SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X69Y42         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557    12.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X69Y42         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X69Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.492    SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 2.058ns (23.792%)  route 6.592ns (76.208%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           1.004     8.308    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.458 r  SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.988     9.445    SC30_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I0_O)        0.326     9.771 r  SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           1.909    11.681    SC30_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X64Y43         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557    12.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X64Y43         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X64Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.492    SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 1.450ns (17.078%)  route 7.040ns (82.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=29, routed)          7.040    11.521    design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[31]
    SLICE_X30Y42         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.570    12.750    design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y42         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.031    12.679    design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.450ns (17.264%)  route 6.949ns (82.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=31, routed)          6.949    11.430    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[4]
    SLICE_X61Y37         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.552    12.731    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X61Y37         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[4]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)       -0.061    12.631    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 1.450ns (17.509%)  route 6.832ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=31, routed)          6.832    11.312    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[4]
    SLICE_X52Y61         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.463    12.642    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y61         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.129    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.093    12.524    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.830ns (21.584%)  route 6.649ns (78.416%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           0.850     8.154    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.278 r  SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2/O
                         net (fo=16, routed)          1.499     9.777    SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2_n_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I3_O)        0.124     9.901 r  SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1/O
                         net (fo=8, routed)           1.608    11.509    SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.783    12.962    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X105Y105       FDRE (Setup_fdre_C_CE)      -0.205    12.732    SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.830ns (21.584%)  route 6.649ns (78.416%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           0.850     8.154    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.278 r  SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2/O
                         net (fo=16, routed)          1.499     9.777    SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2_n_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I3_O)        0.124     9.901 r  SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1/O
                         net (fo=8, routed)           1.608    11.509    SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.783    12.962    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X105Y105       FDRE (Setup_fdre_C_CE)      -0.205    12.732    SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 1.830ns (21.584%)  route 6.649ns (78.416%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.235     6.600    design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X45Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.724 r  design_1_wrapper_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.456     7.180    SC30_v1_0_S00_AXI_inst/M00_AXI_wvalid[0]
    SLICE_X45Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=8, routed)           0.850     8.154    SC30_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.278 r  SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2/O
                         net (fo=16, routed)          1.499     9.777    SC30_v1_0_S00_AXI_inst/slv_reg8[31]_i_2_n_0
    SLICE_X67Y104        LUT4 (Prop_lut4_I3_O)        0.124     9.901 r  SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1/O
                         net (fo=8, routed)           1.608    11.509    SC30_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.783    12.962    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X105Y105       FDRE (Setup_fdre_C_CE)      -0.205    12.732    SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  1.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.265%)  route 0.224ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.557     0.893    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X50Y40         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/Q
                         net (fo=4, routed)           0.224     1.281    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[22]
    SLICE_X47Y37         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.825     1.191    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X47Y37         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.125%)  route 0.249ns (63.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.552     0.888    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y53         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/Q
                         net (fo=2, routed)           0.249     1.278    design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[63]
    SLICE_X45Y57         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.823     1.189    design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X45Y57         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1087]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.071     1.225    design_1_wrapper_i/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.685%)  route 0.223ns (61.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.556     0.891    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y16         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[1]/Q
                         net (fo=3, routed)           0.223     1.256    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[1]
    SLICE_X50Y14         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.820     1.186    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y14         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.430%)  route 0.236ns (62.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.555     0.891    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y17         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[6]/Q
                         net (fo=3, routed)           0.236     1.267    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[6]
    SLICE_X50Y14         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.820     1.186    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y14         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Trgger/SoftTrggr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Trgger/SoftTrggr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.858%)  route 0.160ns (53.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.635     0.971    Trgger/FCLK_CLK0
    SLICE_X52Y101        FDRE                                         r  Trgger/SoftTrggr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  Trgger/SoftTrggr_reg_reg[0]/Q
                         net (fo=2, routed)           0.160     1.272    Trgger/SoftTrggr_reg[0]
    SLICE_X51Y99         FDRE                                         r  Trgger/SoftTrggr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.821     1.187    Trgger/FCLK_CLK0
    SLICE_X51Y99         FDRE                                         r  Trgger/SoftTrggr_reg_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.066     1.218    Trgger/SoftTrggr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.586     0.922    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg/Q
                         net (fo=2, routed)           0.112     1.175    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg[0]
    SLICE_X66Y48         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.854     1.220    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X66Y48         SRL16E                                       r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X66Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.668%)  route 0.182ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.552     0.888    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.182     1.210    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.816     1.182    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDSE (Hold_fdse_C_S)         0.009     1.156    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.668%)  route 0.182ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.552     0.888    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.182     1.210    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.816     1.182    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDSE (Hold_fdse_C_S)         0.009     1.156    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.668%)  route 0.182ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.552     0.888    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.182     1.210    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.816     1.182    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDSE (Hold_fdse_C_S)         0.009     1.156    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.668%)  route 0.182ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.552     0.888    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=45, routed)          0.182     1.210    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.816     1.182    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y62         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDSE (Hold_fdse_C_S)         0.009     1.156    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y11  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y11  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y12  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y12  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_wrapper_i/design_1_i/axi_vdma_memCopy/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y42  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y22  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y78  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y77  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75  design_1_wrapper_i/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkin_p
  To Clock:  clkin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin_p
Waveform(ns):       { 0.000 1.222 }
Period(ns):         2.445
Sources:            { clkin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.445       1.196      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.445       97.555     MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.889         1.223       0.334      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.889         1.223       0.334      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.889         1.222       0.333      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.889         1.222       0.333      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  lvds_gen_rxclk_i/clk_mmcm_fb
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_gen_rxclk_i/clk_mmcm_fb
Waveform(ns):       { 0.000 1.222 }
Period(ns):         2.445
Sources:            { lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.445       1.196      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.445       1.196      MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.445       97.555     MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.445       210.915    MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_gen_rxclk_i/clk_mmcm_out0
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out0

Setup :          134  Failing Endpoints,  Worst Slack       -1.939ns,  Total Violation      -71.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -0.393ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.939ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.470ns (36.079%)  route 2.604ns (63.921%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.682ns = ( 10.127 - 2.445 ) 
    Source Clock Delay      (SCD):    8.587ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.975     8.587    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X103Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.456     9.043 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=8, routed)           0.837     9.880    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X102Y113       SRL16E (Prop_srl16e_A0_Q)    0.152    10.032 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.485    10.517    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X104Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    11.261 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.939    12.199    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X106Y114       LUT2 (Prop_lut2_I1_O)        0.118    12.317 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.344    12.661    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X107Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.855    10.127    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X107Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.917    11.044    
                         clock uncertainty           -0.053    10.991    
    SLICE_X107Y114       FDRE (Setup_fdre_C_D)       -0.269    10.722    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 -1.939    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.361ns (31.354%)  route 2.980ns (68.646%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.682ns = ( 10.127 - 2.445 ) 
    Source Clock Delay      (SCD):    8.587ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.975     8.587    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X103Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.456     9.043 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=8, routed)           1.111    10.154    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X102Y114       SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124    10.278 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.593    10.871    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X102Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    11.528 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.275    12.803    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X106Y114       LUT2 (Prop_lut2_I1_O)        0.124    12.927 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000    12.927    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X106Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.855    10.127    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X106Y114       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.917    11.044    
                         clock uncertainty           -0.053    10.991    
    SLICE_X106Y114       FDRE (Setup_fdre_C_D)        0.029    11.020    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.622ns (41.075%)  route 2.327ns (58.925%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.683ns = ( 10.128 - 2.445 ) 
    Source Clock Delay      (SCD):    8.589ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.977     8.589    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.419     9.008 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/Q
                         net (fo=6, routed)           0.917     9.925    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X104Y109       SRL16E (Prop_srl16e_A2_Q)    0.325    10.250 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.698    10.947    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X108Y111       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    11.701 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.712    12.413    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/scnt_cmp_temp1
    SLICE_X107Y112       LUT2 (Prop_lut2_I0_O)        0.124    12.537 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000    12.537    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X107Y112       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.856    10.128    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X107Y112       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.917    11.045    
                         clock uncertainty           -0.053    10.992    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.029    11.021    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.963ns (29.105%)  route 2.346ns (70.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 10.055 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.539    11.973    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.783    10.055    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.917    10.972    
                         clock uncertainty           -0.053    10.919    
    SLICE_X105Y111       FDRE (Setup_fdre_C_R)       -0.429    10.490    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.963ns (29.105%)  route 2.346ns (70.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 10.055 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.539    11.973    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.783    10.055    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.917    10.972    
                         clock uncertainty           -0.053    10.919    
    SLICE_X105Y111       FDRE (Setup_fdre_C_R)       -0.429    10.490    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.963ns (29.105%)  route 2.346ns (70.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 10.055 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.539    11.973    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.783    10.055    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.917    10.972    
                         clock uncertainty           -0.053    10.919    
    SLICE_X105Y111       FDRE (Setup_fdre_C_R)       -0.429    10.490    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.963ns (29.105%)  route 2.346ns (70.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 10.055 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.539    11.973    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.783    10.055    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism              0.917    10.972    
                         clock uncertainty           -0.053    10.919    
    SLICE_X105Y111       FDRE (Setup_fdre_C_R)       -0.429    10.490    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.963ns (29.105%)  route 2.346ns (70.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 10.055 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.539    11.973    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.783    10.055    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y111       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.917    10.972    
                         clock uncertainty           -0.053    10.919    
    SLICE_X105Y111       FDRE (Setup_fdre_C_R)       -0.429    10.490    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.545ns (42.686%)  route 2.074ns (57.314%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.670ns = ( 10.115 - 2.445 ) 
    Source Clock Delay      (SCD):    8.656ns
    Clock Pessimism Removal (CPR):    0.958ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.044     8.656    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/clk
    SLICE_X108Y128       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.478     9.134 r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           1.343    10.477    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X104Y123       SRL16E (Prop_srl16e_A0_Q)    0.323    10.800 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.731    11.531    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X108Y125       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    12.275 r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    12.275    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X108Y125       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.843    10.115    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/clk
    SLICE_X108Y125       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.958    11.073    
                         clock uncertainty           -0.053    11.020    
    SLICE_X108Y125       FDRE (Setup_fdre_C_D)       -0.150    10.870    u_ila_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.963ns (30.390%)  route 2.206ns (69.610%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 10.056 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.053     8.665    u_ila_1/inst/ila_core_inst/clk
    SLICE_X106Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.419     9.084 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/Q
                         net (fo=1, routed)           0.526     9.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[1][1]
    SLICE_X105Y113       LUT2 (Prop_lut2_I1_O)        0.296     9.906 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.787    10.693    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[1]
    SLICE_X104Y110       SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    10.817 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.493    11.310    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X105Y110       LUT3 (Prop_lut3_I2_O)        0.124    11.434 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.399    11.833    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y110       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.784    10.056    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/clk
    SLICE_X105Y110       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.917    10.973    
                         clock uncertainty           -0.053    10.920    
    SLICE_X105Y110       FDRE (Setup_fdre_C_R)       -0.429    10.491    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                 -1.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.688     3.109    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X105Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y113       FDRE (Prop_fdre_C_Q)         0.141     3.250 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=3, routed)           0.159     3.409    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][1]
    RAMB36_X5Y22         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.004     3.779    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     3.167    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.350    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.047%)  route 0.222ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.692     3.113    u_ila_1/inst/ila_core_inst/clk
    SLICE_X104Y106       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148     3.261 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.222     3.483    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.008     3.783    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     3.171    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     3.413    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.760%)  route 0.224ns (60.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.692     3.113    u_ila_1/inst/ila_core_inst/clk
    SLICE_X104Y106       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.148     3.261 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.224     3.485    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.008     3.783    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     3.171    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     3.414    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.691     3.112    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X104Y108       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108       FDRE (Prop_fdre_C_Q)         0.164     3.276 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=3, routed)           0.172     3.448    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][3]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.008     3.783    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     3.171    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.354    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.386%)  route 0.248ns (62.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.718     3.139    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y108       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.148     3.287 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.248     3.535    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[14]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.008     3.783    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.192    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.243     3.435    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.991%)  route 0.252ns (63.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.718     3.139    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y108       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.148     3.287 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][12]/Q
                         net (fo=1, routed)           0.252     3.539    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[11]
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.008     3.783    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y21         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.192    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     3.435    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.962%)  route 0.252ns (63.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.719     3.140    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.148     3.288 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][30]/Q
                         net (fo=1, routed)           0.252     3.541    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][11]
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.009     3.784    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.193    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     3.436    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.804%)  route 0.254ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.719     3.140    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.148     3.288 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.254     3.542    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][9]
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.009     3.784    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.193    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     3.436    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.719     3.140    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDRE (Prop_fdre_C_Q)         0.164     3.304 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.298     3.602    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][6]
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.009     3.784    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.193    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.489    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.462%)  route 0.298ns (64.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.779ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.715     3.136    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.164     3.300 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][40]/Q
                         net (fo=1, routed)           0.298     3.599    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[4]
    RAMB36_X5Y22         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.004     3.779    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     3.188    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.484    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_gen_rxclk_i/clk_mmcm_out0
Waveform(ns):       { 0.000 1.222 }
Period(ns):         2.445
Sources:            { lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.445       -0.131     RAMB36_X5Y21     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.445       -0.131     RAMB36_X5Y20     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.445       -0.131     RAMB36_X5Y22     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.445       0.085      IDELAY_X1Y114    lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_master/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.445       0.085      IDELAY_X1Y113    lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_slave/C
Min Period        n/a     BUFG/I              n/a            2.155         2.445       0.290      BUFGCTRL_X0Y1    lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         2.445       0.778      ILOGIC_X1Y114    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         2.445       0.778      ILOGIC_X1Y114    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKB
Min Period        n/a     ISERDESE2/CLK       n/a            1.667         2.445       0.778      ILOGIC_X1Y113    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.667         2.445       0.778      ILOGIC_X1Y113    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKB
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.445       210.915    MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X104Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y108   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X104Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X104Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.222       0.242      SLICE_X108Y106   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lvds_gen_rxclk_i/clk_mmcm_out1
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out1

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.335ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 fall@7.335ns)
  Data Path Delay:        2.167ns  (logic 0.459ns (21.182%)  route 1.708ns (78.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 22.356 - 14.670 ) 
    Source Clock Delay      (SCD):    8.663ns = ( 15.998 - 7.335 ) 
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 fall edge)
                                                      7.335     7.335 f  
    L19                                               0.000     7.335 f  clkin_p (IN)
                         net (fo=0)                   0.000     7.335    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     8.312 f  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556    11.868    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089    11.957 f  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889    13.846    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.947 f  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.051    15.998    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y115       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDRE (Prop_fdre_C_Q)         0.459    16.457 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/Q
                         net (fo=4, routed)           1.708    18.164    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/bitslip
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.859    22.356    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                         clock pessimism              0.917    23.273    
                         clock uncertainty           -0.066    23.207    
    ILOGIC_X1Y113        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    23.188    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master
  -------------------------------------------------------------------
                         required time                         23.188    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        9.394ns  (logic 0.890ns (9.474%)  route 8.504ns (90.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 22.046 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          3.036    11.870    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X67Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.994 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_3/O
                         net (fo=1, routed)           2.205    14.199    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_3_n_0
    SLICE_X68Y33         LUT6 (Prop_lut6_I0_O)        0.124    14.323 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_2/O
                         net (fo=1, routed)           3.263    17.585    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_2_n_0
    SLICE_X74Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.709 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.709    opencv_model_i/p_0_in[1]
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.549    22.046    opencv_model_i/pixel_clk
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[1]/C
                         clock pessimism              0.785    22.831    
                         clock uncertainty           -0.066    22.765    
    SLICE_X74Y33         FDRE (Setup_fdre_C_D)        0.029    22.794    opencv_model_i/m_axis_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.794    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.335ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 fall@7.335ns)
  Data Path Delay:        2.027ns  (logic 0.459ns (22.646%)  route 1.568ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 22.356 - 14.670 ) 
    Source Clock Delay      (SCD):    8.663ns = ( 15.998 - 7.335 ) 
    Clock Pessimism Removal (CPR):    0.917ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 fall edge)
                                                      7.335     7.335 f  
    L19                                               0.000     7.335 f  clkin_p (IN)
                         net (fo=0)                   0.000     7.335    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     8.312 f  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556    11.868    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089    11.957 f  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889    13.846    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.947 f  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.051    15.998    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y115       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDRE (Prop_fdre_C_Q)         0.459    16.457 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/Q
                         net (fo=4, routed)           1.568    18.024    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/bitslip
    ILOGIC_X1Y114        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.859    22.356    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKDIV
                         clock pessimism              0.917    23.273    
                         clock uncertainty           -0.066    23.207    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    23.188    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master
  -------------------------------------------------------------------
                         required time                         23.188    
                         arrival time                         -18.024    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 0.890ns (9.668%)  route 8.315ns (90.332%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.045 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          3.091    11.925    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X74Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.049 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_5/O
                         net (fo=1, routed)           1.947    13.996    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_5_n_0
    SLICE_X74Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.120 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           3.277    17.397    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_3_n_0
    SLICE_X74Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.521 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.521    opencv_model_i/p_0_in[7]
    SLICE_X74Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548    22.045    opencv_model_i/pixel_clk
    SLICE_X74Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.785    22.830    
                         clock uncertainty           -0.066    22.764    
    SLICE_X74Y32         FDRE (Setup_fdre_C_D)        0.029    22.793    opencv_model_i/m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.793    
                         arrival time                         -17.521    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.890ns (9.723%)  route 8.264ns (90.277%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.045 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          2.771    11.605    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X72Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.729 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_3/O
                         net (fo=1, routed)           2.215    13.944    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_3_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.068 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_2/O
                         net (fo=1, routed)           3.278    17.345    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_2_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.469 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.469    opencv_model_i/p_0_in[4]
    SLICE_X72Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548    22.045    opencv_model_i/pixel_clk
    SLICE_X72Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[4]/C
                         clock pessimism              0.785    22.830    
                         clock uncertainty           -0.066    22.764    
    SLICE_X72Y32         FDRE (Setup_fdre_C_D)        0.031    22.795    opencv_model_i/m_axis_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -17.469    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.890ns (9.820%)  route 8.173ns (90.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.045 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          2.746    11.580    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X67Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.704 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_3/O
                         net (fo=1, routed)           2.201    13.904    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_3_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.028 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_2/O
                         net (fo=1, routed)           3.226    17.254    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_2_n_0
    SLICE_X75Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.378 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.378    opencv_model_i/p_0_in[2]
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548    22.045    opencv_model_i/pixel_clk
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/C
                         clock pessimism              0.785    22.830    
                         clock uncertainty           -0.066    22.764    
    SLICE_X75Y32         FDRE (Setup_fdre_C_D)        0.031    22.795    opencv_model_i/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -17.378    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 0.890ns (9.867%)  route 8.130ns (90.133%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 22.045 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          2.555    11.389    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X68Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.513 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_3/O
                         net (fo=1, routed)           2.317    13.830    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_3_n_0
    SLICE_X68Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.954 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_2/O
                         net (fo=1, routed)           3.257    17.211    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_2_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.335 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.335    opencv_model_i/p_0_in[6]
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548    22.045    opencv_model_i/pixel_clk
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/C
                         clock pessimism              0.785    22.830    
                         clock uncertainty           -0.066    22.764    
    SLICE_X71Y33         FDRE (Setup_fdre_C_D)        0.031    22.795    opencv_model_i/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -17.335    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_enable_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 0.890ns (10.350%)  route 7.709ns (89.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 22.044 - 14.670 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.785ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.704     8.316    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_enable_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518     8.834 r  opencv_model_i/sobel_enable_dly1_reg/Q
                         net (fo=51, routed)          2.369    11.203    opencv_model_i/sobel_axis_i/sobel_enable_dly1
    SLICE_X70Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_3/O
                         net (fo=1, routed)           2.215    13.542    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_3_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.666 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_2/O
                         net (fo=1, routed)           3.125    16.791    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_2_n_0
    SLICE_X70Y32         LUT6 (Prop_lut6_I4_O)        0.124    16.915 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.915    opencv_model_i/p_0_in[5]
    SLICE_X70Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.547    22.044    opencv_model_i/pixel_clk
    SLICE_X70Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[5]/C
                         clock pessimism              0.785    22.829    
                         clock uncertainty           -0.066    22.763    
    SLICE_X70Y32         FDRE (Setup_fdre_C_D)        0.031    22.794    opencv_model_i/m_axis_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.794    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.335ns  (lvds_gen_rxclk_i/clk_mmcm_out1 fall@7.335ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.456ns (35.509%)  route 0.828ns (64.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.681ns = ( 15.016 - 7.335 ) 
    Source Clock Delay      (SCD):    8.669ns
    Clock Pessimism Removal (CPR):    0.958ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.057     8.669    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456     9.125 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/Q
                         net (fo=2, routed)           0.828     9.953    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1
    SLICE_X109Y115       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 fall edge)
                                                      7.335     7.335 f  
    L19                                               0.000     7.335 f  clkin_p (IN)
                         net (fo=0)                   0.000     7.335    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     8.268 f  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    11.262    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    11.346 f  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    13.071    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.162 f  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.854    15.016    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y115       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.958    15.974    
                         clock uncertainty           -0.066    15.908    
    SLICE_X109Y115       FDRE (Setup_fdre_C_D)       -0.064    15.844    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg_reg
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/s_axis_tuser_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 0.518ns (6.514%)  route 7.435ns (93.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 21.988 - 14.670 ) 
    Source Clock Delay      (SCD):    8.339ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.727     8.339    opencv_model_i/sobel_axis_i/pixel_clk
    SLICE_X82Y32         FDRE                                         r  opencv_model_i/sobel_axis_i/s_axis_tuser_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y32         FDRE (Prop_fdre_C_Q)         0.518     8.857 r  opencv_model_i/sobel_axis_i/s_axis_tuser_dly1_reg/Q
                         net (fo=344, routed)         7.435    16.291    opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y3          FDRE                                         r  opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.491    21.988    opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y3          FDRE                                         r  opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.799    22.787    
                         clock uncertainty           -0.066    22.721    
    SLICE_X46Y3          FDRE (Setup_fdre_C_R)       -0.524    22.197    opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                  5.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 isp_model_axis_i/dpc_axis_i/matrix_abs01_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            isp_model_axis_i/dpc_axis_i/min_abs1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.909%)  route 0.156ns (45.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.664     3.085    isp_model_axis_i/dpc_axis_i/pixel_clk
    SLICE_X61Y100        FDRE                                         r  isp_model_axis_i/dpc_axis_i/matrix_abs01_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     3.226 r  isp_model_axis_i/dpc_axis_i/matrix_abs01_reg[7]/Q
                         net (fo=3, routed)           0.156     3.382    isp_model_axis_i/dpc_axis_i/matrix_abs01_reg_n_0_[7]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.049     3.431 r  isp_model_axis_i/dpc_axis_i/min_abs1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.431    isp_model_axis_i/dpc_axis_i/min_abs1[7]_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  isp_model_axis_i/dpc_axis_i/min_abs1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.850     3.624    isp_model_axis_i/dpc_axis_i/pixel_clk
    SLICE_X59Y99         FDRE                                         r  isp_model_axis_i/dpc_axis_i/min_abs1_reg[7]/C
                         clock pessimism             -0.358     3.266    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.107     3.373    isp_model_axis_i/dpc_axis_i/min_abs1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 isp_model_axis_i/dpc_axis_i/tlast_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tlast_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.422%)  route 0.193ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.637     3.058    isp_model_axis_i/dpc_axis_i/pixel_clk
    SLICE_X50Y101        FDRE                                         r  isp_model_axis_i/dpc_axis_i/tlast_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.148     3.206 r  isp_model_axis_i/dpc_axis_i/tlast_out_reg_reg/Q
                         net (fo=2, routed)           0.193     3.399    isp_model_axis_i/maxtri3x3_gaus_i/dpc_axis_tlast
    SLICE_X47Y101        FDRE                                         r  isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tlast_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.913     3.687    isp_model_axis_i/maxtri3x3_gaus_i/pixel_clk
    SLICE_X47Y101        FDRE                                         r  isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tlast_dly1_reg/C
                         clock pessimism             -0.362     3.325    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.013     3.338    isp_model_axis_i/maxtri3x3_gaus_i/s_axis_tlast_dly1_reg
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.379%)  route 0.210ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.686     3.107    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y115        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.148     3.255 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.210     3.465    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[1]
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.997     3.772    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.161    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     3.404    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.364%)  route 0.253ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.686     3.107    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y115        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y115        FDRE (Prop_fdre_C_Q)         0.164     3.271 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][26]/Q
                         net (fo=1, routed)           0.253     3.524    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][26][1]
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.001     3.776    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.165    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.296     3.461    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            isp_model_axis_i/U_bayer2rgb/matrix_data21_dly1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.045%)  route 0.261ns (64.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.634     3.055    isp_model_axis_i/maxtri3x3_bayer2rgb/pixel_clk
    SLICE_X53Y110        FDRE                                         r  isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141     3.196 r  isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly3_reg[0]/Q
                         net (fo=1, routed)           0.261     3.457    isp_model_axis_i/U_bayer2rgb/Q[0]
    SLICE_X47Y111        FDRE                                         r  isp_model_axis_i/U_bayer2rgb/matrix_data21_dly1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.910     3.684    isp_model_axis_i/U_bayer2rgb/pixel_clk
    SLICE_X47Y111        FDRE                                         r  isp_model_axis_i/U_bayer2rgb/matrix_data21_dly1_reg[0]/C
                         clock pessimism             -0.362     3.322    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.070     3.392    isp_model_axis_i/U_bayer2rgb/matrix_data21_dly1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.688     3.109    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y111        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE (Prop_fdre_C_Q)         0.148     3.257 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/Q
                         net (fo=1, routed)           0.218     3.475    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][3]
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.001     3.776    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.165    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     3.408    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.375%)  route 0.219ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.687     3.108    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y112        FDRE (Prop_fdre_C_Q)         0.148     3.256 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.219     3.475    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][11]
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.001     3.776    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.165    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     3.407    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.119%)  route 0.221ns (59.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.658     3.079    isp_model_axis_i/maxtri3x3_bayer2rgb/pixel_clk
    SLICE_X54Y110        FDRE                                         r  isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.148     3.227 r  isp_model_axis_i/maxtri3x3_bayer2rgb/s_axis_tdata_dly2_reg[4]/Q
                         net (fo=2, routed)           0.221     3.448    isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X3Y22         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.970     3.745    isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.610     3.135    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     3.378    isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.234%)  route 0.220ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.685     3.106    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.148     3.254 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][37]/Q
                         net (fo=1, routed)           0.220     3.474    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[10]
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.997     3.772    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.161    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     3.403    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.413%)  route 0.228ns (60.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.685     3.106    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y116        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.148     3.254 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.228     3.482    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[12]
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.997     3.772    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X4Y23         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     3.161    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     3.404    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_gen_rxclk_i/clk_mmcm_out1
Waveform(ns):       { 0.000 7.335 }
Period(ns):         14.670
Sources:            { lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.670      10.786     DSP48_X2Y39      isp_model_axis_i/gaus_sharp_axis_i/data_tmp20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.670      10.786     DSP48_X2Y38      isp_model_axis_i/gaus_sharp_axis_i/data_factor_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.670      12.094     RAMB18_X3Y2      opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.670      12.094     RAMB18_X3Y2      opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.670      12.094     RAMB36_X3Y2      opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.670      12.094     RAMB36_X3Y2      opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.670      12.094     RAMB18_X3Y42     isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.670      12.094     RAMB18_X3Y42     isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.670      12.094     RAMB36_X3Y22     isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.670      12.094     RAMB36_X3Y22     isp_model_axis_i/maxtri3x3_bayer2rgb/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.670      198.690    MMCME2_ADV_X1Y0  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X90Y25     opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tlast_dly4_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X90Y25     opencv_model_i/sobel_axis_i/sobel3x3_algorithm_i/s_axis_tvalid_dly4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X82Y11     opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly5_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X42Y96     isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.335       6.355      SLICE_X62Y105    isp_model_axis_i/maxtri3x3_dpc_i/s_axis_tdata_dly1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.481ns (23.075%)  route 4.937ns (76.925%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.409    10.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I2_O)        0.124    10.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.534    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.496    37.241    
                         clock uncertainty           -0.035    37.205    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.079    37.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 26.600    

Slack (MET) :             26.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.481ns (23.176%)  route 4.909ns (76.824%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.747ns = ( 36.747 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.381    10.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I3_O)        0.124    10.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.537    36.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.519    37.267    
                         clock uncertainty           -0.035    37.231    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.031    37.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.262    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                 26.605    

Slack (MET) :             26.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.481ns (23.194%)  route 4.904ns (76.806%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.747ns = ( 36.747 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.376    10.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y78         LUT6 (Prop_lut6_I4_O)        0.124    10.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.537    36.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.519    37.267    
                         clock uncertainty           -0.035    37.231    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)        0.029    37.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                 26.608    

Slack (MET) :             26.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.481ns (23.144%)  route 4.918ns (76.856%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.390    10.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I2_O)        0.124    10.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.534    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.496    37.241    
                         clock uncertainty           -0.035    37.205    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.079    37.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 26.619    

Slack (MET) :             26.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.481ns (23.703%)  route 4.767ns (76.297%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 36.744 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.239    10.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I2_O)        0.124    10.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.534    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.496    37.241    
                         clock uncertainty           -0.035    37.205    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.081    37.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                 26.772    

Slack (MET) :             26.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.481ns (24.011%)  route 4.687ns (75.989%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 36.745 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.159    10.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.535    36.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.496    37.242    
                         clock uncertainty           -0.035    37.206    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)        0.029    37.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                 26.801    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.481ns (24.014%)  route 4.686ns (75.986%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.747ns = ( 36.747 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.158    10.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I4_O)        0.124    10.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X82Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.537    36.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.497    37.245    
                         clock uncertainty           -0.035    37.209    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)        0.077    37.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             26.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.481ns (24.683%)  route 4.519ns (75.317%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.745ns = ( 36.745 - 33.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.710     4.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.419     4.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.656     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X85Y71         LUT4 (Prop_lut4_I1_O)        0.299     7.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.872     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X84Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     8.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.991    10.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.535    36.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.496    37.242    
                         clock uncertainty           -0.035    37.206    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)        0.031    37.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 26.971    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.014ns (18.076%)  route 4.596ns (81.924%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 36.885 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.109     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT5 (Prop_lut5_I3_O)        0.124     6.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.353     8.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.286     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.124     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.987     9.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X107Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.675    36.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X107Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.460    37.346    
                         clock uncertainty           -0.035    37.310    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 27.008    

Slack (MET) :             27.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.014ns (18.076%)  route 4.596ns (81.924%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 36.885 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.109     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT5 (Prop_lut5_I3_O)        0.124     6.998 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.353     8.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X100Y90        LUT4 (Prop_lut4_I1_O)        0.124     8.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.286     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y90        LUT5 (Prop_lut5_I4_O)        0.124     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.987     9.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X107Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.675    36.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X107Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.460    37.346    
                         clock uncertainty           -0.035    37.310    
    SLICE_X107Y80        FDRE (Setup_fdre_C_R)       -0.429    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 27.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X99Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         FDCE (Prop_fdce_C_Q)         0.128     1.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.402     1.728    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X99Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y96         FDCE (Prop_fdce_C_Q)         0.141     1.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.122     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X98Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y95         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y95         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X101Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDCE (Prop_fdce_C_Q)         0.141     1.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     1.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X100Y95        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X100Y95        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.402     1.728    
    SLICE_X100Y95        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.676%)  route 0.271ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.610     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X100Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y94        FDCE (Prop_fdce_C_Q)         0.164     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.271     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X98Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.880     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y94         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.399     1.731    
    SLICE_X98Y94         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X82Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X100Y95  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X98Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X98Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y5    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  lvds_I/lvds_gen_rxclk_i/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    lvds_I/lvds_gen_rxclk_i/BUFG_idelayCtrl/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  lvds_I/lvds_gen_rxclk_i/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lvds_gen_rxclk_i/clk_mmcm_out1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.311ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.352%)  route 0.798ns (63.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y20                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.798     1.254    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[2]
    SLICE_X97Y22         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X97Y22         FDRE (Setup_fdre_C_D)       -0.105    14.565    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 13.311    

Slack (MET) :             13.345ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.059    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X91Y16         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X91Y16         FDRE (Setup_fdre_C_D)       -0.266    14.404    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 13.345    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.057ns  (logic 0.478ns (45.239%)  route 0.579ns (54.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y19                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.579     1.057    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X93Y18         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X93Y18         FDRE (Setup_fdre_C_D)       -0.264    14.406    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.359ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.921%)  route 0.563ns (54.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.563     1.041    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X91Y16         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X91Y16         FDRE (Setup_fdre_C_D)       -0.270    14.400    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 13.359    

Slack (MET) :             13.364ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.173%)  route 0.604ns (55.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y19                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.604     1.082    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X92Y17         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X92Y17         FDRE (Setup_fdre_C_D)       -0.224    14.446    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 13.364    

Slack (MET) :             13.455ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.183%)  route 0.604ns (53.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.604     1.122    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y16         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X91Y16         FDRE (Setup_fdre_C_D)       -0.093    14.577    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 13.455    

Slack (MET) :             13.465ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        0.939ns  (logic 0.478ns (50.929%)  route 0.461ns (49.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y21                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X90Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.461     0.939    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X93Y19         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X93Y19         FDRE (Setup_fdre_C_D)       -0.266    14.404    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 13.465    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.917%)  route 0.610ns (54.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y19                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.610     1.128    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X94Y17         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X94Y17         FDRE (Setup_fdre_C_D)       -0.047    14.623    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.501ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.604     1.122    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X90Y17         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X90Y17         FDRE (Setup_fdre_C_D)       -0.047    14.623    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                 13.501    

Slack (MET) :             13.516ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.670ns  (MaxDelay Path 14.670ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.052%)  route 0.603ns (56.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 14.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y21                                      0.000     0.000 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/C
    SLICE_X99Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.603     1.059    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[10]
    SLICE_X99Y22         FDRE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   14.670    14.670    
    SLICE_X99Y22         FDRE (Setup_fdre_C_D)       -0.095    14.575    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 13.516    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.767ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.144%)  route 0.599ns (58.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X101Y94        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X102Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y94        FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 31.767    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.142ns  (logic 0.456ns (39.925%)  route 0.686ns (60.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X101Y94        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.686     1.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X102Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y94        FDCE (Setup_fdce_C_D)       -0.056    32.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.944    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.309%)  route 0.597ns (56.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y94                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X101Y94        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.597     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X102Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 31.900    

Slack (MET) :             31.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.732%)  route 0.541ns (54.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X89Y103        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.541     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y102        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.956    

Slack (MET) :             31.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.996ns  (logic 0.456ns (45.784%)  route 0.540ns (54.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X89Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.540     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y101        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 31.961    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.981%)  route 0.536ns (54.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.536     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y101        FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 31.963    

Slack (MET) :             32.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.234%)  route 0.452ns (49.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y93                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X101Y93        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.452     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X102Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y93        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 32.049    

Slack (MET) :             32.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.845ns  (logic 0.456ns (53.937%)  route 0.389ns (46.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X89Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.389     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X90Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y102        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                 32.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out0

Setup :           18  Failing Endpoints,  Worst Slack       -5.446ns,  Total Violation      -81.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.446ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.568ns  (logic 0.456ns (4.766%)  route 9.112ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/Q
                         net (fo=4, routed)           9.112  1012.839    u_ila_1/inst/ila_core_inst/probe3[4]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X108Y103       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052  1007.392    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                       1007.392    
                         arrival time                       -1012.839    
  -------------------------------------------------------------------
                         slack                                 -5.446    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.469ns  (logic 0.456ns (4.816%)  route 9.013ns (95.184%))
  Logic Levels:           0  
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.681ns = ( 1007.686 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/Q
                         net (fo=4, routed)           9.013  1012.740    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[4]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.854  1007.686    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000  1007.686    
                         clock uncertainty           -0.248  1007.438    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)       -0.093  1007.345    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                       1007.345    
                         arrival time                       -1012.740    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.529ns  (logic 0.518ns (5.436%)  route 9.011ns (94.564%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X102Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDRE (Prop_fdre_C_Q)         0.518  1003.789 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=4, routed)           9.011  1012.800    u_ila_1/inst/ila_core_inst/probe3[1]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019  1007.425    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                       1007.425    
                         arrival time                       -1012.800    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.367ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.474ns  (logic 0.518ns (5.468%)  route 8.956ns (94.532%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X102Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDRE (Prop_fdre_C_Q)         0.518  1003.789 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=4, routed)           8.956  1012.745    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[1]
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X107Y105       FDRE (Setup_fdre_C_D)       -0.067  1007.377    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                       1007.377    
                         arrival time                       -1012.745    
  -------------------------------------------------------------------
                         slack                                 -5.367    

Slack (VIOLATED) :        -5.168ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.245ns  (logic 0.456ns (4.932%)  route 8.789ns (95.068%))
  Logic Levels:           0  
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.684ns = ( 1007.689 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/Q
                         net (fo=4, routed)           8.789  1012.516    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[2]
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.857  1007.689    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000  1007.689    
                         clock uncertainty           -0.248  1007.441    
    SLICE_X110Y115       FDRE (Setup_fdre_C_D)       -0.093  1007.348    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                       1007.348    
                         arrival time                       -1012.516    
  -------------------------------------------------------------------
                         slack                                 -5.168    

Slack (VIOLATED) :        -5.092ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        9.425ns  (logic 0.456ns (4.838%)  route 8.969ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/Q
                         net (fo=4, routed)           8.969  1012.696    u_ila_1/inst/ila_core_inst/probe3[2]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159  1007.603    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                       1007.603    
                         arrival time                       -1012.696    
  -------------------------------------------------------------------
                         slack                                 -5.092    

Slack (VIOLATED) :        -4.777ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        8.933ns  (logic 0.456ns (5.105%)  route 8.477ns (94.895%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/Q
                         net (fo=4, routed)           8.477  1012.204    u_ila_1/inst/ila_core_inst/probe3[5]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X108Y103       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018  1007.426    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                       1007.426    
                         arrival time                       -1012.204    
  -------------------------------------------------------------------
                         slack                                 -4.777    

Slack (VIOLATED) :        -4.774ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        8.900ns  (logic 0.456ns (5.124%)  route 8.444ns (94.876%))
  Logic Levels:           0  
  Clock Path Skew:        4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 1007.692 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/Q
                         net (fo=4, routed)           8.444  1012.171    u_ila_1/inst/ila_core_inst/probe3[3]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860  1007.692    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.000  1007.692    
                         clock uncertainty           -0.248  1007.444    
    SLICE_X108Y103       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  1007.397    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                       1007.397    
                         arrival time                       -1012.171    
  -------------------------------------------------------------------
                         slack                                 -4.774    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        8.830ns  (logic 0.456ns (5.164%)  route 8.374ns (94.836%))
  Logic Levels:           0  
  Clock Path Skew:        4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.684ns = ( 1007.689 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[3]/Q
                         net (fo=4, routed)           8.374  1012.101    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[3]
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.857  1007.689    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000  1007.689    
                         clock uncertainty           -0.248  1007.441    
    SLICE_X110Y115       FDRE (Setup_fdre_C_D)       -0.093  1007.348    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                       1007.348    
                         arrival time                       -1012.101    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.748ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@1000.005ns - clk_fpga_0 rise@1000.000ns)
  Data Path Delay:        8.857ns  (logic 0.456ns (5.148%)  route 8.401ns (94.852%))
  Logic Levels:           0  
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.681ns = ( 1007.686 - 1000.005 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 1003.271 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1001.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1001.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  1003.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.456  1003.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[5]/Q
                         net (fo=4, routed)           8.401  1012.128    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[5]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                   1000.005  1000.005 r  
    L19                                               0.000  1000.005 r  clkin_p (IN)
                         net (fo=0)                   0.000  1000.005    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  1000.938 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  1003.932    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  1004.016 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1005.741    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1005.832 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.854  1007.686    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000  1007.686    
                         clock uncertainty           -0.248  1007.438    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)       -0.058  1007.380    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                       1007.380    
                         arrival time                       -1012.128    
  -------------------------------------------------------------------
                         slack                                 -4.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.367ns (5.735%)  route 6.032ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        5.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.670ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.783     2.962    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.367     3.329 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=4, routed)           6.032     9.361    u_ila_1/inst/ila_core_inst/probe3[0]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.058     8.670    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     8.670    
                         clock uncertainty            0.248     8.917    
    SLICE_X108Y106       SRL16E (Hold_srl16e_CLK_D)
                                                      0.243     9.160    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -9.160    
                         arrival time                           9.361    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.141ns (4.279%)  route 3.154ns (95.721%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=4, routed)           3.154     4.321    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.070     4.085    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.164ns (4.845%)  route 3.221ns (95.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X98Y105        FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/Q
                         net (fo=4, routed)           3.221     4.411    u_ila_1/inst/ila_core_inst/probe3[6]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X108Y103       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     4.123    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.164ns (4.885%)  route 3.193ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X98Y105        FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDRE (Prop_fdre_C_Q)         0.164     1.190 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[6]/Q
                         net (fo=4, routed)           3.193     4.383    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[6]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.987     3.761    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     3.761    
                         clock uncertainty            0.248     4.009    
    SLICE_X107Y115       FDRE (Hold_fdre_C_D)         0.075     4.084    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.164ns (4.458%)  route 3.515ns (95.542%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X102Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDRE (Prop_fdre_C_Q)         0.164     1.190 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=4, routed)           3.515     4.705    u_ila_1/inst/ila_core_inst/probe3[1]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X108Y106       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     4.124    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.141ns (3.874%)  route 3.499ns (96.126%))
  Logic Levels:           0  
  Clock Path Skew:        2.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/Q
                         net (fo=4, routed)           3.499     4.666    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[4]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.987     3.761    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     3.761    
                         clock uncertainty            0.248     4.009    
    SLICE_X107Y115       FDRE (Hold_fdre_C_D)         0.047     4.056    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.056    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.164ns (4.469%)  route 3.506ns (95.531%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X102Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDRE (Prop_fdre_C_Q)         0.164     1.190 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=4, routed)           3.506     4.696    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[1]
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y105       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.070     4.085    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.141ns (3.790%)  route 3.580ns (96.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[4]/Q
                         net (fo=4, routed)           3.580     4.747    u_ila_1/inst/ila_core_inst/probe3[4]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X108Y103       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     4.124    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.141ns (3.678%)  route 3.693ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        2.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.690     1.026    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[2]/Q
                         net (fo=4, routed)           3.693     4.860    u_ila_1/inst/ila_core_inst/probe3[2]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     3.767    
                         clock uncertainty            0.248     4.015    
    SLICE_X108Y106       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     4.198    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.860    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.367ns (5.368%)  route 6.470ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        5.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.663ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.782     2.961    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X101Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.367     3.328 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[7]/Q
                         net (fo=4, routed)           6.470     9.799    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[7]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         2.051     8.663    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     8.663    
                         clock uncertainty            0.248     8.910    
    SLICE_X107Y115       FDRE (Hold_fdre_C_D)         0.179     9.089    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.089    
                         arrival time                           9.799    
  -------------------------------------------------------------------
                         slack                                  0.709    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_gen_rxclk_i/clk_mmcm_out1
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out0

Setup :           72  Failing Endpoints,  Worst Slack       -0.561ns,  Total Violation      -19.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.777ns (31.350%)  route 1.701ns (68.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.683ns = ( 10.128 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/Q1
                         net (fo=7, routed)           1.701    11.022    u_ila_1/inst/ila_core_inst/probe0[7]
    SLICE_X110Y116       LUT3 (Prop_lut3_I1_O)        0.124    11.146 r  u_ila_1/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000    11.146    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X110Y116       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.856    10.128    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y116       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.611    10.739    
                         clock uncertainty           -0.186    10.553    
    SLICE_X110Y116       FDRE (Setup_fdre_C_D)        0.032    10.585    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.537ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.653ns (27.500%)  route 1.722ns (72.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 10.132 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q4
                         net (fo=3, routed)           1.722    11.042    u_ila_1/inst/ila_core_inst/probe2[4]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860    10.132    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.611    10.743    
                         clock uncertainty           -0.186    10.557    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    10.505    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -0.537    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.250%)  route 1.913ns (80.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 10.131 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.456     9.124 r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/Q
                         net (fo=3, routed)           1.913    11.036    u_ila_1/inst/ila_core_inst/probe4[3]
    SLICE_X108Y107       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.859    10.131    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y107       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.611    10.742    
                         clock uncertainty           -0.186    10.556    
    SLICE_X108Y107       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    10.509    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.855%)  route 1.851ns (76.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.679ns = ( 10.124 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X111Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.456     9.124 r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[4]/Q
                         net (fo=3, routed)           1.851    10.975    u_ila_1/inst/ila_core_inst/probe1[4]
    SLICE_X111Y119       LUT3 (Prop_lut3_I1_O)        0.124    11.099 r  u_ila_1/inst/ila_core_inst/probeDelay1[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.099    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X111Y119       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.852    10.124    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y119       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.611    10.735    
                         clock uncertainty           -0.186    10.549    
    SLICE_X111Y119       FDRE (Setup_fdre_C_D)        0.032    10.581    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.653ns (27.801%)  route 1.696ns (72.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 10.132 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q5
                         net (fo=3, routed)           1.696    11.016    u_ila_1/inst/ila_core_inst/probe2[3]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860    10.132    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.611    10.743    
                         clock uncertainty           -0.186    10.557    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    10.510    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.653ns (27.510%)  route 1.721ns (72.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 10.132 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q3
                         net (fo=3, routed)           1.721    11.041    u_ila_1/inst/ila_core_inst/probe2[5]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860    10.132    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.611    10.743    
                         clock uncertainty           -0.186    10.557    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    10.539    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.653ns (26.517%)  route 1.810ns (73.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns = ( 10.058 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_master/ISERDESE2_master/Q1
                         net (fo=7, routed)           1.810    11.130    u_ila_1/inst/ila_core_inst/probe0[7]
    SLICE_X104Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.786    10.058    u_ila_1/inst/ila_core_inst/clk
    SLICE_X104Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.611    10.669    
                         clock uncertainty           -0.186    10.483    
    SLICE_X104Y106       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    10.642    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/bit_alignment_i/tapValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.608%)  route 1.870ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.681ns = ( 10.126 - 2.445 ) 
    Source Clock Delay      (SCD):    8.671ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.059     8.671    lvds_I/LVDS_RX[0].lvds_rx_i/bit_alignment_i/clk
    SLICE_X111Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/bit_alignment_i/tapValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.456     9.127 r  lvds_I/LVDS_RX[0].lvds_rx_i/bit_alignment_i/tapValue_reg[4]/Q
                         net (fo=4, routed)           1.870    10.996    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[4]
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.854    10.126    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X107Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.611    10.737    
                         clock uncertainty           -0.186    10.551    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)       -0.043    10.508    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.456ns (19.667%)  route 1.863ns (80.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 10.132 - 2.445 ) 
    Source Clock Delay      (SCD):    8.665ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.053     8.665    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X109Y113       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.456     9.121 r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[0]/Q
                         net (fo=3, routed)           1.863    10.983    u_ila_1/inst/ila_core_inst/probe4[0]
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860    10.132    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y103       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.611    10.743    
                         clock uncertainty           -0.186    10.557    
    SLICE_X108Y103       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    10.527    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.445ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@2.445ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.653ns (28.500%)  route 1.638ns (71.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.687ns = ( 10.132 - 2.445 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        2.056     8.668    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     9.321 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q1
                         net (fo=3, routed)           1.638    10.959    u_ila_1/inst/ila_core_inst/probe2[7]
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      2.445     2.445 r  
    L19                                               0.000     2.445 r  clkin_p (IN)
                         net (fo=0)                   0.000     2.445    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933     3.378 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994     6.372    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     6.456 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.725     8.181    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.272 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         1.860    10.132    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y106       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.611    10.743    
                         clock uncertainty           -0.186    10.557    
    SLICE_X108Y106       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.513    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                 -0.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.226ns (31.828%)  route 0.484ns (68.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.717     3.138    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.128     3.266 r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[2]/Q
                         net (fo=3, routed)           0.484     3.750    u_ila_1/inst/ila_core_inst/probe1[2]
    SLICE_X110Y116       LUT3 (Prop_lut3_I1_O)        0.098     3.848 r  u_ila_1/inst/ila_core_inst/probeDelay1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.848    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X110Y116       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.989     3.763    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y116       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.303     3.460    
                         clock uncertainty            0.186     3.646    
    SLICE_X110Y116       FDRE (Hold_fdre_C_D)         0.092     3.738    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.226ns (31.036%)  route 0.502ns (68.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.717     3.138    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.128     3.266 r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/Q
                         net (fo=3, routed)           0.502     3.768    u_ila_1/inst/ila_core_inst/probe1[3]
    SLICE_X111Y119       LUT3 (Prop_lut3_I1_O)        0.098     3.866 r  u_ila_1/inst/ila_core_inst/probeDelay1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.866    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X111Y119       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.986     3.760    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y119       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.303     3.457    
                         clock uncertainty            0.186     3.643    
    SLICE_X111Y119       FDRE (Hold_fdre_C_D)         0.092     3.735    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_master/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.128ns (19.623%)  route 0.524ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.717     3.138    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.128     3.266 r  lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue_reg[3]/Q
                         net (fo=3, routed)           0.524     3.790    lvds_I/LVDS_RX[0].lvds_rx_i/master_tapValue[3]
    IDELAY_X1Y114        IDELAYE2                                     r  lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_master/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    lvds_I/LVDS_RX[0].lvds_rx_i/clk
    IDELAY_X1Y114        IDELAYE2                                     r  lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_master/C
                         clock pessimism             -0.303     3.464    
                         clock uncertainty            0.186     3.650    
    IDELAY_X1Y114        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.007     3.657    lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_master
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_slave/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.877%)  route 0.568ns (80.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.717     3.138    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141     3.279 r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/Q
                         net (fo=3, routed)           0.568     3.848    lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue[3]
    IDELAY_X1Y113        IDELAYE2                                     r  lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_slave/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.993     3.767    lvds_I/LVDS_RX[0].lvds_rx_i/clk
    IDELAY_X1Y113        IDELAYE2                                     r  lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_slave/C
                         clock pessimism             -0.303     3.464    
                         clock uncertainty            0.186     3.650    
    IDELAY_X1Y113        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     3.710    lvds_I/LVDS_RX[0].lvds_rx_i/IDELAYE2_slave
  -------------------------------------------------------------------
                         required time                         -3.710    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.177ns (23.321%)  route 0.582ns (76.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.718     3.139    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     3.316 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q7
                         net (fo=3, routed)           0.582     3.898    u_ila_1/inst/ila_core_inst/probe2[1]
    SLICE_X108Y108       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.992     3.766    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y108       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.303     3.463    
                         clock uncertainty            0.186     3.649    
    SLICE_X108Y108       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.758    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.177ns (21.189%)  route 0.658ns (78.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.718     3.139    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     3.316 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q6
                         net (fo=3, routed)           0.658     3.974    u_ila_1/inst/ila_core_inst/probe2[2]
    SLICE_X108Y108       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.992     3.766    u_ila_1/inst/ila_core_inst/clk
    SLICE_X108Y108       SRL16E                                       r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.303     3.463    
                         clock uncertainty            0.186     3.649    
    SLICE_X108Y108       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.832    u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -3.832    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.222ns (29.704%)  route 0.525ns (70.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.718     3.139    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     3.316 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q6
                         net (fo=3, routed)           0.525     3.842    u_ila_1/inst/ila_core_inst/probe2[2]
    SLICE_X111Y113       LUT3 (Prop_lut3_I1_O)        0.045     3.887 r  u_ila_1/inst/ila_core_inst/probeDelay1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.887    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.991     3.765    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.303     3.462    
                         clock uncertainty            0.186     3.648    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.092     3.740    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.222ns (29.687%)  route 0.526ns (70.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.718     3.139    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177     3.316 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q7
                         net (fo=3, routed)           0.526     3.842    u_ila_1/inst/ila_core_inst/probe2[1]
    SLICE_X111Y113       LUT3 (Prop_lut3_I1_O)        0.045     3.887 r  u_ila_1/inst/ila_core_inst/probeDelay1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.887    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.991     3.765    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.303     3.462    
                         clock uncertainty            0.186     3.648    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.092     3.740    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.144%)  route 0.596ns (80.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.717     3.138    lvds_I/LVDS_RX[0].lvds_rx_i/clkdiv
    SLICE_X110Y112       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141     3.279 r  lvds_I/LVDS_RX[0].lvds_rx_i/slave_tapValue_reg[3]/Q
                         net (fo=3, routed)           0.596     3.875    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[3]
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.990     3.764    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y115       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.303     3.461    
                         clock uncertainty            0.186     3.647    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.076     3.723    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out0  {rise@0.000ns fall@1.222ns period=2.445ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out0 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.222ns (29.425%)  route 0.532ns (70.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.718     3.139    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177     3.316 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_iserdese_slave/ISERDESE2_master/Q8
                         net (fo=3, routed)           0.532     3.849    u_ila_1/inst/ila_core_inst/probe2[0]
    SLICE_X111Y113       LUT3 (Prop_lut3_I1_O)        0.045     3.894 r  u_ila_1/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.894    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_pixel_clk/O
                         net (fo=427, routed)         0.991     3.765    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y113       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.303     3.462    
                         clock uncertainty            0.186     3.648    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.092     3.740    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out1

Setup :           69  Failing Endpoints,  Worst Slack       -5.642ns,  Total Violation     -288.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.642ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isp_model_axis_i/debug_cmd_dely_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.880ns  (logic 0.518ns (5.243%)  route 9.362ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 8897.563 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8893.006 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.712  8893.006    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X58Y94         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518  8893.523 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[2]/Q
                         net (fo=2, routed)           9.362  8902.885    isp_model_axis_i/debug_cmd[2]
    SLICE_X57Y100        FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.715  8897.563    isp_model_axis_i/pixel_clk
    SLICE_X57Y100        FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[2]/C
                         clock pessimism              0.000  8897.563    
                         clock uncertainty           -0.253  8897.310    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.067  8897.242    isp_model_axis_i/debug_cmd_dely_reg[2]
  -------------------------------------------------------------------
                         required time                       8897.243    
                         arrival time                       -8902.886    
  -------------------------------------------------------------------
                         slack                                 -5.642    

Slack (VIOLATED) :        -5.565ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isp_model_axis_i/debug_cmd_dely_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.627ns  (logic 0.518ns (5.381%)  route 9.109ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        4.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.367ns = ( 8897.387 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8893.006 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.712  8893.006    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X58Y94         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518  8893.523 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[1]/Q
                         net (fo=2, routed)           9.109  8902.633    isp_model_axis_i/debug_cmd[1]
    SLICE_X57Y96         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.540  8897.388    isp_model_axis_i/pixel_clk
    SLICE_X57Y96         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[1]/C
                         clock pessimism              0.000  8897.388    
                         clock uncertainty           -0.253  8897.135    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)       -0.067  8897.067    isp_model_axis_i/debug_cmd_dely_reg[1]
  -------------------------------------------------------------------
                         required time                       8897.067    
                         arrival time                       -8902.633    
  -------------------------------------------------------------------
                         slack                                 -5.565    

Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isp_model_axis_i/debug_cmd_dely_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.618ns  (logic 0.518ns (5.386%)  route 9.100ns (94.614%))
  Logic Levels:           0  
  Clock Path Skew:        4.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.368ns = ( 8897.388 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8893.006 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.712  8893.006    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X58Y94         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.518  8893.523 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[0]/Q
                         net (fo=2, routed)           9.100  8902.623    isp_model_axis_i/debug_cmd[0]
    SLICE_X56Y99         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.541  8897.389    isp_model_axis_i/pixel_clk
    SLICE_X56Y99         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[0]/C
                         clock pessimism              0.000  8897.389    
                         clock uncertainty           -0.253  8897.136    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)       -0.047  8897.089    isp_model_axis_i/debug_cmd_dely_reg[0]
  -------------------------------------------------------------------
                         required time                       8897.088    
                         arrival time                       -8902.623    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.374ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.586ns  (logic 0.828ns (8.638%)  route 8.758ns (91.362%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 8897.706 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 8893.271 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  8893.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  8893.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=4, routed)           3.571  8897.298    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/pattern[0]
    SLICE_X107Y106       LUT6 (Prop_lut6_I1_O)        0.124  8897.422 f  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           2.071  8899.493    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_4_n_0
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124  8899.617 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           3.116  8902.733    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_2_n_0
    SLICE_X109Y108       LUT3 (Prop_lut3_I1_O)        0.124  8902.857 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000  8902.857    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.859  8897.707    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  8897.707    
                         clock uncertainty           -0.253  8897.454    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.029  8897.483    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8897.483    
                         arrival time                       -8902.856    
  -------------------------------------------------------------------
                         slack                                 -5.374    

Slack (VIOLATED) :        -5.294ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.508ns  (logic 0.828ns (8.708%)  route 8.680ns (91.292%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 8897.706 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.271ns = ( 8893.271 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.977  8893.271    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X105Y105       FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456  8893.727 r  SC30_v1_0_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=4, routed)           3.571  8897.298    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/pattern[0]
    SLICE_X107Y106       LUT6 (Prop_lut6_I1_O)        0.124  8897.422 f  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           2.071  8899.493    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_4_n_0
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124  8899.617 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           3.038  8902.655    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/FSM_sequential_state[0]_i_2_n_0
    SLICE_X109Y108       LUT5 (Prop_lut5_I2_O)        0.124  8902.779 r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_i_1/O
                         net (fo=1, routed)           0.000  8902.779    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_i_1_n_0
    SLICE_X109Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.859  8897.707    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/clk
    SLICE_X109Y108       FDRE                                         r  lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg/C
                         clock pessimism              0.000  8897.707    
                         clock uncertainty           -0.253  8897.454    
    SLICE_X109Y108       FDRE (Setup_fdre_C_D)        0.031  8897.485    lvds_I/LVDS_RX[0].lvds_rx_i/lvds_bitslip_i/bitslip_reg1_reg
  -------------------------------------------------------------------
                         required time                       8897.484    
                         arrival time                       -8902.779    
  -------------------------------------------------------------------
                         slack                                 -5.294    

Slack (VIOLATED) :        -5.107ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/sobel_model_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.183ns  (logic 0.456ns (4.966%)  route 8.727ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.359ns = ( 8897.379 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8893.006 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.712  8893.006    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X63Y89         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456  8893.462 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[19]/Q
                         net (fo=2, routed)           8.727  8902.189    opencv_model_i/sobel_model
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_model_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.532  8897.379    opencv_model_i/pixel_clk
    SLICE_X66Y78         FDRE                                         r  opencv_model_i/sobel_model_dly1_reg/C
                         clock pessimism              0.000  8897.379    
                         clock uncertainty           -0.253  8897.126    
    SLICE_X66Y78         FDRE (Setup_fdre_C_D)       -0.045  8897.081    opencv_model_i/sobel_model_dly1_reg
  -------------------------------------------------------------------
                         required time                       8897.082    
                         arrival time                       -8902.188    
  -------------------------------------------------------------------
                         slack                                 -5.107    

Slack (VIOLATED) :        -5.054ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/sobel_kernel_dly1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        9.094ns  (logic 0.456ns (5.014%)  route 8.638ns (94.986%))
  Logic Levels:           0  
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.360ns = ( 8897.380 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8893.006 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.712  8893.006    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X63Y89         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456  8893.462 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[16]/Q
                         net (fo=2, routed)           8.638  8902.101    opencv_model_i/sobel_kernel[0]
    SLICE_X65Y79         FDRE                                         r  opencv_model_i/sobel_kernel_dly1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.533  8897.380    opencv_model_i/pixel_clk
    SLICE_X65Y79         FDRE                                         r  opencv_model_i/sobel_kernel_dly1_reg[0]/C
                         clock pessimism              0.000  8897.380    
                         clock uncertainty           -0.253  8897.127    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)       -0.081  8897.046    opencv_model_i/sobel_kernel_dly1_reg[0]
  -------------------------------------------------------------------
                         required time                       8897.047    
                         arrival time                       -8902.101    
  -------------------------------------------------------------------
                         slack                                 -5.054    

Slack (VIOLATED) :        -4.790ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        8.939ns  (logic 0.828ns (9.262%)  route 8.111ns (90.738%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 8897.396 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 8893.025 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.731  8893.025    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.456  8893.481 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/Q
                         net (fo=19, routed)          2.618  8896.100    opencv_model_i/sobel_axis_i/debug_cmd[1]
    SLICE_X72Y32         LUT6 (Prop_lut6_I0_O)        0.124  8896.224 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_3/O
                         net (fo=1, routed)           2.215  8898.438    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_3_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I0_O)        0.124  8898.563 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_2/O
                         net (fo=1, routed)           3.278  8901.841    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_2_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I4_O)        0.124  8901.965 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000  8901.965    opencv_model_i/p_0_in[4]
    SLICE_X72Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548  8897.396    opencv_model_i/pixel_clk
    SLICE_X72Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[4]/C
                         clock pessimism              0.000  8897.396    
                         clock uncertainty           -0.253  8897.144    
    SLICE_X72Y32         FDRE (Setup_fdre_C_D)        0.031  8897.175    opencv_model_i/m_axis_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                       8897.175    
                         arrival time                       -8901.964    
  -------------------------------------------------------------------
                         slack                                 -4.790    

Slack (VIOLATED) :        -4.769ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        8.919ns  (logic 0.828ns (9.283%)  route 8.091ns (90.716%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 8897.396 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 8893.025 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.731  8893.025    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.456  8893.481 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/Q
                         net (fo=19, routed)          2.517  8895.998    opencv_model_i/sobel_axis_i/debug_cmd[1]
    SLICE_X68Y34         LUT6 (Prop_lut6_I0_O)        0.124  8896.122 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_3/O
                         net (fo=1, routed)           2.317  8898.439    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_3_n_0
    SLICE_X68Y34         LUT6 (Prop_lut6_I0_O)        0.124  8898.563 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_2/O
                         net (fo=1, routed)           3.257  8901.820    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_2_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I4_O)        0.124  8901.944 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000  8901.944    opencv_model_i/p_0_in[6]
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548  8897.396    opencv_model_i/pixel_clk
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/C
                         clock pessimism              0.000  8897.396    
                         clock uncertainty           -0.253  8897.144    
    SLICE_X71Y33         FDRE (Setup_fdre_C_D)        0.031  8897.175    opencv_model_i/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                       8897.175    
                         arrival time                       -8901.944    
  -------------------------------------------------------------------
                         slack                                 -4.769    

Slack (VIOLATED) :        -4.769ns  (required time - arrival time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@8890.021ns - clk_fpga_0 rise@8890.000ns)
  Data Path Delay:        8.919ns  (logic 0.828ns (9.284%)  route 8.091ns (90.716%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.375ns = ( 8897.396 - 8890.021 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 8893.025 - 8890.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   8890.000  8890.000 r  
    PS7_X0Y0             PS7                          0.000  8890.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  8891.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8891.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.731  8893.025    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.456  8893.481 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/Q
                         net (fo=19, routed)          2.664  8896.146    opencv_model_i/sobel_axis_i/debug_cmd[1]
    SLICE_X67Y32         LUT6 (Prop_lut6_I0_O)        0.124  8896.270 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_3/O
                         net (fo=1, routed)           2.201  8898.470    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_3_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I0_O)        0.124  8898.594 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_2/O
                         net (fo=1, routed)           3.226  8901.820    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_2_n_0
    SLICE_X75Y32         LUT6 (Prop_lut6_I4_O)        0.124  8901.944 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000  8901.944    opencv_model_i/p_0_in[2]
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                   8890.021  8890.021 r  
    L19                                               0.000  8890.021 r  clkin_p (IN)
                         net (fo=0)                   0.000  8890.021    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933  8890.953 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994  8893.947    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084  8894.031 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725  8895.757    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  8895.848 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.548  8897.396    opencv_model_i/pixel_clk
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/C
                         clock pessimism              0.000  8897.396    
                         clock uncertainty           -0.253  8897.144    
    SLICE_X75Y32         FDRE (Setup_fdre_C_D)        0.031  8897.175    opencv_model_i/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       8897.175    
                         arrival time                       -8901.943    
  -------------------------------------------------------------------
                         slack                                 -4.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isp_model_axis_i/debug_cmd_dely_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.367ns (5.987%)  route 5.762ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        5.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.329ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.540     2.719    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X60Y94         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[3]/Q
                         net (fo=2, routed)           5.762     8.848    isp_model_axis_i/debug_cmd[3]
    SLICE_X60Y95         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.717     8.329    isp_model_axis_i/pixel_clk
    SLICE_X60Y95         FDRE                                         r  isp_model_axis_i/debug_cmd_dely_reg[3]/C
                         clock pessimism              0.000     8.329    
                         clock uncertainty            0.253     8.581    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.192     8.773    isp_model_axis_i/debug_cmd_dely_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.773    
                         arrival time                           8.848    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/sobel_kernel_dly1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.367ns (5.987%)  route 5.763ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        5.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.317ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.538     2.717    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X63Y89         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.367     3.084 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[17]/Q
                         net (fo=2, routed)           5.763     8.847    opencv_model_i/sobel_kernel[1]
    SLICE_X65Y79         FDRE                                         r  opencv_model_i/sobel_kernel_dly1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.705     8.317    opencv_model_i/pixel_clk
    SLICE_X65Y79         FDRE                                         r  opencv_model_i/sobel_kernel_dly1_reg[1]/C
                         clock pessimism              0.000     8.317    
                         clock uncertainty            0.253     8.569    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.196     8.765    opencv_model_i/sobel_kernel_dly1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.765    
                         arrival time                           8.847    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isp_model_axis_i/gaus_sharp_factor_dely_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.337ns (5.558%)  route 5.726ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        5.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.479     2.658    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X40Y93         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.337     2.995 r  SC30_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           5.726     8.721    isp_model_axis_i/gaus_sharp_factor[3]
    SLICE_X36Y93         FDRE                                         r  isp_model_axis_i/gaus_sharp_factor_dely_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.655     8.267    isp_model_axis_i/pixel_clk
    SLICE_X36Y93         FDRE                                         r  isp_model_axis_i/gaus_sharp_factor_dely_reg[3]/C
                         clock pessimism              0.000     8.267    
                         clock uncertainty            0.253     8.519    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.106     8.625    isp_model_axis_i/gaus_sharp_factor_dely_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.625    
                         arrival time                           8.721    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.567ns (9.108%)  route 5.659ns (90.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.333ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557     2.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X64Y43         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.367     3.103 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/Q
                         net (fo=4, routed)           2.882     5.986    opencv_model_i/debug_cmd[2]
    SLICE_X69Y42         LUT4 (Prop_lut4_I1_O)        0.100     6.086 f  opencv_model_i/m_axis_tdata_reg[7]_i_2/O
                         net (fo=8, routed)           2.776     8.862    opencv_model_i/sobel_axis_i/slv_reg19_reg[7]
    SLICE_X70Y32         LUT6 (Prop_lut6_I0_O)        0.100     8.962 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.962    opencv_model_i/p_0_in[5]
    SLICE_X70Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.721     8.333    opencv_model_i/pixel_clk
    SLICE_X70Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[5]/C
                         clock pessimism              0.000     8.333    
                         clock uncertainty            0.253     8.585    
    SLICE_X70Y32         FDRE (Hold_fdre_C_D)         0.270     8.855    opencv_model_i/m_axis_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.855    
                         arrival time                           8.962    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.567ns (9.096%)  route 5.666ns (90.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.335ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.556     2.735    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.367     3.102 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/Q
                         net (fo=19, routed)          2.885     5.987    opencv_model_i/sobel_axis_i/debug_cmd[0]
    SLICE_X68Y33         LUT6 (Prop_lut6_I2_O)        0.100     6.087 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_2/O
                         net (fo=1, routed)           2.782     8.869    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_2_n_0
    SLICE_X74Y33         LUT6 (Prop_lut6_I4_O)        0.100     8.969 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.969    opencv_model_i/p_0_in[1]
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.723     8.335    opencv_model_i/pixel_clk
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[1]/C
                         clock pessimism              0.000     8.335    
                         clock uncertainty            0.253     8.587    
    SLICE_X74Y33         FDRE (Hold_fdre_C_D)         0.269     8.856    opencv_model_i/m_axis_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                           8.969    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 0.567ns (9.099%)  route 5.665ns (90.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.334ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557     2.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X64Y43         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.367     3.103 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/Q
                         net (fo=4, routed)           2.882     5.986    opencv_model_i/debug_cmd[2]
    SLICE_X69Y42         LUT4 (Prop_lut4_I1_O)        0.100     6.086 f  opencv_model_i/m_axis_tdata_reg[7]_i_2/O
                         net (fo=8, routed)           2.783     8.868    opencv_model_i/sobel_axis_i/slv_reg19_reg[7]
    SLICE_X75Y32         LUT6 (Prop_lut6_I0_O)        0.100     8.968 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.968    opencv_model_i/p_0_in[0]
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.722     8.334    opencv_model_i/pixel_clk
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[0]/C
                         clock pessimism              0.000     8.334    
                         clock uncertainty            0.253     8.586    
    SLICE_X75Y32         FDRE (Hold_fdre_C_D)         0.269     8.855    opencv_model_i/m_axis_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.855    
                         arrival time                           8.968    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.567ns (9.092%)  route 5.669ns (90.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.334ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557     2.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X69Y42         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y42         FDRE (Prop_fdre_C_Q)         0.367     3.103 f  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[7]/Q
                         net (fo=4, routed)           2.583     5.686    opencv_model_i/debug_cmd[3]
    SLICE_X69Y42         LUT2 (Prop_lut2_I1_O)        0.100     5.786 r  opencv_model_i/m_axis_tdata_reg[7]_i_4__0/O
                         net (fo=8, routed)           3.087     8.873    opencv_model_i/sobel_axis_i/slv_reg19_reg[6]
    SLICE_X71Y33         LUT6 (Prop_lut6_I5_O)        0.100     8.973 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.973    opencv_model_i/p_0_in[6]
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.722     8.334    opencv_model_i/pixel_clk
    SLICE_X71Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[6]/C
                         clock pessimism              0.000     8.334    
                         clock uncertainty            0.253     8.586    
    SLICE_X71Y33         FDRE (Hold_fdre_C_D)         0.270     8.856    opencv_model_i/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                           8.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.567ns (9.088%)  route 5.672ns (90.912%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.335ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.556     2.735    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.367     3.102 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[4]/Q
                         net (fo=19, routed)          2.985     6.087    opencv_model_i/sobel_axis_i/debug_cmd[0]
    SLICE_X71Y33         LUT6 (Prop_lut6_I2_O)        0.100     6.187 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[3]_i_2/O
                         net (fo=1, routed)           2.687     8.874    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[3]_i_2_n_0
    SLICE_X74Y33         LUT6 (Prop_lut6_I4_O)        0.100     8.974 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.974    opencv_model_i/p_0_in[3]
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.723     8.335    opencv_model_i/pixel_clk
    SLICE_X74Y33         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[3]/C
                         clock pessimism              0.000     8.335    
                         clock uncertainty            0.253     8.587    
    SLICE_X74Y33         FDRE (Hold_fdre_C_D)         0.270     8.857    opencv_model_i/m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.857    
                         arrival time                           8.974    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 0.567ns (9.074%)  route 5.682ns (90.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.334ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.556     2.735    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X70Y39         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.367     3.102 f  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[5]/Q
                         net (fo=19, routed)          2.877     5.979    opencv_model_i/sobel_axis_i/debug_cmd[1]
    SLICE_X74Y32         LUT6 (Prop_lut6_I1_O)        0.100     6.079 f  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           2.805     8.884    opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_3_n_0
    SLICE_X74Y32         LUT6 (Prop_lut6_I4_O)        0.100     8.984 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.984    opencv_model_i/p_0_in[7]
    SLICE_X74Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.722     8.334    opencv_model_i/pixel_clk
    SLICE_X74Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.000     8.334    
                         clock uncertainty            0.253     8.586    
    SLICE_X74Y32         FDRE (Hold_fdre_C_D)         0.269     8.855    opencv_model_i/m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.855    
                         arrival time                           8.984    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opencv_model_i/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             lvds_gen_rxclk_i/clk_mmcm_out1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.567ns (9.066%)  route 5.687ns (90.934%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.334ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.557     2.736    SC30_v1_0_S00_AXI_inst/FCLK_CLK0
    SLICE_X64Y43         FDRE                                         r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.367     3.103 r  SC30_v1_0_S00_AXI_inst/slv_reg19_reg[6]/Q
                         net (fo=4, routed)           2.882     5.986    opencv_model_i/debug_cmd[2]
    SLICE_X69Y42         LUT4 (Prop_lut4_I1_O)        0.100     6.086 f  opencv_model_i/m_axis_tdata_reg[7]_i_2/O
                         net (fo=8, routed)           2.805     8.891    opencv_model_i/sobel_axis_i/slv_reg19_reg[7]
    SLICE_X75Y32         LUT6 (Prop_lut6_I0_O)        0.100     8.991 r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.991    opencv_model_i/p_0_in[2]
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.722     8.334    opencv_model_i/pixel_clk
    SLICE_X75Y32         FDRE                                         r  opencv_model_i/m_axis_tdata_reg_reg[2]/C
                         clock pessimism              0.000     8.334    
                         clock uncertainty            0.253     8.586    
    SLICE_X75Y32         FDRE (Hold_fdre_C_D)         0.270     8.856    opencv_model_i/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                           8.991    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.391%)  route 0.531ns (52.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X90Y102        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.531     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y103        FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.449%)  route 0.529ns (52.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y102        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X89Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y103        FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.991ns  (logic 0.478ns (48.240%)  route 0.513ns (51.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y93                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X102Y93        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.513     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X101Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y93        FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.766%)  route 0.639ns (55.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X90Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.639     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y102        FDCE (Setup_fdce_C_D)       -0.071     9.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.898ns  (logic 0.419ns (46.651%)  route 0.479ns (53.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X103Y93        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.479     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X101Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y93        FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.518ns (49.448%)  route 0.530ns (50.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X90Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.530     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X89Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y103        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.879%)  route 0.456ns (52.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X103Y93        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X100Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y93        FDCE (Setup_fdce_C_D)       -0.218     9.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.854%)  route 0.477ns (51.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X103Y93        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.477     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X100Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y93        FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  9.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    12.423    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.773ns (27.862%)  route 2.001ns (72.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.748     3.042    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.887     4.407    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y17         LUT3 (Prop_lut3_I2_O)        0.295     4.702 f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.114     5.816    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X11Y17         FDPE                                         f  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.573    12.753    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y17         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X11Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    12.469    design_1_wrapper_i/design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.773ns (29.033%)  route 1.889ns (70.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.652     2.946    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y53         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDPE (Prop_fdpe_C_Q)         0.478     3.424 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.768     4.192    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.295     4.487 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.122     5.608    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y51         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.480    12.659    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y51         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.773ns (29.033%)  route 1.889ns (70.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.652     2.946    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y53         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDPE (Prop_fdpe_C_Q)         0.478     3.424 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.768     4.192    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.295     4.487 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.122     5.608    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y51         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.480    12.659    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y51         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.773ns (29.033%)  route 1.889ns (70.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.652     2.946    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y53         FDPE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDPE (Prop_fdpe_C_Q)         0.478     3.424 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.768     4.192    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y53         LUT3 (Prop_lut3_I2_O)        0.295     4.487 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.122     5.608    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y51         FDCE                                         f  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       1.480    12.659    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y51         FDCE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  6.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.192%)  route 0.191ns (53.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.191     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y101        FDPE (Remov_fdpe_C_PRE)     -0.071     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.192%)  route 0.191ns (53.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X94Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.191     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y101        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y101        FDPE (Remov_fdpe_C_PRE)     -0.071     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X96Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.035     1.295    
    SLICE_X96Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X96Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X96Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X96Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X96Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X96Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X96Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.386%)  route 0.287ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.287     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X97Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.964     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X97Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.164ns (25.711%)  route 0.474ns (74.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.608     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X96Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.474     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X98Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22878, routed)       0.965     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X98Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.890ns (16.945%)  route 4.362ns (83.054%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 36.820 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.115     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.610    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.460    37.281    
                         clock uncertainty           -0.035    37.245    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.411    

Slack (MET) :             27.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.890ns (16.945%)  route 4.362ns (83.054%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 36.820 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.115     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.610    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.460    37.281    
                         clock uncertainty           -0.035    37.245    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.411    

Slack (MET) :             27.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 0.890ns (16.945%)  route 4.362ns (83.054%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 36.820 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.115     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X102Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.610    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X102Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.460    37.281    
                         clock uncertainty           -0.035    37.245    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.411    

Slack (MET) :             27.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.361    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.654    

Slack (MET) :             27.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.361    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.654    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.925    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.925    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.925    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.890ns (17.922%)  route 4.076ns (82.078%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.829     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y90        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y90        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    36.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.925    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.890ns (18.415%)  route 3.943ns (81.585%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 36.819 - 33.000 ) 
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.456     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.707     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.518     4.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y77         LUT6 (Prop_lut6_I3_O)        0.124     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.101     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.287     8.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X98Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.696     9.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.120    35.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.609    36.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.460    37.280    
                         clock uncertainty           -0.035    37.244    
    SLICE_X99Y90         FDCE (Recov_fdce_C_CLR)     -0.405    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 27.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X86Y102        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X86Y102        FDPE (Remov_fdpe_C_PRE)     -0.071     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.267%)  route 0.183ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X89Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X87Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X87Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X87Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X87Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.080     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.668     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y102        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X87Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.222     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.942     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.383     1.810    
    SLICE_X87Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lvds_gen_rxclk_i/clk_mmcm_out1
  To Clock:  lvds_gen_rxclk_i/clk_mmcm_out1

Setup :            0  Failing Endpoints,  Worst Slack       13.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 22.108 - 14.670 ) 
    Source Clock Delay      (SCD):    8.395ns
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.783     8.395    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.478     8.873 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.532     9.405    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.611    22.108    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.937    23.046    
                         clock uncertainty           -0.066    22.980    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.532    22.448    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         22.448    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 22.108 - 14.670 ) 
    Source Clock Delay      (SCD):    8.395ns
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.783     8.395    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.478     8.873 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.532     9.405    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDPE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.611    22.108    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.937    23.046    
                         clock uncertainty           -0.066    22.980    
    SLICE_X102Y20        FDPE (Recov_fdpe_C_PRE)     -0.532    22.448    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         22.448    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             13.085ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.670ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@14.670ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 22.108 - 14.670 ) 
    Source Clock Delay      (SCD):    8.395ns
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           3.556     4.533    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.622 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.889     6.511    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.612 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.783     8.395    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.478     8.873 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.532     9.405    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                     14.670    14.670 r  
    L19                                               0.000    14.670 r  clkin_p (IN)
                         net (fo=0)                   0.000    14.670    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.933    15.603 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           2.994    18.597    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    18.681 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.725    20.406    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.497 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        1.611    22.108    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.937    23.046    
                         clock uncertainty           -0.066    22.980    
    SLICE_X102Y20        FDCE (Recov_fdce_C_CLR)     -0.490    22.490    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         22.490    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 13.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.602     3.023    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.148     3.171 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     3.353    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.871     3.645    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.608     3.038    
    SLICE_X102Y20        FDCE (Remov_fdce_C_CLR)     -0.120     2.918    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.602     3.023    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.148     3.171 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     3.353    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.871     3.645    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.608     3.038    
    SLICE_X102Y20        FDCE (Remov_fdce_C_CLR)     -0.120     2.918    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock lvds_gen_rxclk_i/clk_mmcm_out1  {rise@0.000ns fall@7.335ns period=14.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns - lvds_gen_rxclk_i/clk_mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.411     1.815    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.866 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     2.395    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.421 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.602     3.023    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDPE (Prop_fdpe_C_Q)         0.148     3.171 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.182     3.353    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X102Y20        FDPE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_gen_rxclk_i/clk_mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  clkin_p (IN)
                         net (fo=0)                   0.000     0.000    lvds_I/rx_clkin_p
    L19                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  lvds_I/lvds_I/lvds_gen_rxclk_i/IBUFDS_DIFF_OUT_CLK/O
                         net (fo=1, routed)           1.676     2.115    lvds_I/lvds_gen_rxclk_i/ibufds_clk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.169 r  lvds_I/lvds_gen_rxclk_i/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.745    lvds_I/lvds_gen_rxclk_i/clk_mmcm_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  lvds_I/lvds_gen_rxclk_i/genblk1.BUFG_clkdiv_buf/O
                         net (fo=4474, routed)        0.871     3.645    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X102Y20        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.608     3.038    
    SLICE_X102Y20        FDPE (Remov_fdpe_C_PRE)     -0.124     2.914    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.439    





