#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f581c5f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f581cd2e30_0 .net "PC", 31 0, v000001f581c985b0_0;  1 drivers
v000001f581cd3ab0_0 .var "clk", 0 0;
v000001f581cd4550_0 .net "clkout", 0 0, L_000001f581cd4f40;  1 drivers
v000001f581cd3f10_0 .net "cycles_consumed", 31 0, v000001f581cd3150_0;  1 drivers
v000001f581cd2890_0 .var "rst", 0 0;
S_000001f581c05d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f581c5f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f581c72030 .param/l "RType" 0 4 2, C4<000000>;
P_000001f581c72068 .param/l "add" 0 4 5, C4<100000>;
P_000001f581c720a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f581c720d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f581c72110 .param/l "and_" 0 4 5, C4<100100>;
P_000001f581c72148 .param/l "andi" 0 4 8, C4<001100>;
P_000001f581c72180 .param/l "beq" 0 4 10, C4<000100>;
P_000001f581c721b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f581c721f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f581c72228 .param/l "j" 0 4 12, C4<000010>;
P_000001f581c72260 .param/l "jal" 0 4 12, C4<000011>;
P_000001f581c72298 .param/l "jr" 0 4 6, C4<001000>;
P_000001f581c722d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f581c72308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f581c72340 .param/l "or_" 0 4 5, C4<100101>;
P_000001f581c72378 .param/l "ori" 0 4 8, C4<001101>;
P_000001f581c723b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f581c723e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f581c72420 .param/l "slt" 0 4 5, C4<101010>;
P_000001f581c72458 .param/l "slti" 0 4 8, C4<101010>;
P_000001f581c72490 .param/l "srl" 0 4 6, C4<000010>;
P_000001f581c724c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f581c72500 .param/l "subu" 0 4 5, C4<100011>;
P_000001f581c72538 .param/l "sw" 0 4 8, C4<101011>;
P_000001f581c72570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f581c725a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f581cd5720 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd5a30 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd4ed0 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd53a0 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd5090 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd5d40 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd5170 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd59c0 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd4f40 .functor OR 1, v000001f581cd3ab0_0, v000001f581c69cb0_0, C4<0>, C4<0>;
L_000001f581cd5330 .functor OR 1, L_000001f581d1eb70, L_000001f581d1ecb0, C4<0>, C4<0>;
L_000001f581cd51e0 .functor AND 1, L_000001f581d1fd90, L_000001f581d1e210, C4<1>, C4<1>;
L_000001f581cd5870 .functor NOT 1, v000001f581cd2890_0, C4<0>, C4<0>, C4<0>;
L_000001f581cd5cd0 .functor OR 1, L_000001f581d1e2b0, L_000001f581d1e350, C4<0>, C4<0>;
L_000001f581cd55d0 .functor OR 1, L_000001f581cd5cd0, L_000001f581d1e5d0, C4<0>, C4<0>;
L_000001f581cd5b10 .functor OR 1, L_000001f581d1e850, L_000001f581d351e0, C4<0>, C4<0>;
L_000001f581cd5100 .functor AND 1, L_000001f581d1f390, L_000001f581cd5b10, C4<1>, C4<1>;
L_000001f581cd5950 .functor OR 1, L_000001f581d34880, L_000001f581d355a0, C4<0>, C4<0>;
L_000001f581cd5790 .functor AND 1, L_000001f581d35280, L_000001f581cd5950, C4<1>, C4<1>;
L_000001f581cd5db0 .functor NOT 1, L_000001f581cd4f40, C4<0>, C4<0>, C4<0>;
v000001f581c96f30_0 .net "ALUOp", 3 0, v000001f581c69df0_0;  1 drivers
v000001f581c98790_0 .net "ALUResult", 31 0, v000001f581c980b0_0;  1 drivers
v000001f581c97070_0 .net "ALUSrc", 0 0, v000001f581c6a070_0;  1 drivers
v000001f581c9e400_0 .net "ALUin2", 31 0, L_000001f581d35000;  1 drivers
v000001f581c9d460_0 .net "MemReadEn", 0 0, v000001f581c6a930_0;  1 drivers
v000001f581c9d3c0_0 .net "MemWriteEn", 0 0, v000001f581c6a9d0_0;  1 drivers
v000001f581c9dc80_0 .net "MemtoReg", 0 0, v000001f581c69170_0;  1 drivers
v000001f581c9e720_0 .net "PC", 31 0, v000001f581c985b0_0;  alias, 1 drivers
v000001f581c9d280_0 .net "PCPlus1", 31 0, L_000001f581d1f930;  1 drivers
v000001f581c9dfa0_0 .net "PCsrc", 0 0, v000001f581c96df0_0;  1 drivers
v000001f581c9dd20_0 .net "RegDst", 0 0, v000001f581c69f30_0;  1 drivers
v000001f581c9db40_0 .net "RegWriteEn", 0 0, v000001f581c69b70_0;  1 drivers
v000001f581c9e5e0_0 .net "WriteRegister", 4 0, L_000001f581d1e490;  1 drivers
v000001f581c9d1e0_0 .net *"_ivl_0", 0 0, L_000001f581cd5720;  1 drivers
L_000001f581cd5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f581c9c920_0 .net/2u *"_ivl_10", 4 0, L_000001f581cd5ee0;  1 drivers
L_000001f581cd62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9df00_0 .net *"_ivl_101", 15 0, L_000001f581cd62d0;  1 drivers
v000001f581c9e680_0 .net *"_ivl_102", 31 0, L_000001f581d1f6b0;  1 drivers
L_000001f581cd6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9c9c0_0 .net *"_ivl_105", 25 0, L_000001f581cd6318;  1 drivers
L_000001f581cd6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9cba0_0 .net/2u *"_ivl_106", 31 0, L_000001f581cd6360;  1 drivers
v000001f581c9ddc0_0 .net *"_ivl_108", 0 0, L_000001f581d1fd90;  1 drivers
L_000001f581cd63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f581c9de60_0 .net/2u *"_ivl_110", 5 0, L_000001f581cd63a8;  1 drivers
v000001f581c9cb00_0 .net *"_ivl_112", 0 0, L_000001f581d1e210;  1 drivers
v000001f581c9d140_0 .net *"_ivl_115", 0 0, L_000001f581cd51e0;  1 drivers
v000001f581c9dbe0_0 .net *"_ivl_116", 47 0, L_000001f581d1fb10;  1 drivers
L_000001f581cd63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9cd80_0 .net *"_ivl_119", 15 0, L_000001f581cd63f0;  1 drivers
L_000001f581cd5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f581c9e0e0_0 .net/2u *"_ivl_12", 5 0, L_000001f581cd5f28;  1 drivers
v000001f581c9e7c0_0 .net *"_ivl_120", 47 0, L_000001f581d1f750;  1 drivers
L_000001f581cd6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9d820_0 .net *"_ivl_123", 15 0, L_000001f581cd6438;  1 drivers
v000001f581c9e4a0_0 .net *"_ivl_125", 0 0, L_000001f581d1df90;  1 drivers
v000001f581c9e040_0 .net *"_ivl_126", 31 0, L_000001f581d1edf0;  1 drivers
v000001f581c9e180_0 .net *"_ivl_128", 47 0, L_000001f581d1f570;  1 drivers
v000001f581c9e540_0 .net *"_ivl_130", 47 0, L_000001f581d1ec10;  1 drivers
v000001f581c9e220_0 .net *"_ivl_132", 47 0, L_000001f581d1e030;  1 drivers
v000001f581c9d5a0_0 .net *"_ivl_134", 47 0, L_000001f581d1fbb0;  1 drivers
v000001f581c9d500_0 .net *"_ivl_14", 0 0, L_000001f581cd2f70;  1 drivers
v000001f581c9d640_0 .net *"_ivl_140", 0 0, L_000001f581cd5870;  1 drivers
L_000001f581cd64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9ca60_0 .net/2u *"_ivl_142", 31 0, L_000001f581cd64c8;  1 drivers
L_000001f581cd65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f581c9e2c0_0 .net/2u *"_ivl_146", 5 0, L_000001f581cd65a0;  1 drivers
v000001f581c9e360_0 .net *"_ivl_148", 0 0, L_000001f581d1e2b0;  1 drivers
L_000001f581cd65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f581c9cc40_0 .net/2u *"_ivl_150", 5 0, L_000001f581cd65e8;  1 drivers
v000001f581c9cce0_0 .net *"_ivl_152", 0 0, L_000001f581d1e350;  1 drivers
v000001f581c9d780_0 .net *"_ivl_155", 0 0, L_000001f581cd5cd0;  1 drivers
L_000001f581cd6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f581c9d8c0_0 .net/2u *"_ivl_156", 5 0, L_000001f581cd6630;  1 drivers
v000001f581c9d960_0 .net *"_ivl_158", 0 0, L_000001f581d1e5d0;  1 drivers
L_000001f581cd5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f581c9ce20_0 .net/2u *"_ivl_16", 4 0, L_000001f581cd5f70;  1 drivers
v000001f581c9cec0_0 .net *"_ivl_161", 0 0, L_000001f581cd55d0;  1 drivers
L_000001f581cd6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9cf60_0 .net/2u *"_ivl_162", 15 0, L_000001f581cd6678;  1 drivers
v000001f581c9d6e0_0 .net *"_ivl_164", 31 0, L_000001f581d1fc50;  1 drivers
v000001f581c9da00_0 .net *"_ivl_167", 0 0, L_000001f581d1e530;  1 drivers
v000001f581c9d000_0 .net *"_ivl_168", 15 0, L_000001f581d1e8f0;  1 drivers
v000001f581c9d0a0_0 .net *"_ivl_170", 31 0, L_000001f581d1e710;  1 drivers
v000001f581c9d320_0 .net *"_ivl_174", 31 0, L_000001f581d1e7b0;  1 drivers
L_000001f581cd66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c9daa0_0 .net *"_ivl_177", 25 0, L_000001f581cd66c0;  1 drivers
L_000001f581cd6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1960_0 .net/2u *"_ivl_178", 31 0, L_000001f581cd6708;  1 drivers
v000001f581cd0c40_0 .net *"_ivl_180", 0 0, L_000001f581d1f390;  1 drivers
L_000001f581cd6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd0740_0 .net/2u *"_ivl_182", 5 0, L_000001f581cd6750;  1 drivers
v000001f581cd1000_0 .net *"_ivl_184", 0 0, L_000001f581d1e850;  1 drivers
L_000001f581cd6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f581cd1280_0 .net/2u *"_ivl_186", 5 0, L_000001f581cd6798;  1 drivers
v000001f581cd1dc0_0 .net *"_ivl_188", 0 0, L_000001f581d351e0;  1 drivers
v000001f581cd07e0_0 .net *"_ivl_19", 4 0, L_000001f581cd3010;  1 drivers
v000001f581cd0a60_0 .net *"_ivl_191", 0 0, L_000001f581cd5b10;  1 drivers
v000001f581cd2400_0 .net *"_ivl_193", 0 0, L_000001f581cd5100;  1 drivers
L_000001f581cd67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f581cd1f00_0 .net/2u *"_ivl_194", 5 0, L_000001f581cd67e0;  1 drivers
v000001f581cd0920_0 .net *"_ivl_196", 0 0, L_000001f581d356e0;  1 drivers
L_000001f581cd6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f581cd10a0_0 .net/2u *"_ivl_198", 31 0, L_000001f581cd6828;  1 drivers
L_000001f581cd5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1a00_0 .net/2u *"_ivl_2", 5 0, L_000001f581cd5e98;  1 drivers
v000001f581cd1460_0 .net *"_ivl_20", 4 0, L_000001f581cd3bf0;  1 drivers
v000001f581cd1be0_0 .net *"_ivl_200", 31 0, L_000001f581d35be0;  1 drivers
v000001f581cd1500_0 .net *"_ivl_204", 31 0, L_000001f581d34d80;  1 drivers
L_000001f581cd6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd0ba0_0 .net *"_ivl_207", 25 0, L_000001f581cd6870;  1 drivers
L_000001f581cd68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd15a0_0 .net/2u *"_ivl_208", 31 0, L_000001f581cd68b8;  1 drivers
v000001f581cd1320_0 .net *"_ivl_210", 0 0, L_000001f581d35280;  1 drivers
L_000001f581cd6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd16e0_0 .net/2u *"_ivl_212", 5 0, L_000001f581cd6900;  1 drivers
v000001f581cd0b00_0 .net *"_ivl_214", 0 0, L_000001f581d34880;  1 drivers
L_000001f581cd6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f581cd1e60_0 .net/2u *"_ivl_216", 5 0, L_000001f581cd6948;  1 drivers
v000001f581cd11e0_0 .net *"_ivl_218", 0 0, L_000001f581d355a0;  1 drivers
v000001f581cd1c80_0 .net *"_ivl_221", 0 0, L_000001f581cd5950;  1 drivers
v000001f581cd24a0_0 .net *"_ivl_223", 0 0, L_000001f581cd5790;  1 drivers
L_000001f581cd6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f581cd1d20_0 .net/2u *"_ivl_224", 5 0, L_000001f581cd6990;  1 drivers
v000001f581cd09c0_0 .net *"_ivl_226", 0 0, L_000001f581d34240;  1 drivers
v000001f581cd2180_0 .net *"_ivl_228", 31 0, L_000001f581d34c40;  1 drivers
v000001f581cd06a0_0 .net *"_ivl_24", 0 0, L_000001f581cd4ed0;  1 drivers
L_000001f581cd5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1fa0_0 .net/2u *"_ivl_26", 4 0, L_000001f581cd5fb8;  1 drivers
v000001f581cd0ce0_0 .net *"_ivl_29", 4 0, L_000001f581cd3e70;  1 drivers
v000001f581cd2040_0 .net *"_ivl_32", 0 0, L_000001f581cd53a0;  1 drivers
L_000001f581cd6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1780_0 .net/2u *"_ivl_34", 4 0, L_000001f581cd6000;  1 drivers
v000001f581cd0ec0_0 .net *"_ivl_37", 4 0, L_000001f581cd30b0;  1 drivers
v000001f581cd20e0_0 .net *"_ivl_40", 0 0, L_000001f581cd5090;  1 drivers
L_000001f581cd6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd2220_0 .net/2u *"_ivl_42", 15 0, L_000001f581cd6048;  1 drivers
v000001f581cd0880_0 .net *"_ivl_45", 15 0, L_000001f581d1f1b0;  1 drivers
v000001f581cd2540_0 .net *"_ivl_48", 0 0, L_000001f581cd5d40;  1 drivers
v000001f581cd1640_0 .net *"_ivl_5", 5 0, L_000001f581cd3b50;  1 drivers
L_000001f581cd6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd0d80_0 .net/2u *"_ivl_50", 36 0, L_000001f581cd6090;  1 drivers
L_000001f581cd60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1820_0 .net/2u *"_ivl_52", 31 0, L_000001f581cd60d8;  1 drivers
v000001f581cd0e20_0 .net *"_ivl_55", 4 0, L_000001f581d1fcf0;  1 drivers
v000001f581cd0f60_0 .net *"_ivl_56", 36 0, L_000001f581d1f7f0;  1 drivers
v000001f581cd1140_0 .net *"_ivl_58", 36 0, L_000001f581d1fa70;  1 drivers
v000001f581cd1b40_0 .net *"_ivl_62", 0 0, L_000001f581cd5170;  1 drivers
L_000001f581cd6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd13c0_0 .net/2u *"_ivl_64", 5 0, L_000001f581cd6120;  1 drivers
v000001f581cd22c0_0 .net *"_ivl_67", 5 0, L_000001f581d1f2f0;  1 drivers
v000001f581cd2360_0 .net *"_ivl_70", 0 0, L_000001f581cd59c0;  1 drivers
L_000001f581cd6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd18c0_0 .net/2u *"_ivl_72", 57 0, L_000001f581cd6168;  1 drivers
L_000001f581cd61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581cd1aa0_0 .net/2u *"_ivl_74", 31 0, L_000001f581cd61b0;  1 drivers
v000001f581cd3d30_0 .net *"_ivl_77", 25 0, L_000001f581d1efd0;  1 drivers
v000001f581cd29d0_0 .net *"_ivl_78", 57 0, L_000001f581d1def0;  1 drivers
v000001f581cd2c50_0 .net *"_ivl_8", 0 0, L_000001f581cd5a30;  1 drivers
v000001f581cd44b0_0 .net *"_ivl_80", 57 0, L_000001f581d1f070;  1 drivers
L_000001f581cd61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f581cd3fb0_0 .net/2u *"_ivl_84", 31 0, L_000001f581cd61f8;  1 drivers
L_000001f581cd6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f581cd4190_0 .net/2u *"_ivl_88", 5 0, L_000001f581cd6240;  1 drivers
v000001f581cd3c90_0 .net *"_ivl_90", 0 0, L_000001f581d1eb70;  1 drivers
L_000001f581cd6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f581cd3830_0 .net/2u *"_ivl_92", 5 0, L_000001f581cd6288;  1 drivers
v000001f581cd4410_0 .net *"_ivl_94", 0 0, L_000001f581d1ecb0;  1 drivers
v000001f581cd3970_0 .net *"_ivl_97", 0 0, L_000001f581cd5330;  1 drivers
v000001f581cd4370_0 .net *"_ivl_98", 47 0, L_000001f581d1ead0;  1 drivers
v000001f581cd2a70_0 .net "adderResult", 31 0, L_000001f581d1f4d0;  1 drivers
v000001f581cd26b0_0 .net "address", 31 0, L_000001f581d1e990;  1 drivers
v000001f581cd4050_0 .net "clk", 0 0, L_000001f581cd4f40;  alias, 1 drivers
v000001f581cd3150_0 .var "cycles_consumed", 31 0;
v000001f581cd33d0_0 .net "extImm", 31 0, L_000001f581d1f890;  1 drivers
v000001f581cd31f0_0 .net "funct", 5 0, L_000001f581d1f430;  1 drivers
v000001f581cd3290_0 .net "hlt", 0 0, v000001f581c69cb0_0;  1 drivers
v000001f581cd3650_0 .net "imm", 15 0, L_000001f581d1ed50;  1 drivers
v000001f581cd40f0_0 .net "immediate", 31 0, L_000001f581d35a00;  1 drivers
v000001f581cd4230_0 .net "input_clk", 0 0, v000001f581cd3ab0_0;  1 drivers
v000001f581cd2cf0_0 .net "instruction", 31 0, L_000001f581d1ea30;  1 drivers
v000001f581cd2d90_0 .net "memoryReadData", 31 0, v000001f581c97cf0_0;  1 drivers
v000001f581cd3470_0 .net "nextPC", 31 0, L_000001f581d1e3f0;  1 drivers
v000001f581cd35b0_0 .net "opcode", 5 0, L_000001f581cd2ed0;  1 drivers
v000001f581cd42d0_0 .net "rd", 4 0, L_000001f581cd3dd0;  1 drivers
v000001f581cd3510_0 .net "readData1", 31 0, L_000001f581cd5020;  1 drivers
v000001f581cd38d0_0 .net "readData1_w", 31 0, L_000001f581d35820;  1 drivers
v000001f581cd2930_0 .net "readData2", 31 0, L_000001f581cd5480;  1 drivers
v000001f581cd2bb0_0 .net "rs", 4 0, L_000001f581cd2750;  1 drivers
v000001f581cd3330_0 .net "rst", 0 0, v000001f581cd2890_0;  1 drivers
v000001f581cd36f0_0 .net "rt", 4 0, L_000001f581d1f9d0;  1 drivers
v000001f581cd3a10_0 .net "shamt", 31 0, L_000001f581d1f250;  1 drivers
v000001f581cd27f0_0 .net "wire_instruction", 31 0, L_000001f581cd5aa0;  1 drivers
v000001f581cd2b10_0 .net "writeData", 31 0, L_000001f581d34380;  1 drivers
v000001f581cd3790_0 .net "zero", 0 0, L_000001f581d342e0;  1 drivers
L_000001f581cd3b50 .part L_000001f581d1ea30, 26, 6;
L_000001f581cd2ed0 .functor MUXZ 6, L_000001f581cd3b50, L_000001f581cd5e98, L_000001f581cd5720, C4<>;
L_000001f581cd2f70 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd5f28;
L_000001f581cd3010 .part L_000001f581d1ea30, 11, 5;
L_000001f581cd3bf0 .functor MUXZ 5, L_000001f581cd3010, L_000001f581cd5f70, L_000001f581cd2f70, C4<>;
L_000001f581cd3dd0 .functor MUXZ 5, L_000001f581cd3bf0, L_000001f581cd5ee0, L_000001f581cd5a30, C4<>;
L_000001f581cd3e70 .part L_000001f581d1ea30, 21, 5;
L_000001f581cd2750 .functor MUXZ 5, L_000001f581cd3e70, L_000001f581cd5fb8, L_000001f581cd4ed0, C4<>;
L_000001f581cd30b0 .part L_000001f581d1ea30, 16, 5;
L_000001f581d1f9d0 .functor MUXZ 5, L_000001f581cd30b0, L_000001f581cd6000, L_000001f581cd53a0, C4<>;
L_000001f581d1f1b0 .part L_000001f581d1ea30, 0, 16;
L_000001f581d1ed50 .functor MUXZ 16, L_000001f581d1f1b0, L_000001f581cd6048, L_000001f581cd5090, C4<>;
L_000001f581d1fcf0 .part L_000001f581d1ea30, 6, 5;
L_000001f581d1f7f0 .concat [ 5 32 0 0], L_000001f581d1fcf0, L_000001f581cd60d8;
L_000001f581d1fa70 .functor MUXZ 37, L_000001f581d1f7f0, L_000001f581cd6090, L_000001f581cd5d40, C4<>;
L_000001f581d1f250 .part L_000001f581d1fa70, 0, 32;
L_000001f581d1f2f0 .part L_000001f581d1ea30, 0, 6;
L_000001f581d1f430 .functor MUXZ 6, L_000001f581d1f2f0, L_000001f581cd6120, L_000001f581cd5170, C4<>;
L_000001f581d1efd0 .part L_000001f581d1ea30, 0, 26;
L_000001f581d1def0 .concat [ 26 32 0 0], L_000001f581d1efd0, L_000001f581cd61b0;
L_000001f581d1f070 .functor MUXZ 58, L_000001f581d1def0, L_000001f581cd6168, L_000001f581cd59c0, C4<>;
L_000001f581d1e990 .part L_000001f581d1f070, 0, 32;
L_000001f581d1f930 .arith/sum 32, v000001f581c985b0_0, L_000001f581cd61f8;
L_000001f581d1eb70 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd6240;
L_000001f581d1ecb0 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd6288;
L_000001f581d1ead0 .concat [ 32 16 0 0], L_000001f581d1e990, L_000001f581cd62d0;
L_000001f581d1f6b0 .concat [ 6 26 0 0], L_000001f581cd2ed0, L_000001f581cd6318;
L_000001f581d1fd90 .cmp/eq 32, L_000001f581d1f6b0, L_000001f581cd6360;
L_000001f581d1e210 .cmp/eq 6, L_000001f581d1f430, L_000001f581cd63a8;
L_000001f581d1fb10 .concat [ 32 16 0 0], L_000001f581cd5020, L_000001f581cd63f0;
L_000001f581d1f750 .concat [ 32 16 0 0], v000001f581c985b0_0, L_000001f581cd6438;
L_000001f581d1df90 .part L_000001f581d1ed50, 15, 1;
LS_000001f581d1edf0_0_0 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_4 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_8 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_12 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_16 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_20 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_24 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_0_28 .concat [ 1 1 1 1], L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90, L_000001f581d1df90;
LS_000001f581d1edf0_1_0 .concat [ 4 4 4 4], LS_000001f581d1edf0_0_0, LS_000001f581d1edf0_0_4, LS_000001f581d1edf0_0_8, LS_000001f581d1edf0_0_12;
LS_000001f581d1edf0_1_4 .concat [ 4 4 4 4], LS_000001f581d1edf0_0_16, LS_000001f581d1edf0_0_20, LS_000001f581d1edf0_0_24, LS_000001f581d1edf0_0_28;
L_000001f581d1edf0 .concat [ 16 16 0 0], LS_000001f581d1edf0_1_0, LS_000001f581d1edf0_1_4;
L_000001f581d1f570 .concat [ 16 32 0 0], L_000001f581d1ed50, L_000001f581d1edf0;
L_000001f581d1ec10 .arith/sum 48, L_000001f581d1f750, L_000001f581d1f570;
L_000001f581d1e030 .functor MUXZ 48, L_000001f581d1ec10, L_000001f581d1fb10, L_000001f581cd51e0, C4<>;
L_000001f581d1fbb0 .functor MUXZ 48, L_000001f581d1e030, L_000001f581d1ead0, L_000001f581cd5330, C4<>;
L_000001f581d1f4d0 .part L_000001f581d1fbb0, 0, 32;
L_000001f581d1e3f0 .functor MUXZ 32, L_000001f581d1f930, L_000001f581d1f4d0, v000001f581c96df0_0, C4<>;
L_000001f581d1ea30 .functor MUXZ 32, L_000001f581cd5aa0, L_000001f581cd64c8, L_000001f581cd5870, C4<>;
L_000001f581d1e2b0 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd65a0;
L_000001f581d1e350 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd65e8;
L_000001f581d1e5d0 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd6630;
L_000001f581d1fc50 .concat [ 16 16 0 0], L_000001f581d1ed50, L_000001f581cd6678;
L_000001f581d1e530 .part L_000001f581d1ed50, 15, 1;
LS_000001f581d1e8f0_0_0 .concat [ 1 1 1 1], L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530;
LS_000001f581d1e8f0_0_4 .concat [ 1 1 1 1], L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530;
LS_000001f581d1e8f0_0_8 .concat [ 1 1 1 1], L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530;
LS_000001f581d1e8f0_0_12 .concat [ 1 1 1 1], L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530, L_000001f581d1e530;
L_000001f581d1e8f0 .concat [ 4 4 4 4], LS_000001f581d1e8f0_0_0, LS_000001f581d1e8f0_0_4, LS_000001f581d1e8f0_0_8, LS_000001f581d1e8f0_0_12;
L_000001f581d1e710 .concat [ 16 16 0 0], L_000001f581d1ed50, L_000001f581d1e8f0;
L_000001f581d1f890 .functor MUXZ 32, L_000001f581d1e710, L_000001f581d1fc50, L_000001f581cd55d0, C4<>;
L_000001f581d1e7b0 .concat [ 6 26 0 0], L_000001f581cd2ed0, L_000001f581cd66c0;
L_000001f581d1f390 .cmp/eq 32, L_000001f581d1e7b0, L_000001f581cd6708;
L_000001f581d1e850 .cmp/eq 6, L_000001f581d1f430, L_000001f581cd6750;
L_000001f581d351e0 .cmp/eq 6, L_000001f581d1f430, L_000001f581cd6798;
L_000001f581d356e0 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd67e0;
L_000001f581d35be0 .functor MUXZ 32, L_000001f581d1f890, L_000001f581cd6828, L_000001f581d356e0, C4<>;
L_000001f581d35a00 .functor MUXZ 32, L_000001f581d35be0, L_000001f581d1f250, L_000001f581cd5100, C4<>;
L_000001f581d34d80 .concat [ 6 26 0 0], L_000001f581cd2ed0, L_000001f581cd6870;
L_000001f581d35280 .cmp/eq 32, L_000001f581d34d80, L_000001f581cd68b8;
L_000001f581d34880 .cmp/eq 6, L_000001f581d1f430, L_000001f581cd6900;
L_000001f581d355a0 .cmp/eq 6, L_000001f581d1f430, L_000001f581cd6948;
L_000001f581d34240 .cmp/eq 6, L_000001f581cd2ed0, L_000001f581cd6990;
L_000001f581d34c40 .functor MUXZ 32, L_000001f581cd5020, v000001f581c985b0_0, L_000001f581d34240, C4<>;
L_000001f581d35820 .functor MUXZ 32, L_000001f581d34c40, L_000001f581cd5480, L_000001f581cd5790, C4<>;
S_000001f581c05ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f581c58560 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f581cd58e0 .functor NOT 1, v000001f581c6a070_0, C4<0>, C4<0>, C4<0>;
v000001f581c69ad0_0 .net *"_ivl_0", 0 0, L_000001f581cd58e0;  1 drivers
v000001f581c6aa70_0 .net "in1", 31 0, L_000001f581cd5480;  alias, 1 drivers
v000001f581c69490_0 .net "in2", 31 0, L_000001f581d35a00;  alias, 1 drivers
v000001f581c69e90_0 .net "out", 31 0, L_000001f581d35000;  alias, 1 drivers
v000001f581c6a610_0 .net "s", 0 0, v000001f581c6a070_0;  alias, 1 drivers
L_000001f581d35000 .functor MUXZ 32, L_000001f581d35a00, L_000001f581cd5480, L_000001f581cd58e0, C4<>;
S_000001f581b969c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f581c952d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f581c95308 .param/l "add" 0 4 5, C4<100000>;
P_000001f581c95340 .param/l "addi" 0 4 8, C4<001000>;
P_000001f581c95378 .param/l "addu" 0 4 5, C4<100001>;
P_000001f581c953b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f581c953e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f581c95420 .param/l "beq" 0 4 10, C4<000100>;
P_000001f581c95458 .param/l "bne" 0 4 10, C4<000101>;
P_000001f581c95490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f581c954c8 .param/l "j" 0 4 12, C4<000010>;
P_000001f581c95500 .param/l "jal" 0 4 12, C4<000011>;
P_000001f581c95538 .param/l "jr" 0 4 6, C4<001000>;
P_000001f581c95570 .param/l "lw" 0 4 8, C4<100011>;
P_000001f581c955a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f581c955e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f581c95618 .param/l "ori" 0 4 8, C4<001101>;
P_000001f581c95650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f581c95688 .param/l "sll" 0 4 6, C4<000000>;
P_000001f581c956c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f581c956f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f581c95730 .param/l "srl" 0 4 6, C4<000010>;
P_000001f581c95768 .param/l "sub" 0 4 5, C4<100010>;
P_000001f581c957a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f581c957d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f581c95810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f581c95848 .param/l "xori" 0 4 8, C4<001110>;
v000001f581c69df0_0 .var "ALUOp", 3 0;
v000001f581c6a070_0 .var "ALUSrc", 0 0;
v000001f581c6a930_0 .var "MemReadEn", 0 0;
v000001f581c6a9d0_0 .var "MemWriteEn", 0 0;
v000001f581c69170_0 .var "MemtoReg", 0 0;
v000001f581c69f30_0 .var "RegDst", 0 0;
v000001f581c69b70_0 .var "RegWriteEn", 0 0;
v000001f581c6ab10_0 .net "funct", 5 0, L_000001f581d1f430;  alias, 1 drivers
v000001f581c69cb0_0 .var "hlt", 0 0;
v000001f581c6a1b0_0 .net "opcode", 5 0, L_000001f581cd2ed0;  alias, 1 drivers
v000001f581c69210_0 .net "rst", 0 0, v000001f581cd2890_0;  alias, 1 drivers
E_000001f581c58720 .event anyedge, v000001f581c69210_0, v000001f581c6a1b0_0, v000001f581c6ab10_0;
S_000001f581b96b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f581c58060 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f581cd5aa0 .functor BUFZ 32, L_000001f581d1ef30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f581c692b0_0 .net "Data_Out", 31 0, L_000001f581cd5aa0;  alias, 1 drivers
v000001f581c6abb0 .array "InstMem", 0 1023, 31 0;
v000001f581c6a6b0_0 .net *"_ivl_0", 31 0, L_000001f581d1ef30;  1 drivers
v000001f581c6a430_0 .net *"_ivl_3", 9 0, L_000001f581d1ee90;  1 drivers
v000001f581c69350_0 .net *"_ivl_4", 11 0, L_000001f581d1e0d0;  1 drivers
L_000001f581cd6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f581c69530_0 .net *"_ivl_7", 1 0, L_000001f581cd6480;  1 drivers
v000001f581c695d0_0 .net "addr", 31 0, v000001f581c985b0_0;  alias, 1 drivers
v000001f581c6a250_0 .var/i "i", 31 0;
L_000001f581d1ef30 .array/port v000001f581c6abb0, L_000001f581d1e0d0;
L_000001f581d1ee90 .part v000001f581c985b0_0, 0, 10;
L_000001f581d1e0d0 .concat [ 10 2 0 0], L_000001f581d1ee90, L_000001f581cd6480;
S_000001f581c05400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f581cd5020 .functor BUFZ 32, L_000001f581d1f610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f581cd5480 .functor BUFZ 32, L_000001f581d1e670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f581c6a390_0 .net *"_ivl_0", 31 0, L_000001f581d1f610;  1 drivers
v000001f581c6a570_0 .net *"_ivl_10", 6 0, L_000001f581d1e170;  1 drivers
L_000001f581cd6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f581c462e0_0 .net *"_ivl_13", 1 0, L_000001f581cd6558;  1 drivers
v000001f581c469c0_0 .net *"_ivl_2", 6 0, L_000001f581d1f110;  1 drivers
L_000001f581cd6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f581c968f0_0 .net *"_ivl_5", 1 0, L_000001f581cd6510;  1 drivers
v000001f581c96e90_0 .net *"_ivl_8", 31 0, L_000001f581d1e670;  1 drivers
v000001f581c97610_0 .net "clk", 0 0, L_000001f581cd4f40;  alias, 1 drivers
v000001f581c97930_0 .var/i "i", 31 0;
v000001f581c96cb0_0 .net "readData1", 31 0, L_000001f581cd5020;  alias, 1 drivers
v000001f581c976b0_0 .net "readData2", 31 0, L_000001f581cd5480;  alias, 1 drivers
v000001f581c97e30_0 .net "readRegister1", 4 0, L_000001f581cd2750;  alias, 1 drivers
v000001f581c97bb0_0 .net "readRegister2", 4 0, L_000001f581d1f9d0;  alias, 1 drivers
v000001f581c97d90 .array "registers", 31 0, 31 0;
v000001f581c974d0_0 .net "rst", 0 0, v000001f581cd2890_0;  alias, 1 drivers
v000001f581c97750_0 .net "we", 0 0, v000001f581c69b70_0;  alias, 1 drivers
v000001f581c97430_0 .net "writeData", 31 0, L_000001f581d34380;  alias, 1 drivers
v000001f581c97570_0 .net "writeRegister", 4 0, L_000001f581d1e490;  alias, 1 drivers
E_000001f581c58e20/0 .event negedge, v000001f581c69210_0;
E_000001f581c58e20/1 .event posedge, v000001f581c97610_0;
E_000001f581c58e20 .event/or E_000001f581c58e20/0, E_000001f581c58e20/1;
L_000001f581d1f610 .array/port v000001f581c97d90, L_000001f581d1f110;
L_000001f581d1f110 .concat [ 5 2 0 0], L_000001f581cd2750, L_000001f581cd6510;
L_000001f581d1e670 .array/port v000001f581c97d90, L_000001f581d1e170;
L_000001f581d1e170 .concat [ 5 2 0 0], L_000001f581d1f9d0, L_000001f581cd6558;
S_000001f581c05590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f581c05400;
 .timescale 0 0;
v000001f581c6a2f0_0 .var/i "i", 31 0;
S_000001f581bef7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f581c58a60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f581cd5250 .functor NOT 1, v000001f581c69f30_0, C4<0>, C4<0>, C4<0>;
v000001f581c97ed0_0 .net *"_ivl_0", 0 0, L_000001f581cd5250;  1 drivers
v000001f581c96ad0_0 .net "in1", 4 0, L_000001f581d1f9d0;  alias, 1 drivers
v000001f581c981f0_0 .net "in2", 4 0, L_000001f581cd3dd0;  alias, 1 drivers
v000001f581c977f0_0 .net "out", 4 0, L_000001f581d1e490;  alias, 1 drivers
v000001f581c97890_0 .net "s", 0 0, v000001f581c69f30_0;  alias, 1 drivers
L_000001f581d1e490 .functor MUXZ 5, L_000001f581cd3dd0, L_000001f581d1f9d0, L_000001f581cd5250, C4<>;
S_000001f581bef930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f581c58d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f581cd4fb0 .functor NOT 1, v000001f581c69170_0, C4<0>, C4<0>, C4<0>;
v000001f581c98010_0 .net *"_ivl_0", 0 0, L_000001f581cd4fb0;  1 drivers
v000001f581c98650_0 .net "in1", 31 0, v000001f581c980b0_0;  alias, 1 drivers
v000001f581c979d0_0 .net "in2", 31 0, v000001f581c97cf0_0;  alias, 1 drivers
v000001f581c96d50_0 .net "out", 31 0, L_000001f581d34380;  alias, 1 drivers
v000001f581c97390_0 .net "s", 0 0, v000001f581c69170_0;  alias, 1 drivers
L_000001f581d34380 .functor MUXZ 32, v000001f581c97cf0_0, v000001f581c980b0_0, L_000001f581cd4fb0, C4<>;
S_000001f581c36240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f581c363d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f581c36408 .param/l "AND" 0 9 12, C4<0010>;
P_000001f581c36440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f581c36478 .param/l "OR" 0 9 12, C4<0011>;
P_000001f581c364b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f581c364e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f581c36520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f581c36558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f581c36590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f581c365c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f581c36600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f581c36638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f581cd69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f581c97110_0 .net/2u *"_ivl_0", 31 0, L_000001f581cd69d8;  1 drivers
v000001f581c96b70_0 .net "opSel", 3 0, v000001f581c69df0_0;  alias, 1 drivers
v000001f581c98150_0 .net "operand1", 31 0, L_000001f581d35820;  alias, 1 drivers
v000001f581c96990_0 .net "operand2", 31 0, L_000001f581d35000;  alias, 1 drivers
v000001f581c980b0_0 .var "result", 31 0;
v000001f581c971b0_0 .net "zero", 0 0, L_000001f581d342e0;  alias, 1 drivers
E_000001f581c585a0 .event anyedge, v000001f581c69df0_0, v000001f581c98150_0, v000001f581c69e90_0;
L_000001f581d342e0 .cmp/eq 32, v000001f581c980b0_0, L_000001f581cd69d8;
S_000001f581c1d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f581cd0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f581cd00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f581cd0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f581cd0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f581cd0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f581cd01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f581cd01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f581cd0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f581cd0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f581cd0288 .param/l "j" 0 4 12, C4<000010>;
P_000001f581cd02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f581cd02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f581cd0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f581cd0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f581cd03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f581cd03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f581cd0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f581cd0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f581cd0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f581cd04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f581cd04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f581cd0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f581cd0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f581cd0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f581cd05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f581cd0608 .param/l "xori" 0 4 8, C4<001110>;
v000001f581c96df0_0 .var "PCsrc", 0 0;
v000001f581c97250_0 .net "funct", 5 0, L_000001f581d1f430;  alias, 1 drivers
v000001f581c97a70_0 .net "opcode", 5 0, L_000001f581cd2ed0;  alias, 1 drivers
v000001f581c983d0_0 .net "operand1", 31 0, L_000001f581cd5020;  alias, 1 drivers
v000001f581c97b10_0 .net "operand2", 31 0, L_000001f581d35000;  alias, 1 drivers
v000001f581c97c50_0 .net "rst", 0 0, v000001f581cd2890_0;  alias, 1 drivers
E_000001f581c58da0/0 .event anyedge, v000001f581c69210_0, v000001f581c6a1b0_0, v000001f581c96cb0_0, v000001f581c69e90_0;
E_000001f581c58da0/1 .event anyedge, v000001f581c6ab10_0;
E_000001f581c58da0 .event/or E_000001f581c58da0/0, E_000001f581c58da0/1;
S_000001f581c1da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f581c98330 .array "DataMem", 0 1023, 31 0;
v000001f581c96a30_0 .net "address", 31 0, v000001f581c980b0_0;  alias, 1 drivers
v000001f581c972f0_0 .net "clock", 0 0, L_000001f581cd5db0;  1 drivers
v000001f581c98470_0 .net "data", 31 0, L_000001f581cd5480;  alias, 1 drivers
v000001f581c96fd0_0 .var/i "i", 31 0;
v000001f581c97cf0_0 .var "q", 31 0;
v000001f581c98290_0 .net "rden", 0 0, v000001f581c6a930_0;  alias, 1 drivers
v000001f581c97f70_0 .net "wren", 0 0, v000001f581c6a9d0_0;  alias, 1 drivers
E_000001f581c58d60 .event posedge, v000001f581c972f0_0;
S_000001f581be6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f581c05d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f581c586a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f581c98510_0 .net "PCin", 31 0, L_000001f581d1e3f0;  alias, 1 drivers
v000001f581c985b0_0 .var "PCout", 31 0;
v000001f581c96c10_0 .net "clk", 0 0, L_000001f581cd4f40;  alias, 1 drivers
v000001f581c986f0_0 .net "rst", 0 0, v000001f581cd2890_0;  alias, 1 drivers
    .scope S_000001f581c1d8d0;
T_0 ;
    %wait E_000001f581c58da0;
    %load/vec4 v000001f581c97c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f581c96df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f581c97a70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f581c983d0_0;
    %load/vec4 v000001f581c97b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f581c97a70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f581c983d0_0;
    %load/vec4 v000001f581c97b10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f581c97a70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f581c97a70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f581c97a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f581c97250_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f581c96df0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f581be6a50;
T_1 ;
    %wait E_000001f581c58e20;
    %load/vec4 v000001f581c986f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f581c985b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f581c98510_0;
    %assign/vec4 v000001f581c985b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f581b96b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f581c6a250_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f581c6a250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f581c6a250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %load/vec4 v000001f581c6a250_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f581c6a250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c6abb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f581b969c0;
T_3 ;
    %wait E_000001f581c58720;
    %load/vec4 v000001f581c69210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f581c69cb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f581c6a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f581c69170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f581c6a930_0, 0;
    %assign/vec4 v000001f581c69f30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f581c69cb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f581c69df0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f581c6a070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f581c69b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f581c6a9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f581c69170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f581c6a930_0, 0, 1;
    %store/vec4 v000001f581c69f30_0, 0, 1;
    %load/vec4 v000001f581c6a1b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69cb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %load/vec4 v000001f581c6ab10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f581c69f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c69170_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f581c6a070_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f581c69df0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f581c05400;
T_4 ;
    %wait E_000001f581c58e20;
    %fork t_1, S_000001f581c05590;
    %jmp t_0;
    .scope S_000001f581c05590;
t_1 ;
    %load/vec4 v000001f581c974d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f581c6a2f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f581c6a2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f581c6a2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c97d90, 0, 4;
    %load/vec4 v000001f581c6a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f581c6a2f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f581c97750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f581c97430_0;
    %load/vec4 v000001f581c97570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c97d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c97d90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f581c05400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f581c05400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f581c97930_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f581c97930_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f581c97930_0;
    %ix/getv/s 4, v000001f581c97930_0;
    %load/vec4a v000001f581c97d90, 4;
    %ix/getv/s 4, v000001f581c97930_0;
    %load/vec4a v000001f581c97d90, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f581c97930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f581c97930_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f581c36240;
T_6 ;
    %wait E_000001f581c585a0;
    %load/vec4 v000001f581c96b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %add;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %sub;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %and;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %or;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %xor;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %or;
    %inv;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f581c98150_0;
    %load/vec4 v000001f581c96990_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f581c96990_0;
    %load/vec4 v000001f581c98150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f581c98150_0;
    %ix/getv 4, v000001f581c96990_0;
    %shiftl 4;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f581c98150_0;
    %ix/getv 4, v000001f581c96990_0;
    %shiftr 4;
    %assign/vec4 v000001f581c980b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f581c1da60;
T_7 ;
    %wait E_000001f581c58d60;
    %load/vec4 v000001f581c98290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f581c96a30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f581c98330, 4;
    %assign/vec4 v000001f581c97cf0_0, 0;
T_7.0 ;
    %load/vec4 v000001f581c97f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f581c98470_0;
    %ix/getv 3, v000001f581c96a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c98330, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f581c1da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f581c96fd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f581c96fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f581c96fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f581c98330, 0, 4;
    %load/vec4 v000001f581c96fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f581c96fd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f581c1da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f581c96fd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f581c96fd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f581c96fd0_0;
    %load/vec4a v000001f581c98330, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f581c96fd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f581c96fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f581c96fd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f581c05d40;
T_10 ;
    %wait E_000001f581c58e20;
    %load/vec4 v000001f581cd3330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f581cd3150_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f581cd3150_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f581cd3150_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f581c5f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f581cd3ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f581cd2890_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f581c5f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f581cd3ab0_0;
    %inv;
    %assign/vec4 v000001f581cd3ab0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f581c5f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f581cd2890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f581cd2890_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f581cd3f10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
