#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010984b0 .scope module, "data_memory" "data_memory" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /OUTPUT 32 "mem_read_data"
o000000000109d5f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000028c2018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000001085b70 .functor XNOR 1, o000000000109d5f8, L_00000000028c2018, C4<0>, C4<0>;
v000000000108e180_0 .net/2u *"_s0", 0 0, L_00000000028c2018;  1 drivers
v000000000108d500_0 .net *"_s2", 0 0, L_0000000001085b70;  1 drivers
v000000000108de60_0 .net *"_s4", 31 0, L_00000000010e6980;  1 drivers
L_00000000028c2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000108d820_0 .net/2u *"_s6", 31 0, L_00000000028c2060;  1 drivers
o000000000109d538 .functor BUFZ 1, C4<z>; HiZ drive
v000000000108d320_0 .net "clk", 0 0, o000000000109d538;  0 drivers
v000000000108f120_0 .var/i "i", 31 0;
o000000000109d598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000108e040_0 .net "mem_access_addr", 31 0, o000000000109d598;  0 drivers
v000000000108e0e0_0 .net "mem_read_data", 31 0, L_00000000010e7100;  1 drivers
v000000000108d5a0_0 .net "mem_read_en", 0 0, o000000000109d5f8;  0 drivers
o000000000109d628 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000108e220_0 .net "mem_write_data", 31 0, o000000000109d628;  0 drivers
o000000000109d658 .functor BUFZ 1, C4<z>; HiZ drive
v000000000108ef40_0 .net "mem_write_en", 0 0, o000000000109d658;  0 drivers
v000000000108e540 .array "ram", 32 0, 31 0;
E_0000000001090a20 .event posedge, v000000000108d320_0;
L_00000000010e6980 .array/port v000000000108e540, o000000000109d598;
L_00000000010e7100 .functor MUXZ 32, L_00000000028c2060, L_00000000010e6980, L_0000000001085b70, C4<>;
S_000000000106c750 .scope module, "mod_instruction_mem_rom" "mod_instruction_mem_rom" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
o000000000109d7a8 .functor BUFZ 30, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000108d3c0_0 .net "address", 29 0, o000000000109d7a8;  0 drivers
v000000000108e5e0_0 .var "instruction", 31 0;
E_00000000010906a0 .event edge, v000000000108d3c0_0;
S_000000000106c8d0 .scope module, "mod_mips_processor" "mod_mips_processor" 4 19;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
L_0000000001086820 .functor BUFZ 32, L_0000000001086040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028c22a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010e4c90_0 .net/2u *"_s12", 31 0, L_00000000028c22a0;  1 drivers
v00000000010e4dd0_0 .net *"_s19", 3 0, L_00000000010e6480;  1 drivers
v00000000010e5190_0 .net *"_s23", 25 0, L_00000000010e56c0;  1 drivers
L_00000000028c22e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010e3cf0_0 .net/2s *"_s27", 1 0, L_00000000028c22e8;  1 drivers
v00000000010e3f70_0 .net *"_s32", 14 0, L_00000000010e5b20;  1 drivers
v00000000010e4e70_0 .net *"_s37", 0 0, L_00000000010e5800;  1 drivers
L_00000000028c2330 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000010e4290_0 .net/2u *"_s38", 16 0, L_00000000028c2330;  1 drivers
L_00000000028c2378 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010e4150_0 .net/2u *"_s40", 16 0, L_00000000028c2378;  1 drivers
v00000000010e4d30_0 .net *"_s42", 16 0, L_00000000010e6e80;  1 drivers
v00000000010e3ed0_0 .net *"_s47", 29 0, L_00000000010e5da0;  1 drivers
L_00000000028c23c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010e3d90_0 .net/2s *"_s51", 1 0, L_00000000028c23c0;  1 drivers
o000000000109e558 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e4330_0 .net "clk", 0 0, o000000000109e558;  0 drivers
o000000000109efa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010e3e30_0 .net "data", 31 0, o000000000109efa8;  0 drivers
v00000000010e4010_0 .net "data_address", 31 0, L_0000000001086820;  1 drivers
o000000000109e588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e46f0_0 .net "dump_all", 0 0, o000000000109e588;  0 drivers
o000000000109e5e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e40b0_0 .net "hold", 0 0, o000000000109e5e8;  0 drivers
o000000000109f3f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010e43d0_0 .net "instruction", 31 0, o000000000109f3f8;  0 drivers
v00000000010e4fb0_0 .net "mem_read", 0 0, v00000000010dfff0_0;  1 drivers
v00000000010e4bf0_0 .net "mem_write", 0 0, v00000000010dfc30_0;  1 drivers
o000000000109e6d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e5050_0 .net "reset", 0 0, o000000000109e6d8;  0 drivers
v00000000010e4b50_0 .var "rg_pc", 31 0;
v00000000010e5230_0 .net "wr_alu_b", 31 0, L_00000000010e5580;  1 drivers
v00000000010e3750_0 .net "wr_alu_data", 31 0, L_0000000001086040;  1 drivers
v00000000010e41f0_0 .net "wr_alu_op", 2 0, v00000000010e06d0_0;  1 drivers
v00000000010e52d0_0 .net "wr_alu_src", 0 0, v00000000010dfe10_0;  1 drivers
v00000000010e4a10_0 .net "wr_alu_zero", 0 0, L_00000000010e7420;  1 drivers
v00000000010e3570_0 .net "wr_branch", 0 0, v00000000010e1030_0;  1 drivers
v00000000010e3b10_0 .net "wr_branch_address", 31 0, L_00000000010e5f80;  1 drivers
v00000000010e37f0_0 .net "wr_carry_flag", 0 0, L_00000000010e65c0;  1 drivers
v00000000010e4830_0 .net "wr_jump", 0 0, v00000000010df730_0;  1 drivers
v00000000010e5370_0 .net "wr_jump_address", 31 0, L_00000000010e67a0;  1 drivers
v00000000010e4ab0_0 .net "wr_mem_to_reg", 0 0, v00000000010e0090_0;  1 drivers
v00000000010e4470_0 .net "wr_next_pc", 31 0, v00000000010e0450_0;  1 drivers
v00000000010e5410_0 .net "wr_pc_plus_4", 31 0, L_00000000010e5620;  1 drivers
v00000000010e48d0_0 .net "wr_read_data_1", 31 0, v00000000010df870_0;  1 drivers
v00000000010e3610_0 .net "wr_read_data_2", 31 0, v00000000010e09f0_0;  1 drivers
v00000000010e36b0_0 .net "wr_reg_dst", 0 0, v00000000010e0130_0;  1 drivers
v00000000010e3890_0 .net "wr_rgf_write", 0 0, v00000000010dfa50_0;  1 drivers
v00000000010e3a70_0 .net "wr_se_ins_15_0", 31 0, L_00000000010e5760;  1 drivers
v00000000010e3bb0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000010e5ee0;  1 drivers
v00000000010e3c50_0 .net "wr_write_address", 4 0, L_00000000010e6de0;  1 drivers
v00000000010e6340_0 .net "wr_write_data", 31 0, L_00000000010e7380;  1 drivers
L_00000000010e59e0 .part o000000000109f3f8, 26, 6;
L_00000000010e6520 .part o000000000109f3f8, 0, 6;
L_00000000010e6660 .part o000000000109f3f8, 21, 5;
L_00000000010e7240 .part o000000000109f3f8, 16, 5;
L_00000000010e5e40 .part o000000000109f3f8, 16, 5;
L_00000000010e72e0 .part o000000000109f3f8, 11, 5;
L_00000000010e5620 .arith/sum 32, v00000000010e4b50_0, L_00000000028c22a0;
L_00000000010e6480 .part L_00000000010e5620, 28, 4;
L_00000000010e56c0 .part o000000000109f3f8, 0, 26;
L_00000000010e67a0 .concat8 [ 2 26 4 0], L_00000000028c22e8, L_00000000010e56c0, L_00000000010e6480;
L_00000000010e5b20 .part o000000000109f3f8, 0, 15;
L_00000000010e5760 .concat8 [ 15 17 0 0], L_00000000010e5b20, L_00000000010e6e80;
L_00000000010e5800 .part o000000000109f3f8, 15, 1;
L_00000000010e6e80 .functor MUXZ 17, L_00000000028c2378, L_00000000028c2330, L_00000000010e5800, C4<>;
L_00000000010e5da0 .part L_00000000010e5760, 0, 30;
L_00000000010e5ee0 .concat8 [ 2 30 0 0], L_00000000028c23c0, L_00000000010e5da0;
L_00000000010e5f80 .arith/sum 32, L_00000000010e5620, L_00000000010e5ee0;
S_000000000104d8b0 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 134, 5 8 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v000000000108ec20_0 .net "alu_b", 31 0, L_00000000010e5580;  alias, 1 drivers
v000000000108f1c0_0 .net "alu_src", 0 0, v00000000010dfe10_0;  alias, 1 drivers
v000000000108d8c0_0 .net "immediate", 31 0, L_00000000010e5760;  alias, 1 drivers
v000000000108df00_0 .net "rs2_data", 31 0, v00000000010e09f0_0;  alias, 1 drivers
L_00000000010e5580 .functor MUXZ 32, v00000000010e09f0_0, L_00000000010e5760, v00000000010dfe10_0, C4<>;
S_0000000001051830 .scope module, "alu_unit" "alu_unit" 4 91, 6 1 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_00000000028c20f0 .functor BUFT 1, C4<011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0000000001085fd0 .functor XOR 33, L_00000000010e5bc0, L_00000000028c20f0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0000000001086040 .functor BUFZ 32, v00000000010e04f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000108eea0_0 .net "A", 31 0, v00000000010df870_0;  alias, 1 drivers
v000000000108e680_0 .net "B", 31 0, L_00000000010e5580;  alias, 1 drivers
v000000000108e720_0 .net *"_s1", 0 0, L_00000000010e5c60;  1 drivers
v000000000108d460_0 .net *"_s10", 32 0, L_00000000010e58a0;  1 drivers
L_00000000028c2138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000108e7c0_0 .net *"_s13", 0 0, L_00000000028c2138;  1 drivers
v000000000108e860_0 .net *"_s16", 32 0, L_00000000010e5d00;  1 drivers
L_00000000028c2180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000108e900_0 .net *"_s19", 0 0, L_00000000028c2180;  1 drivers
v00000000010df910_0 .net *"_s2", 32 0, L_00000000010e5bc0;  1 drivers
L_00000000028c21c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010e0ef0_0 .net/2u *"_s24", 31 0, L_00000000028c21c8;  1 drivers
v00000000010e0d10_0 .net *"_s26", 0 0, L_00000000010e6d40;  1 drivers
L_00000000028c2210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010e0f90_0 .net/2u *"_s28", 0 0, L_00000000028c2210;  1 drivers
L_00000000028c2258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010e0b30_0 .net/2u *"_s30", 0 0, L_00000000028c2258;  1 drivers
L_00000000028c20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010e0db0_0 .net *"_s5", 0 0, L_00000000028c20a8;  1 drivers
v00000000010dfcd0_0 .net/2u *"_s6", 32 0, L_00000000028c20f0;  1 drivers
v00000000010dfeb0_0 .net *"_s8", 32 0, L_0000000001085fd0;  1 drivers
v00000000010e0e50_0 .net "alu_op", 2 0, v00000000010e06d0_0;  alias, 1 drivers
v00000000010dfb90_0 .net "alu_out", 31 0, L_0000000001086040;  alias, 1 drivers
v00000000010e04f0_0 .var "alu_result", 31 0;
v00000000010e0bd0_0 .net "carry_out", 0 0, L_00000000010e65c0;  alias, 1 drivers
v00000000010e01d0_0 .net "temp", 32 0, L_00000000010e63e0;  1 drivers
v00000000010dfd70_0 .net "temp_b", 32 0, L_00000000010e5a80;  1 drivers
v00000000010e1210_0 .net "zero_flag", 0 0, L_00000000010e7420;  alias, 1 drivers
E_0000000001090aa0 .event edge, v00000000010e0e50_0, v00000000010e01d0_0, v000000000108eea0_0, v000000000108ec20_0;
L_00000000010e5c60 .part v00000000010e06d0_0, 2, 1;
L_00000000010e5bc0 .concat [ 32 1 0 0], L_00000000010e5580, L_00000000028c20a8;
L_00000000010e58a0 .concat [ 32 1 0 0], L_00000000010e5580, L_00000000028c2138;
L_00000000010e5a80 .functor MUXZ 33, L_00000000010e58a0, L_0000000001085fd0, L_00000000010e5c60, C4<>;
L_00000000010e5d00 .concat [ 32 1 0 0], v00000000010df870_0, L_00000000028c2180;
L_00000000010e63e0 .arith/sum 33, L_00000000010e5d00, L_00000000010e5a80;
L_00000000010e65c0 .part L_00000000010e63e0, 32, 1;
L_00000000010e6d40 .cmp/eq 32, v00000000010e04f0_0, L_00000000028c21c8;
L_00000000010e7420 .functor MUXZ 1, L_00000000028c2258, L_00000000028c2210, L_00000000010e6d40, C4<>;
S_00000000010519b0 .scope module, "control_unit" "mod_control_unit" 4 74, 7 3 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000010e06d0_0 .var "alu_op", 2 0;
v00000000010dfe10_0 .var "alu_src", 0 0;
v00000000010e1030_0 .var "branch", 0 0;
v00000000010dff50_0 .net "carry_flag", 0 0, L_00000000010e65c0;  alias, 1 drivers
v00000000010df9b0_0 .net "funct", 5 0, L_00000000010e6520;  1 drivers
v00000000010df730_0 .var "jump", 0 0;
v00000000010dfff0_0 .var "mem_read", 0 0;
v00000000010e0090_0 .var "mem_to_reg", 0 0;
v00000000010dfc30_0 .var "mem_write", 0 0;
v00000000010df690_0 .net "opcode", 5 0, L_00000000010e59e0;  1 drivers
v00000000010e0130_0 .var "reg_dst", 0 0;
v00000000010dfa50_0 .var "reg_write", 0 0;
E_0000000001091320 .event edge, v00000000010df690_0, v00000000010df9b0_0, v00000000010e0bd0_0;
S_000000000104f890 .scope module, "pc_mux" "mod_pc_mux" 4 144, 8 9 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_0000000001085da0 .functor AND 1, L_00000000010e7420, v00000000010e1030_0, C4<1>, C4<1>;
v00000000010df550_0 .net "alu_zero", 0 0, L_00000000010e7420;  alias, 1 drivers
v00000000010e0270_0 .net "branch", 0 0, v00000000010e1030_0;  alias, 1 drivers
v00000000010dfaf0_0 .net "branch_address", 31 0, L_00000000010e5f80;  alias, 1 drivers
v00000000010e0310_0 .net "jump", 0 0, v00000000010df730_0;  alias, 1 drivers
v00000000010e03b0_0 .net "jump_address", 31 0, L_00000000010e67a0;  alias, 1 drivers
v00000000010e0450_0 .var "next_pc", 31 0;
v00000000010e0590_0 .net "pc_plus_4", 31 0, L_00000000010e5620;  alias, 1 drivers
v00000000010df7d0_0 .net "wr_and_brch_aluz", 0 0, L_0000000001085da0;  1 drivers
v00000000010e0810_0 .net "wr_condition", 1 0, L_00000000010e6ac0;  1 drivers
E_00000000010903e0 .event edge, v00000000010e0810_0, v00000000010e03b0_0, v00000000010dfaf0_0, v00000000010e0590_0;
L_00000000010e6ac0 .concat [ 1 1 0 0], v00000000010df730_0, L_0000000001085da0;
S_000000000104fa10 .scope module, "register_file" "mod_register_file" 4 103, 9 13 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000010e0630_0 .net "clk", 0 0, o000000000109e558;  alias, 0 drivers
v00000000010e0770_0 .net "dump_all", 0 0, o000000000109e588;  alias, 0 drivers
v00000000010e08b0_0 .var/i "file_handle", 31 0;
v00000000010e10d0_0 .net "hold", 0 0, o000000000109e5e8;  alias, 0 drivers
v00000000010e1170_0 .var/i "i", 31 0;
v00000000010e12b0_0 .net "pc", 31 0, v00000000010e4b50_0;  1 drivers
v00000000010e0950_0 .net "read_address_1", 4 0, L_00000000010e6660;  1 drivers
v00000000010e1350_0 .net "read_address_2", 4 0, L_00000000010e7240;  1 drivers
v00000000010df870_0 .var "read_data_1", 31 0;
v00000000010e09f0_0 .var "read_data_2", 31 0;
v00000000010e13f0_0 .net "reset", 0 0, o000000000109e6d8;  alias, 0 drivers
v00000000010e0a90 .array "rgf_mem", 31 0, 31 0;
v00000000010e0c70_0 .net "write", 0 0, v00000000010dfa50_0;  alias, 1 drivers
v00000000010df5f0_0 .net "write_address", 4 0, L_00000000010e6de0;  alias, 1 drivers
v00000000010e4510_0 .net "write_data", 31 0, L_00000000010e7380;  alias, 1 drivers
E_0000000001090960 .event posedge, v00000000010e0770_0;
v00000000010e0a90_0 .array/port v00000000010e0a90, 0;
v00000000010e0a90_1 .array/port v00000000010e0a90, 1;
v00000000010e0a90_2 .array/port v00000000010e0a90, 2;
E_0000000001090ae0/0 .event edge, v00000000010e0950_0, v00000000010e0a90_0, v00000000010e0a90_1, v00000000010e0a90_2;
v00000000010e0a90_3 .array/port v00000000010e0a90, 3;
v00000000010e0a90_4 .array/port v00000000010e0a90, 4;
v00000000010e0a90_5 .array/port v00000000010e0a90, 5;
v00000000010e0a90_6 .array/port v00000000010e0a90, 6;
E_0000000001090ae0/1 .event edge, v00000000010e0a90_3, v00000000010e0a90_4, v00000000010e0a90_5, v00000000010e0a90_6;
v00000000010e0a90_7 .array/port v00000000010e0a90, 7;
v00000000010e0a90_8 .array/port v00000000010e0a90, 8;
v00000000010e0a90_9 .array/port v00000000010e0a90, 9;
v00000000010e0a90_10 .array/port v00000000010e0a90, 10;
E_0000000001090ae0/2 .event edge, v00000000010e0a90_7, v00000000010e0a90_8, v00000000010e0a90_9, v00000000010e0a90_10;
v00000000010e0a90_11 .array/port v00000000010e0a90, 11;
v00000000010e0a90_12 .array/port v00000000010e0a90, 12;
v00000000010e0a90_13 .array/port v00000000010e0a90, 13;
v00000000010e0a90_14 .array/port v00000000010e0a90, 14;
E_0000000001090ae0/3 .event edge, v00000000010e0a90_11, v00000000010e0a90_12, v00000000010e0a90_13, v00000000010e0a90_14;
v00000000010e0a90_15 .array/port v00000000010e0a90, 15;
v00000000010e0a90_16 .array/port v00000000010e0a90, 16;
v00000000010e0a90_17 .array/port v00000000010e0a90, 17;
v00000000010e0a90_18 .array/port v00000000010e0a90, 18;
E_0000000001090ae0/4 .event edge, v00000000010e0a90_15, v00000000010e0a90_16, v00000000010e0a90_17, v00000000010e0a90_18;
v00000000010e0a90_19 .array/port v00000000010e0a90, 19;
v00000000010e0a90_20 .array/port v00000000010e0a90, 20;
v00000000010e0a90_21 .array/port v00000000010e0a90, 21;
v00000000010e0a90_22 .array/port v00000000010e0a90, 22;
E_0000000001090ae0/5 .event edge, v00000000010e0a90_19, v00000000010e0a90_20, v00000000010e0a90_21, v00000000010e0a90_22;
v00000000010e0a90_23 .array/port v00000000010e0a90, 23;
v00000000010e0a90_24 .array/port v00000000010e0a90, 24;
v00000000010e0a90_25 .array/port v00000000010e0a90, 25;
v00000000010e0a90_26 .array/port v00000000010e0a90, 26;
E_0000000001090ae0/6 .event edge, v00000000010e0a90_23, v00000000010e0a90_24, v00000000010e0a90_25, v00000000010e0a90_26;
v00000000010e0a90_27 .array/port v00000000010e0a90, 27;
v00000000010e0a90_28 .array/port v00000000010e0a90, 28;
v00000000010e0a90_29 .array/port v00000000010e0a90, 29;
v00000000010e0a90_30 .array/port v00000000010e0a90, 30;
E_0000000001090ae0/7 .event edge, v00000000010e0a90_27, v00000000010e0a90_28, v00000000010e0a90_29, v00000000010e0a90_30;
v00000000010e0a90_31 .array/port v00000000010e0a90, 31;
E_0000000001090ae0/8 .event edge, v00000000010e0a90_31, v00000000010e1350_0;
E_0000000001090ae0 .event/or E_0000000001090ae0/0, E_0000000001090ae0/1, E_0000000001090ae0/2, E_0000000001090ae0/3, E_0000000001090ae0/4, E_0000000001090ae0/5, E_0000000001090ae0/6, E_0000000001090ae0/7, E_0000000001090ae0/8;
E_0000000001090b20 .event posedge, v00000000010e0630_0;
S_00000000010370a0 .scope module, "write_data_mux" "mod_write_data_mux" 4 157, 10 9 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000010e39d0_0 .net "alu_data", 31 0, L_0000000001086040;  alias, 1 drivers
v00000000010e4790_0 .net "ext_mem_data", 31 0, o000000000109efa8;  alias, 0 drivers
v00000000010e50f0_0 .net "mem_to_reg", 0 0, v00000000010e0090_0;  alias, 1 drivers
v00000000010e4f10_0 .net "write_data", 31 0, L_00000000010e7380;  alias, 1 drivers
L_00000000010e7380 .functor MUXZ 32, L_0000000001086040, o000000000109efa8, v00000000010e0090_0, C4<>;
S_000000000105bc40 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 124, 11 1 0, S_000000000106c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000010e45b0_0 .net "ins_15_11", 4 0, L_00000000010e72e0;  1 drivers
v00000000010e3930_0 .net "ins_20_16", 4 0, L_00000000010e5e40;  1 drivers
v00000000010e4650_0 .net "reg_dst", 0 0, v00000000010e0130_0;  alias, 1 drivers
v00000000010e4970_0 .net "write_reg_add", 4 0, L_00000000010e6de0;  alias, 1 drivers
L_00000000010e6de0 .functor MUXZ 5, L_00000000010e72e0, L_00000000010e5e40, v00000000010e0130_0, C4<>;
S_000000000104d730 .scope module, "tb_microprocessor" "tb_microprocessor" 12 23;
 .timescale 0 0;
v00000000010e5940_0 .var "clk", 0 0;
    .scope S_00000000010984b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000108f120_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000108f120_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000108f120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000108e540, 0, 4;
    %load/vec4 v000000000108f120_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000108f120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000000010984b0;
T_1 ;
    %wait E_0000000001090a20;
    %load/vec4 v000000000108ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000108e220_0;
    %ix/getv 3, v000000000108e040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000108e540, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000106c750;
T_2 ;
    %wait E_00000000010906a0;
    %load/vec4 v000000000108d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000108e5e0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 2234400, 0, 32;
    %store/vec4 v000000000108e5e0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 75890687, 0, 32;
    %store/vec4 v000000000108e5e0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 134217760, 0, 32;
    %store/vec4 v000000000108e5e0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010519b0;
T_3 ;
    %wait E_0000000001091320;
    %load/vec4 v00000000010df690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v00000000010df9b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %load/vec4 v00000000010dff50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
T_3.15 ;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010df730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e1030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0090_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000010e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010dfa50_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001051830;
T_4 ;
    %wait E_0000000001090aa0;
    %load/vec4 v00000000010e0e50_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000010e04f0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v00000000010e01d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000010e04f0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000000000108eea0_0;
    %load/vec4 v000000000108e680_0;
    %and;
    %store/vec4 v00000000010e04f0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000000000108eea0_0;
    %load/vec4 v000000000108e680_0;
    %or;
    %store/vec4 v00000000010e04f0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000010e04f0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000104fa10;
T_5 ;
    %wait E_0000000001090b20;
    %load/vec4 v00000000010e13f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010e1170_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000000010e1170_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000010e1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010e0a90, 0, 4;
    %load/vec4 v00000000010e1170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010e1170_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010e0c70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010e10d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000000010e4510_0;
    %load/vec4 v00000000010df5f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010e0a90, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000104fa10;
T_6 ;
    %wait E_0000000001090ae0;
    %load/vec4 v00000000010e0950_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010df870_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010e0950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010e0a90, 4;
    %store/vec4 v00000000010df870_0, 0, 32;
T_6.1 ;
    %load/vec4 v00000000010e1350_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010e09f0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000010e1350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010e0a90, 4;
    %store/vec4 v00000000010e09f0_0, 0, 32;
T_6.3 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000104fa10;
T_7 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000010e08b0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000000000104fa10;
T_8 ;
    %wait E_0000000001090960;
    %vpi_call 9 67 "$fdisplay", v00000000010e08b0_0, "rg_pc : %d", v00000000010e12b0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010e1170_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000000010e1170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 9 69 "$fdisplay", v00000000010e08b0_0, "register %d - %d", v00000000010e1170_0, &A<v00000000010e0a90, v00000000010e1170_0 > {0 0 0};
    %load/vec4 v00000000010e1170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010e1170_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000104f890;
T_9 ;
    %wait E_00000000010903e0;
    %load/vec4 v00000000010e0810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v00000000010e0590_0;
    %store/vec4 v00000000010e0450_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v00000000010e03b0_0;
    %store/vec4 v00000000010e0450_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v00000000010e03b0_0;
    %store/vec4 v00000000010e0450_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v00000000010dfaf0_0;
    %store/vec4 v00000000010e0450_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000106c8d0;
T_10 ;
    %wait E_0000000001090b20;
    %load/vec4 v00000000010e5050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010e4b50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000010e40b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000000010e4470_0;
    %assign/vec4 v00000000010e4b50_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000104d730;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e5940_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v00000000010e5940_0;
    %inv;
    %store/vec4 v00000000010e5940_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./mock_data_mem.v";
    "./instruction_mem_rom.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "tb_microprocessor.v";
