module half_adder(a,b,sum,carry);
    input a,b;
    output sum,carry;
    xor x1(sum,a,b);
    and a1(carry,a,b);
endmodule

`include "half_adder.v"

module half_adder_tb;
    reg a,b;
    wire sum,carry;

    half_adder add1(a,b,sum,carry);

    initial begin
        $dumpfile("half_adder.vcd");
        $dumpvars(0,half_adder_tb);

        a=0; b=0;
        #1;
        a=0; b=1;
        #1;
        a=1; b=0;
        #1;
        a=1; b=1;
    end