// Seed: 2801129998
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  always #1 begin
    id_4 <= #1 1'h0;
  end
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output wand id_12,
    output wand id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    input supply0 id_17,
    inout supply1 id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output uwire id_22,
    input tri1 id_23,
    input wor id_24
    , id_36,
    output tri0 id_25,
    input supply1 id_26,
    input tri id_27,
    input tri id_28,
    input supply1 id_29,
    input supply0 id_30,
    input wire id_31,
    input uwire id_32
    , id_37,
    input wand id_33,
    input wire id_34
    , id_38
);
  wire id_39;
  assign id_37 = id_32;
  module_0(
      id_6, id_16, id_36
  );
endmodule
