INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2/sl/demo_bcd/BCD7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2/sl/demo_bcd/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2/sl/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
