==============================================================
File generated on Tue Dec 18 20:32:32 -0200 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 106.523 ; gain = 22.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 106.523 ; gain = 22.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 106.523 ; gain = 22.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 106.523 ; gain = 22.133
WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:41): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 127.488 ; gain = 43.098
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 128.281 ; gain = 43.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_13') to 'store' operation of variable 'tmp_13' on array 'sum_mult' (combination delay: 4.223 ns) to honor II or Latency constraint in region 'a_col_loop_a_row_loop_b_col_loop'.
WARNING: [SCHED 204-21] Estimated clock period (4.808ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:
	'fadd' operation ('tmp_13', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)
	'store' operation (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338) of variable 'tmp_13', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335 on array 'sum_mult', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [67]  (1.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.712 seconds; current allocated memory: 87.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 87.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 88.108 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 88.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fadd_32ns_32ns_32_7_no_dsp_1' to 'matrix_multiply_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fmul_32ns_32ns_32_6_max_dsp_1' to 'matrix_multiply_tdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 89.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_a_i' to 'matrix_multiply_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_b_i' to 'matrix_multiply_tfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_C_assign' to 'matrix_multiply_tg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_top'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 90.030 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_abkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_teOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 142.852 ; gain = 58.461
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_multiply_top.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiply_top.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply_top.
INFO: [HLS 200-112] Total elapsed time: 49.802 seconds; peak allocated memory: 90.030 MB.
==============================================================
File generated on Wed Dec 19 00:12:36 -0200 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-40] Resetting target device to 'xc7s6ftgb196-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 106.914 ; gain = 23.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 106.914 ; gain = 23.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 107.734 ; gain = 23.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 107.988 ; gain = 24.199
WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:41): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 130.316 ; gain = 46.527
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 130.820 ; gain = 47.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_13') to 'store' operation of variable 'tmp_13' on array 'sum_mult' (combination delay: 4.935 ns) to honor II or Latency constraint in region 'a_col_loop_a_row_loop_b_col_loop'.
WARNING: [SCHED 204-21] Estimated clock period (5.059ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:
	'load' operation ('sum_mult_load', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) on array 'sum_mult', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [63]  (1.77 ns)
	'fadd' operation ('tmp_13', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.74 seconds; current allocated memory: 89.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 89.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 90.131 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 90.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fadd_32ns_32ns_32_8_no_dsp_1' to 'matrix_multiply_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fmul_32ns_32ns_32_6_max_dsp_1' to 'matrix_multiply_tdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 91.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_a_i' to 'matrix_multiply_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_b_i' to 'matrix_multiply_tfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_C_assign' to 'matrix_multiply_tg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_top'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 92.017 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_abkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_teOg_ram (RAM)' using distributed RAMs.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "D:/Gabriel/Documents/Xilinx/matrix_multiply/proj_matrix_multiply/solution1/impl": file already exists
INFO: [HLS 200-112] Total elapsed time: 32.233 seconds; peak allocated memory: 92.017 MB.
==============================================================
File generated on Wed Dec 19 00:17:42 -0200 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7s6ftgb196-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-40] Resetting target device to 'xc7s75fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 104.656 ; gain = 20.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 104.656 ; gain = 20.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 105.535 ; gain = 21.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 106.117 ; gain = 22.160
WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:41): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 128.113 ; gain = 44.156
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 128.422 ; gain = 44.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_13') to 'store' operation of variable 'tmp_13' on array 'sum_mult' (combination delay: 4.935 ns) to honor II or Latency constraint in region 'a_col_loop_a_row_loop_b_col_loop'.
WARNING: [SCHED 204-21] Estimated clock period (5.059ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:
	'load' operation ('sum_mult_load', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) on array 'sum_mult', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [63]  (1.77 ns)
	'fadd' operation ('tmp_13', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.202 seconds; current allocated memory: 87.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 87.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 88.215 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 88.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fadd_32ns_32ns_32_8_no_dsp_1' to 'matrix_multiply_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fmul_32ns_32ns_32_6_max_dsp_1' to 'matrix_multiply_tdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 89.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_a_i' to 'matrix_multiply_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_b_i' to 'matrix_multiply_tfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_C_assign' to 'matrix_multiply_tg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_top'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 90.101 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_abkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_teOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 142.793 ; gain = 58.836
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_multiply_top.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiply_top.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply_top.
INFO: [HLS 200-112] Total elapsed time: 34.686 seconds; peak allocated memory: 90.101 MB.
==============================================================
File generated on Wed Dec 19 00:30:54 -0200 2018
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7s75fgga676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
WARNING: [HLS 200-40] Resetting target device to 'xc7k70tfbv676-3'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matrix_multiply.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 107.121 ; gain = 23.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 107.121 ; gain = 23.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 107.711 ; gain = 24.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 108.223 ; gain = 24.594
WARNING: [XFORM 203-105] Cannot partition array 'b_i' (matrix_multiply.cpp:41): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'c_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312): incorrect partition factor 1.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<3, 3, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 3, 3, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' into 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:560) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, float, float>' into 'matrix_multiply_top' (matrix_multiply.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 129.703 ; gain = 46.074
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>'.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, 3, 3, hls::matrix_multiply_traits<hls::NoTranspose, hls::NoTranspose, 3, 3, 3, 3, float, float>, float, float>' to 'matrix_multiply_alt2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 130.648 ; gain = 47.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_multiply_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('sum_mult_load') on array 'sum_mult' to 'fadd' operation ('tmp_13') (combination delay: 4.123 ns) to honor II or Latency constraint in region 'a_col_loop_a_row_loop_b_col_loop'.
WARNING: [SCHED 204-21] Estimated clock period (4.123ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_multiply_alt2' consists of the following:
	'load' operation ('sum_mult_load', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) on array 'sum_mult', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [63]  (1.09 ns)
	'fadd' operation ('tmp_13', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.03 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.68 seconds; current allocated memory: 89.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 89.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 90.107 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 90.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fadd_32ns_32ns_32_8_full_dsp_1' to 'matrix_multiply_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'matrix_multiply_tdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_multiply_tdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 91.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_multiply_top/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_multiply_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_a_i' to 'matrix_multiply_teOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_b_i' to 'matrix_multiply_tfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_top_C_assign' to 'matrix_multiply_tg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_top'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 91.937 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_abkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_multiply_teOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 144.934 ; gain = 61.305
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_multiply_top.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_multiply_top.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_multiply_top.
INFO: [HLS 200-112] Total elapsed time: 35.752 seconds; peak allocated memory: 91.937 MB.
