#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb5fc41a1a0 .scope module, "test_bench_tb" "test_bench_tb" 2 1;
 .timescale -9 -12;
v0x7fb5fc43fff0_0 .var "clk", 0 0;
v0x7fb5fc440080_0 .var "rstn", 0 0;
S_0x7fb5fc418170 .scope module, "uut" "test_bench" 2 26, 3 1 0, S_0x7fb5fc41a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
v0x7fb5fc43f9d0_0 .net "clk", 0 0, v0x7fb5fc43fff0_0;  1 drivers
v0x7fb5fc43fa70_0 .net "rstn", 0 0, v0x7fb5fc440080_0;  1 drivers
v0x7fb5fc43fb10_0 .net "w_x_data", 31 0, L_0x7fb5fc4401b0;  1 drivers
v0x7fb5fc43fbe0_0 .net "w_x_data_ready", 0 0, v0x7fb5fc43ea50_0;  1 drivers
v0x7fb5fc43fcb0_0 .net "w_x_data_valid", 0 0, L_0x7fb5fc440110;  1 drivers
v0x7fb5fc43fdc0_0 .net "w_y_data", 31 0, v0x7fb5fc43eae0_0;  1 drivers
v0x7fb5fc43fe90_0 .net "w_y_data_ready", 0 0, L_0x7fb5fc4402e0;  1 drivers
v0x7fb5fc43ff20_0 .net "w_y_data_valid", 0 0, v0x7fb5fc43eb70_0;  1 drivers
L_0x7fb5fc440220 .reduce/nor v0x7fb5fc440080_0;
L_0x7fb5fc4403a0 .reduce/nor v0x7fb5fc440080_0;
S_0x7fb5fc427de0 .scope module, "file_reader_1" "file_reader" 3 10, 4 18 0, S_0x7fb5fc418170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "output_z_ack"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "output_z"
    .port_info 4 /OUTPUT 1 "output_z_stb"
L_0x7fb5fc4401b0 .functor BUFZ 32, v0x7fb5fc4388c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5fc41d220_0 .net "clk", 0 0, v0x7fb5fc43fff0_0;  alias, 1 drivers
v0x7fb5fc437800_0 .var "dest_0", 1 0;
v0x7fb5fc4378a0_0 .var "dest_1", 1 0;
v0x7fb5fc437950_0 .var "dest_2", 1 0;
v0x7fb5fc437a00_0 .var "eof", 0 0;
v0x7fb5fc437ae0_0 .var/i "file_count", 31 0;
v0x7fb5fc437b90_0 .var/i "input_file_0", 31 0;
v0x7fb5fc437c40_0 .var "instruction_0", 39 0;
v0x7fb5fc437cf0 .array "instructions", 0 14, 39 0;
v0x7fb5fc437e00_0 .var "literal_0", 31 0;
v0x7fb5fc437ea0_0 .var "literal_1", 31 0;
v0x7fb5fc437f50_0 .var "opcode_0", 3 0;
v0x7fb5fc438000_0 .var "opcode_1", 3 0;
v0x7fb5fc4380b0_0 .net "output_z", 31 0, L_0x7fb5fc4401b0;  alias, 1 drivers
v0x7fb5fc438160_0 .net "output_z_ack", 0 0, v0x7fb5fc43ea50_0;  alias, 1 drivers
v0x7fb5fc438200_0 .net "output_z_stb", 0 0, L_0x7fb5fc440110;  alias, 1 drivers
v0x7fb5fc4382a0_0 .var "program_counter", 3 0;
v0x7fb5fc438430_0 .var "program_counter_0", 3 0;
v0x7fb5fc4384c0_0 .var "program_counter_1", 3 0;
v0x7fb5fc438570_0 .var "register_1", 31 0;
v0x7fb5fc438620_0 .var "registerb_1", 31 0;
v0x7fb5fc4386d0 .array "registers", 0 2, 31 0;
v0x7fb5fc438770_0 .var "result_2", 31 0;
v0x7fb5fc438820_0 .net "rst", 0 0, L_0x7fb5fc440220;  1 drivers
v0x7fb5fc4388c0_0 .var "s_output_z", 31 0;
v0x7fb5fc438970_0 .var "s_output_z_stb", 31 0;
v0x7fb5fc438a20_0 .var "src_0", 1 0;
v0x7fb5fc438ad0_0 .var "srcb_0", 1 0;
v0x7fb5fc438b80_0 .var "stage_0_enable", 0 0;
v0x7fb5fc438c20_0 .var "stage_1_enable", 0 0;
v0x7fb5fc438cc0_0 .var "stage_2_enable", 0 0;
v0x7fb5fc438d60_0 .var "timer", 31 0;
v0x7fb5fc438e10_0 .var "timer_enable", 0 0;
v0x7fb5fc438340_0 .var "write_enable_2", 0 0;
E_0x7fb5fc418d70 .event posedge, v0x7fb5fc41d220_0;
L_0x7fb5fc440110 .part v0x7fb5fc438970_0, 0, 1;
S_0x7fb5fc4390d0 .scope module, "file_writer_1" "file_writer" 3 17, 5 17 0, S_0x7fb5fc418170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_a"
    .port_info 1 /INPUT 1 "input_a_stb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 1 "input_a_ack"
v0x7fb5fc4392b0_0 .net "clk", 0 0, v0x7fb5fc43fff0_0;  alias, 1 drivers
v0x7fb5fc439340_0 .var "dest_0", 0 0;
v0x7fb5fc4393d0_0 .var "dest_1", 0 0;
v0x7fb5fc439480_0 .var "dest_2", 0 0;
v0x7fb5fc439520_0 .net "input_a", 31 0, v0x7fb5fc43eae0_0;  alias, 1 drivers
v0x7fb5fc439610_0 .net "input_a_ack", 0 0, L_0x7fb5fc4402e0;  alias, 1 drivers
v0x7fb5fc4396b0_0 .net "input_a_stb", 0 0, v0x7fb5fc43eb70_0;  alias, 1 drivers
v0x7fb5fc439750_0 .var "instruction_0", 36 0;
v0x7fb5fc439800 .array "instructions", 0 7, 36 0;
v0x7fb5fc439910_0 .var "literal_0", 31 0;
v0x7fb5fc4399b0_0 .var "literal_1", 31 0;
v0x7fb5fc439a60_0 .var "opcode_0", 2 0;
v0x7fb5fc439b10_0 .var "opcode_1", 2 0;
v0x7fb5fc439bc0_0 .var/i "output_file_0", 31 0;
v0x7fb5fc439c70_0 .var "program_counter", 2 0;
v0x7fb5fc439d20_0 .var "program_counter_0", 2 0;
v0x7fb5fc439dd0_0 .var "program_counter_1", 2 0;
v0x7fb5fc439f60_0 .var "register_1", 31 0;
v0x7fb5fc439ff0_0 .var "registerb_1", 31 0;
v0x7fb5fc43a0a0 .array "registers", 0 1, 31 0;
v0x7fb5fc43a140_0 .var "result_2", 31 0;
v0x7fb5fc43a1f0_0 .net "rst", 0 0, L_0x7fb5fc4403a0;  1 drivers
v0x7fb5fc43a290_0 .var "s_input_a_ack", 31 0;
v0x7fb5fc43a340_0 .var "src_0", 0 0;
v0x7fb5fc43a3e0_0 .var "srcb_0", 0 0;
v0x7fb5fc43a480_0 .var "stage_0_enable", 0 0;
v0x7fb5fc43a520_0 .var "stage_1_enable", 0 0;
v0x7fb5fc43a5c0_0 .var "stage_2_enable", 0 0;
v0x7fb5fc43a660_0 .var "timer", 31 0;
v0x7fb5fc43a710_0 .var "timer_enable", 0 0;
v0x7fb5fc43a7b0_0 .var "write_enable_2", 0 0;
L_0x7fb5fc4402e0 .part v0x7fb5fc43a290_0, 0, 1;
S_0x7fb5fc43a8d0 .scope module, "iir_hpf_1" "iir_hpf" 3 24, 6 18 0, S_0x7fb5fc418170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_X_DATA"
    .port_info 1 /INPUT 1 "i_X_DATA_VALID"
    .port_info 2 /OUTPUT 1 "o_X_DATA_READY"
    .port_info 3 /OUTPUT 32 "o_Y_DATA"
    .port_info 4 /OUTPUT 1 "o_Y_DATA_VALID"
    .port_info 5 /INPUT 1 "i_Y_ACK"
    .port_info 6 /INPUT 1 "i_CLK"
    .port_info 7 /INPUT 1 "i_RSTN"
P_0x7fb5fc43aa30 .param/l "ST_FINISH" 0 6 94, C4<1000>;
P_0x7fb5fc43aa70 .param/l "ST_IDLE" 0 6 91, C4<0001>;
P_0x7fb5fc43aab0 .param/l "ST_INIT" 0 6 92, C4<0010>;
P_0x7fb5fc43aaf0 .param/l "ST_WAIT_Z" 0 6 93, C4<0100>;
P_0x7fb5fc43ab30 .param/l "omega" 0 6 85, C4<00111111011000110110101111100011>;
L_0x7fb5fc4404e0 .functor NOT 1, v0x7fb5fc440080_0, C4<0>, C4<0>, C4<0>;
L_0x7fb5fc440570 .functor NOT 1, v0x7fb5fc440080_0, C4<0>, C4<0>, C4<0>;
v0x7fb5fc43e700_0 .net "i_CLK", 0 0, v0x7fb5fc43fff0_0;  alias, 1 drivers
v0x7fb5fc43e810_0 .net "i_RSTN", 0 0, v0x7fb5fc440080_0;  alias, 1 drivers
v0x7fb5fc43e8a0_0 .net "i_X_DATA", 31 0, L_0x7fb5fc4401b0;  alias, 1 drivers
v0x7fb5fc43e930_0 .net "i_X_DATA_VALID", 0 0, L_0x7fb5fc440110;  alias, 1 drivers
v0x7fb5fc43e9c0_0 .net "i_Y_ACK", 0 0, L_0x7fb5fc4402e0;  alias, 1 drivers
v0x7fb5fc43ea50_0 .var "o_X_DATA_READY", 0 0;
v0x7fb5fc43eae0_0 .var "o_Y_DATA", 31 0;
v0x7fb5fc43eb70_0 .var "o_Y_DATA_VALID", 0 0;
v0x7fb5fc43ec20_0 .var "r_add_A", 31 0;
v0x7fb5fc43ed50_0 .var "r_add_AB_STB", 0 0;
v0x7fb5fc43ede0_0 .var "r_add_B", 31 0;
v0x7fb5fc43ee70_0 .var "r_add_Z_ACK", 0 0;
v0x7fb5fc43ef20_0 .var "r_counter", 1 0;
v0x7fb5fc43efb0_0 .var "r_lstate", 3 0;
v0x7fb5fc43f040_0 .var "r_mult_A", 31 0;
v0x7fb5fc43f0f0_0 .var "r_mult_AB_STB", 0 0;
v0x7fb5fc43f1a0_0 .var "r_mult_B", 31 0;
v0x7fb5fc43f350_0 .var "r_mult_Z_ACK", 0 0;
v0x7fb5fc43f3e0_0 .var "r_pstate", 3 0;
v0x7fb5fc43f470_0 .var "r_x_data", 63 0;
v0x7fb5fc43f500_0 .var "r_y_data", 31 0;
v0x7fb5fc43f590_0 .net "w_add_AB_ACK", 0 0, v0x7fb5fc43c1c0_0;  1 drivers
v0x7fb5fc43f620_0 .net "w_add_Z", 31 0, v0x7fb5fc43c260_0;  1 drivers
v0x7fb5fc43f6b0_0 .net "w_add_Z_STB", 0 0, v0x7fb5fc43c3f0_0;  1 drivers
v0x7fb5fc43f740_0 .net "w_mult_AB_ACK", 0 0, v0x7fb5fc43de20_0;  1 drivers
v0x7fb5fc43f7f0_0 .net "w_mult_Z", 31 0, v0x7fb5fc43dec0_0;  1 drivers
v0x7fb5fc43f8a0_0 .net "w_mult_Z_STB", 0 0, v0x7fb5fc43e050_0;  1 drivers
E_0x7fb5fc43ae50/0 .event negedge, v0x7fb5fc43e810_0;
E_0x7fb5fc43ae50/1 .event posedge, v0x7fb5fc41d220_0;
E_0x7fb5fc43ae50 .event/or E_0x7fb5fc43ae50/0, E_0x7fb5fc43ae50/1;
S_0x7fb5fc43ae90 .scope module, "add" "float_adder" 6 41, 7 5 0, S_0x7fb5fc43a8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_A"
    .port_info 1 /INPUT 32 "i_B"
    .port_info 2 /INPUT 1 "i_AB_STB"
    .port_info 3 /OUTPUT 1 "o_AB_ACK"
    .port_info 4 /OUTPUT 32 "o_Z"
    .port_info 5 /OUTPUT 1 "o_Z_STB"
    .port_info 6 /INPUT 1 "i_Z_ACK"
    .port_info 7 /INPUT 1 "i_CLK"
    .port_info 8 /INPUT 1 "i_RST"
P_0x7fb5fc43b050 .param/l "add_0" 0 7 23, C4<0100>;
P_0x7fb5fc43b090 .param/l "add_1" 0 7 24, C4<0101>;
P_0x7fb5fc43b0d0 .param/l "align" 0 7 22, C4<0011>;
P_0x7fb5fc43b110 .param/l "get_ab" 0 7 19, C4<0000>;
P_0x7fb5fc43b150 .param/l "normalise_1" 0 7 25, C4<0110>;
P_0x7fb5fc43b190 .param/l "normalise_2" 0 7 26, C4<0111>;
P_0x7fb5fc43b1d0 .param/l "pack" 0 7 28, C4<1001>;
P_0x7fb5fc43b210 .param/l "put_z" 0 7 29, C4<1010>;
P_0x7fb5fc43b250 .param/l "round" 0 7 27, C4<1000>;
P_0x7fb5fc43b290 .param/l "special_cases" 0 7 21, C4<0010>;
P_0x7fb5fc43b2d0 .param/l "unpack" 0 7 20, C4<0001>;
v0x7fb5fc43b740_0 .var "a", 31 0;
v0x7fb5fc43b7f0_0 .var "a_e", 9 0;
v0x7fb5fc43b8a0_0 .var "a_m", 26 0;
v0x7fb5fc43b960_0 .var "a_s", 0 0;
v0x7fb5fc43ba00_0 .var "b", 31 0;
v0x7fb5fc43baf0_0 .var "b_e", 9 0;
v0x7fb5fc43bba0_0 .var "b_m", 26 0;
v0x7fb5fc43bc50_0 .var "b_s", 0 0;
v0x7fb5fc43bcf0_0 .var "guard", 0 0;
v0x7fb5fc43be00_0 .net "i_A", 31 0, v0x7fb5fc43ec20_0;  1 drivers
v0x7fb5fc43bea0_0 .net "i_AB_STB", 0 0, v0x7fb5fc43ed50_0;  1 drivers
v0x7fb5fc43bf40_0 .net "i_B", 31 0, v0x7fb5fc43ede0_0;  1 drivers
v0x7fb5fc43bff0_0 .net "i_CLK", 0 0, v0x7fb5fc43fff0_0;  alias, 1 drivers
v0x7fb5fc43c080_0 .net "i_RST", 0 0, L_0x7fb5fc4404e0;  1 drivers
v0x7fb5fc43c120_0 .net "i_Z_ACK", 0 0, v0x7fb5fc43ee70_0;  1 drivers
v0x7fb5fc43c1c0_0 .var "o_AB_ACK", 0 0;
v0x7fb5fc43c260_0 .var "o_Z", 31 0;
v0x7fb5fc43c3f0_0 .var "o_Z_STB", 0 0;
v0x7fb5fc43c490_0 .var "round_bit", 0 0;
v0x7fb5fc43c530_0 .var "state", 3 0;
v0x7fb5fc43c5e0_0 .var "sticky", 0 0;
v0x7fb5fc43c680_0 .var "sum", 27 0;
v0x7fb5fc43c730_0 .var "z", 31 0;
v0x7fb5fc43c7e0_0 .var "z_e", 9 0;
v0x7fb5fc43c890_0 .var "z_m", 23 0;
v0x7fb5fc43c940_0 .var "z_s", 0 0;
S_0x7fb5fc43cac0 .scope module, "mult" "float_multiplier" 6 66, 8 5 0, S_0x7fb5fc43a8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_A"
    .port_info 1 /INPUT 32 "i_B"
    .port_info 2 /INPUT 1 "i_AB_STB"
    .port_info 3 /OUTPUT 1 "o_AB_ACK"
    .port_info 4 /OUTPUT 32 "o_Z"
    .port_info 5 /OUTPUT 1 "o_Z_STB"
    .port_info 6 /INPUT 1 "i_Z_ACK"
    .port_info 7 /INPUT 1 "i_CLK"
    .port_info 8 /INPUT 1 "i_RST"
P_0x7fb5fc43cc20 .param/l "get_ab" 0 8 19, C4<0000>;
P_0x7fb5fc43cc60 .param/l "multiply_0" 0 8 24, C4<0101>;
P_0x7fb5fc43cca0 .param/l "multiply_1" 0 8 25, C4<0110>;
P_0x7fb5fc43cce0 .param/l "normalise_1" 0 8 26, C4<0111>;
P_0x7fb5fc43cd20 .param/l "normalise_2" 0 8 27, C4<1000>;
P_0x7fb5fc43cd60 .param/l "normalise_a" 0 8 22, C4<0011>;
P_0x7fb5fc43cda0 .param/l "normalise_b" 0 8 23, C4<0100>;
P_0x7fb5fc43cde0 .param/l "pack" 0 8 29, C4<1010>;
P_0x7fb5fc43ce20 .param/l "put_z" 0 8 30, C4<1011>;
P_0x7fb5fc43ce60 .param/l "round" 0 8 28, C4<1001>;
P_0x7fb5fc43cea0 .param/l "special_cases" 0 8 21, C4<0010>;
P_0x7fb5fc43cee0 .param/l "unpack" 0 8 20, C4<0001>;
v0x7fb5fc43d3a0_0 .var "a", 31 0;
v0x7fb5fc43d450_0 .var "a_e", 9 0;
v0x7fb5fc43d500_0 .var "a_m", 23 0;
v0x7fb5fc43d5c0_0 .var "a_s", 0 0;
v0x7fb5fc43d660_0 .var "b", 31 0;
v0x7fb5fc43d750_0 .var "b_e", 9 0;
v0x7fb5fc43d800_0 .var "b_m", 23 0;
v0x7fb5fc43d8b0_0 .var "b_s", 0 0;
v0x7fb5fc43d950_0 .var "guard", 0 0;
v0x7fb5fc43da60_0 .net "i_A", 31 0, v0x7fb5fc43f040_0;  1 drivers
v0x7fb5fc43db00_0 .net "i_AB_STB", 0 0, v0x7fb5fc43f0f0_0;  1 drivers
v0x7fb5fc43dba0_0 .net "i_B", 31 0, v0x7fb5fc43f1a0_0;  1 drivers
v0x7fb5fc43dc50_0 .net "i_CLK", 0 0, v0x7fb5fc43fff0_0;  alias, 1 drivers
v0x7fb5fc43dce0_0 .net "i_RST", 0 0, L_0x7fb5fc440570;  1 drivers
v0x7fb5fc43dd80_0 .net "i_Z_ACK", 0 0, v0x7fb5fc43f350_0;  1 drivers
v0x7fb5fc43de20_0 .var "o_AB_ACK", 0 0;
v0x7fb5fc43dec0_0 .var "o_Z", 31 0;
v0x7fb5fc43e050_0 .var "o_Z_STB", 0 0;
v0x7fb5fc43e0e0_0 .var "product", 49 0;
v0x7fb5fc43e180_0 .var "round_bit", 0 0;
v0x7fb5fc43e220_0 .var "state", 3 0;
v0x7fb5fc43e2d0_0 .var "sticky", 0 0;
v0x7fb5fc43e370_0 .var "z", 31 0;
v0x7fb5fc43e420_0 .var "z_e", 9 0;
v0x7fb5fc43e4d0_0 .var "z_m", 23 0;
v0x7fb5fc43e580_0 .var "z_s", 0 0;
    .scope S_0x7fb5fc427de0;
T_0 ;
    %pushi/vec4 2, 0, 40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 35;
    %concati/vec4 0, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2415919104, 0, 34;
    %concati/vec4 0, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 3758096384, 0, 34;
    %concati/vec4 0, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2885681152, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2986344448, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 3288334336, 0, 33;
    %concati/vec4 0, 0, 7;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 3758096384, 0, 33;
    %concati/vec4 3, 0, 7;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc437cf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fb5fc427de0;
T_1 ;
    %vpi_func 4 107 "$fopenr" 32, "./Data/ADS1292_Filter/IIR_Notch_Passed_Signal_Verilog" {0 0 0};
    %store/vec4 v0x7fb5fc437b90_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fb5fc427de0;
T_2 ;
    %wait E_0x7fb5fc418d70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438340_0, 0;
    %load/vec4 v0x7fb5fc438b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %load/vec4 v0x7fb5fc4382a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc437cf0, 4;
    %assign/vec4 v0x7fb5fc437c40_0, 0;
    %load/vec4 v0x7fb5fc437c40_0;
    %parti/s 4, 36, 7;
    %store/vec4 v0x7fb5fc437f50_0, 0, 4;
    %load/vec4 v0x7fb5fc437c40_0;
    %parti/s 2, 34, 7;
    %store/vec4 v0x7fb5fc437800_0, 0, 2;
    %load/vec4 v0x7fb5fc437c40_0;
    %parti/s 2, 32, 7;
    %store/vec4 v0x7fb5fc438a20_0, 0, 2;
    %load/vec4 v0x7fb5fc437c40_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fb5fc438ad0_0, 0, 2;
    %load/vec4 v0x7fb5fc437c40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fb5fc437e00_0, 0, 32;
    %load/vec4 v0x7fb5fc438340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fb5fc438770_0;
    %load/vec4 v0x7fb5fc437950_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5fc4386d0, 0, 4;
T_2.2 ;
    %load/vec4 v0x7fb5fc4382a0_0;
    %assign/vec4 v0x7fb5fc438430_0, 0;
    %load/vec4 v0x7fb5fc4382a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb5fc4382a0_0, 0;
T_2.0 ;
    %load/vec4 v0x7fb5fc438c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %load/vec4 v0x7fb5fc438a20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc4386d0, 4;
    %assign/vec4 v0x7fb5fc438570_0, 0;
    %load/vec4 v0x7fb5fc438ad0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc4386d0, 4;
    %assign/vec4 v0x7fb5fc438620_0, 0;
    %load/vec4 v0x7fb5fc437800_0;
    %assign/vec4 v0x7fb5fc4378a0_0, 0;
    %load/vec4 v0x7fb5fc437e00_0;
    %assign/vec4 v0x7fb5fc437ea0_0, 0;
    %load/vec4 v0x7fb5fc437f50_0;
    %assign/vec4 v0x7fb5fc438000_0, 0;
    %load/vec4 v0x7fb5fc438430_0;
    %assign/vec4 v0x7fb5fc4384c0_0, 0;
T_2.4 ;
    %load/vec4 v0x7fb5fc438cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fb5fc4378a0_0;
    %assign/vec4 v0x7fb5fc437950_0, 0;
    %load/vec4 v0x7fb5fc438000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x7fb5fc437ea0_0;
    %pad/u 4;
    %assign/vec4 v0x7fb5fc4382a0_0, 0;
    %load/vec4 v0x7fb5fc4384c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb5fc438770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %jmp T_2.16;
T_2.9 ;
    %vpi_call 4 164 "$fclose", v0x7fb5fc437b90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x7fb5fc437ea0_0;
    %assign/vec4 v0x7fb5fc438770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438340_0, 0;
    %jmp T_2.16;
T_2.11 ;
    %vpi_func 4 178 "$feof" 32, v0x7fb5fc437b90_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7fb5fc437a00_0, 0, 1;
    %load/vec4 v0x7fb5fc437a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %vpi_func 4 179 "$fscanf" 32, v0x7fb5fc437b90_0, "%d\012", v0x7fb5fc438770_0 {0 0 0};
    %store/vec4 v0x7fb5fc437ae0_0, 0, 32;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438340_0, 0;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x7fb5fc438570_0;
    %assign/vec4 v0x7fb5fc438770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438340_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %load/vec4 v0x7fb5fc437a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5fc438970_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc438970_0, 0;
T_2.20 ;
    %load/vec4 v0x7fb5fc438570_0;
    %assign/vec4 v0x7fb5fc4388c0_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x7fb5fc437ea0_0;
    %pad/u 4;
    %assign/vec4 v0x7fb5fc4382a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x7fb5fc438570_0;
    %pad/u 4;
    %assign/vec4 v0x7fb5fc4382a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
T_2.6 ;
    %load/vec4 v0x7fb5fc438970_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc438160_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc438970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
T_2.21 ;
    %load/vec4 v0x7fb5fc438d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0x7fb5fc438e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438e10_0, 0;
T_2.25 ;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x7fb5fc438d60_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fb5fc438d60_0, 0;
T_2.24 ;
    %load/vec4 v0x7fb5fc438820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc438b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc438d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc438e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5fc4382a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc438970_0, 0;
T_2.27 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb5fc4390d0;
T_3 ;
    %pushi/vec4 2, 0, 37;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 2147483648, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 2684354560, 0, 33;
    %concati/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 3221225472, 0, 33;
    %concati/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 3221225472, 0, 33;
    %concati/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 2281701376, 0, 32;
    %concati/vec4 0, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 2684354560, 0, 32;
    %concati/vec4 2, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %pushi/vec4 3221225472, 0, 32;
    %concati/vec4 0, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb5fc439800, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7fb5fc4390d0;
T_4 ;
    %vpi_func 5 96 "$fopen" 32, "./Data/ADS1292_Filter/IIR_HPF_Passed_Signal_Verilog" {0 0 0};
    %store/vec4 v0x7fb5fc439bc0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fb5fc4390d0;
T_5 ;
    %wait E_0x7fb5fc418d70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a7b0_0, 0;
    %load/vec4 v0x7fb5fc43a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %load/vec4 v0x7fb5fc439c70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc439800, 4;
    %assign/vec4 v0x7fb5fc439750_0, 0;
    %load/vec4 v0x7fb5fc439750_0;
    %parti/s 3, 34, 7;
    %store/vec4 v0x7fb5fc439a60_0, 0, 3;
    %load/vec4 v0x7fb5fc439750_0;
    %parti/s 1, 33, 7;
    %store/vec4 v0x7fb5fc439340_0, 0, 1;
    %load/vec4 v0x7fb5fc439750_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x7fb5fc43a340_0, 0, 1;
    %load/vec4 v0x7fb5fc439750_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fb5fc43a3e0_0, 0, 1;
    %load/vec4 v0x7fb5fc439750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fb5fc439910_0, 0, 32;
    %load/vec4 v0x7fb5fc43a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fb5fc43a140_0;
    %load/vec4 v0x7fb5fc439480_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5fc43a0a0, 0, 4;
T_5.2 ;
    %load/vec4 v0x7fb5fc439c70_0;
    %assign/vec4 v0x7fb5fc439d20_0, 0;
    %load/vec4 v0x7fb5fc439c70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fb5fc439c70_0, 0;
T_5.0 ;
    %load/vec4 v0x7fb5fc43a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %load/vec4 v0x7fb5fc43a340_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc43a0a0, 4;
    %assign/vec4 v0x7fb5fc439f60_0, 0;
    %load/vec4 v0x7fb5fc43a3e0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fb5fc43a0a0, 4;
    %assign/vec4 v0x7fb5fc439ff0_0, 0;
    %load/vec4 v0x7fb5fc439340_0;
    %assign/vec4 v0x7fb5fc4393d0_0, 0;
    %load/vec4 v0x7fb5fc439910_0;
    %assign/vec4 v0x7fb5fc4399b0_0, 0;
    %load/vec4 v0x7fb5fc439a60_0;
    %assign/vec4 v0x7fb5fc439b10_0, 0;
    %load/vec4 v0x7fb5fc439d20_0;
    %assign/vec4 v0x7fb5fc439dd0_0, 0;
T_5.4 ;
    %load/vec4 v0x7fb5fc43a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fb5fc4393d0_0;
    %assign/vec4 v0x7fb5fc439480_0, 0;
    %load/vec4 v0x7fb5fc439b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x7fb5fc4399b0_0;
    %pad/u 3;
    %assign/vec4 v0x7fb5fc439c70_0, 0;
    %load/vec4 v0x7fb5fc439dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb5fc43a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %jmp T_5.14;
T_5.9 ;
    %vpi_call 5 153 "$fclose", v0x7fb5fc439bc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5fc43a290_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %vpi_call 5 169 "$fdisplay", v0x7fb5fc439bc0_0, "%d", v0x7fb5fc439f60_0 {0 0 0};
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x7fb5fc4399b0_0;
    %pad/u 3;
    %assign/vec4 v0x7fb5fc439c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x7fb5fc439f60_0;
    %pad/u 3;
    %assign/vec4 v0x7fb5fc439c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.6 ;
    %load/vec4 v0x7fb5fc43a290_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc4396b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x7fb5fc439520_0;
    %assign/vec4 v0x7fb5fc43a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43a290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
T_5.15 ;
    %load/vec4 v0x7fb5fc43a660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x7fb5fc43a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a710_0, 0;
T_5.19 ;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x7fb5fc43a660_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fb5fc43a660_0, 0;
T_5.18 ;
    %load/vec4 v0x7fb5fc43a1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a5c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43a660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43a710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5fc439c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43a290_0, 0;
T_5.21 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb5fc43ae90;
T_6 ;
    %wait E_0x7fb5fc418d70;
    %load/vec4 v0x7fb5fc43c530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43c1c0_0, 0;
    %load/vec4 v0x7fb5fc43c1c0_0;
    %load/vec4 v0x7fb5fc43bea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x7fb5fc43be00_0;
    %assign/vec4 v0x7fb5fc43b740_0, 0;
    %load/vec4 v0x7fb5fc43bf40_0;
    %assign/vec4 v0x7fb5fc43ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43c1c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.12 ;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x7fb5fc43b740_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 3;
    %pad/u 27;
    %assign/vec4 v0x7fb5fc43b8a0_0, 0;
    %load/vec4 v0x7fb5fc43ba00_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 3;
    %pad/u 27;
    %assign/vec4 v0x7fb5fc43bba0_0, 0;
    %load/vec4 v0x7fb5fc43b740_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %assign/vec4 v0x7fb5fc43b7f0_0, 0;
    %load/vec4 v0x7fb5fc43ba00_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %assign/vec4 v0x7fb5fc43baf0_0, 0;
    %load/vec4 v0x7fb5fc43b740_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x7fb5fc43b960_0, 0;
    %load/vec4 v0x7fb5fc43ba00_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x7fb5fc43bc50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.14, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0x7fb5fc43b960_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43b960_0;
    %load/vec4 v0x7fb5fc43bc50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x7fb5fc43bc50_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
T_6.18 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0x7fb5fc43bc50_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x7fb5fc43b960_0;
    %load/vec4 v0x7fb5fc43bc50_0;
    %and;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43baf0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43bba0_0;
    %parti/s 24, 3, 3;
    %pad/u 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v0x7fb5fc43bc50_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43baf0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43bba0_0;
    %parti/s 24, 3, 3;
    %pad/u 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %load/vec4 v0x7fb5fc43b960_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %parti/s 24, 3, 3;
    %pad/u 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 898, 0, 10;
    %assign/vec4 v0x7fb5fc43b7f0_0, 0;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43b8a0_0, 4, 5;
T_6.29 ;
    %load/vec4 v0x7fb5fc43baf0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %pushi/vec4 898, 0, 10;
    %assign/vec4 v0x7fb5fc43baf0_0, 0;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43bba0_0, 4, 5;
T_6.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.27 ;
T_6.25 ;
T_6.23 ;
T_6.21 ;
T_6.17 ;
T_6.15 ;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x7fb5fc43baf0_0;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %cmp/s;
    %jmp/0xz  T_6.32, 5;
    %load/vec4 v0x7fb5fc43baf0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43baf0_0, 0;
    %load/vec4 v0x7fb5fc43bba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5fc43bba0_0, 0;
    %load/vec4 v0x7fb5fc43bba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb5fc43bba0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43bba0_0, 4, 5;
    %jmp T_6.33;
T_6.32 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %load/vec4 v0x7fb5fc43baf0_0;
    %cmp/s;
    %jmp/0xz  T_6.34, 5;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43b7f0_0, 0;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5fc43b8a0_0, 0;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43b8a0_0, 4, 5;
    %jmp T_6.35;
T_6.34 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.35 ;
T_6.33 ;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x7fb5fc43b7f0_0;
    %assign/vec4 v0x7fb5fc43c7e0_0, 0;
    %load/vec4 v0x7fb5fc43b960_0;
    %load/vec4 v0x7fb5fc43bc50_0;
    %cmp/e;
    %jmp/0xz  T_6.36, 4;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 28;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x7fb5fc43c680_0, 0;
    %load/vec4 v0x7fb5fc43b960_0;
    %assign/vec4 v0x7fb5fc43c940_0, 0;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v0x7fb5fc43bba0_0;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.38, 5;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 28;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 28;
    %sub;
    %assign/vec4 v0x7fb5fc43c680_0, 0;
    %load/vec4 v0x7fb5fc43b960_0;
    %assign/vec4 v0x7fb5fc43c940_0, 0;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x7fb5fc43bba0_0;
    %pad/u 28;
    %load/vec4 v0x7fb5fc43b8a0_0;
    %pad/u 28;
    %sub;
    %assign/vec4 v0x7fb5fc43c680_0, 0;
    %load/vec4 v0x7fb5fc43bc50_0;
    %assign/vec4 v0x7fb5fc43c940_0, 0;
T_6.39 ;
T_6.37 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 24, 4, 4;
    %assign/vec4 v0x7fb5fc43c890_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fb5fc43bcf0_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fb5fc43c490_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 0, 2;
    %or;
    %assign/vec4 v0x7fb5fc43c5e0_0, 0;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43c7e0_0, 0;
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 24, 3, 3;
    %assign/vec4 v0x7fb5fc43c890_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fb5fc43bcf0_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fb5fc43c490_0, 0;
    %load/vec4 v0x7fb5fc43c680_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb5fc43c5e0_0, 0;
T_6.41 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x7fb5fc43c890_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43c7e0_0, 0;
    %load/vec4 v0x7fb5fc43c890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb5fc43c890_0, 0;
    %load/vec4 v0x7fb5fc43bcf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c890_0, 4, 5;
    %load/vec4 v0x7fb5fc43c490_0;
    %assign/vec4 v0x7fb5fc43bcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43c490_0, 0;
    %jmp T_6.43;
T_6.42 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.43 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_6.44, 5;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43c7e0_0, 0;
    %load/vec4 v0x7fb5fc43c890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5fc43c890_0, 0;
    %load/vec4 v0x7fb5fc43c890_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb5fc43bcf0_0, 0;
    %load/vec4 v0x7fb5fc43bcf0_0;
    %assign/vec4 v0x7fb5fc43c490_0, 0;
    %load/vec4 v0x7fb5fc43c5e0_0;
    %load/vec4 v0x7fb5fc43c490_0;
    %or;
    %assign/vec4 v0x7fb5fc43c5e0_0, 0;
    %jmp T_6.45;
T_6.44 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.45 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x7fb5fc43bcf0_0;
    %load/vec4 v0x7fb5fc43c490_0;
    %load/vec4 v0x7fb5fc43c5e0_0;
    %or;
    %load/vec4 v0x7fb5fc43c890_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %load/vec4 v0x7fb5fc43c890_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fb5fc43c890_0, 0;
    %load/vec4 v0x7fb5fc43c890_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_6.48, 4;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43c7e0_0, 0;
T_6.48 ;
T_6.46 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x7fb5fc43c890_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43c940_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %pad/s 32;
    %pushi/vec4 4294967170, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43c890_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.50, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
T_6.50 ;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %pad/s 32;
    %pushi/vec4 4294967170, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43c890_0;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.52, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
T_6.52 ;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x7fb5fc43c7e0_0;
    %pad/s 32;
    %cmp/s;
    %jmp/0xz  T_6.54, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
    %load/vec4 v0x7fb5fc43c940_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43c730_0, 4, 5;
T_6.54 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43c3f0_0, 0;
    %load/vec4 v0x7fb5fc43c730_0;
    %assign/vec4 v0x7fb5fc43c260_0, 0;
    %load/vec4 v0x7fb5fc43c3f0_0;
    %load/vec4 v0x7fb5fc43c120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43c3f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
T_6.56 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb5fc43c080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.58, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5fc43c530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43c1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43c3f0_0, 0;
T_6.58 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb5fc43cac0;
T_7 ;
    %wait E_0x7fb5fc418d70;
    %load/vec4 v0x7fb5fc43e220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43de20_0, 0;
    %load/vec4 v0x7fb5fc43de20_0;
    %load/vec4 v0x7fb5fc43db00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x7fb5fc43da60_0;
    %assign/vec4 v0x7fb5fc43d3a0_0, 0;
    %load/vec4 v0x7fb5fc43dba0_0;
    %assign/vec4 v0x7fb5fc43d660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43de20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
T_7.13 ;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0x7fb5fc43d3a0_0;
    %parti/s 23, 0, 2;
    %pad/u 24;
    %assign/vec4 v0x7fb5fc43d500_0, 0;
    %load/vec4 v0x7fb5fc43d660_0;
    %parti/s 23, 0, 2;
    %pad/u 24;
    %assign/vec4 v0x7fb5fc43d800_0, 0;
    %load/vec4 v0x7fb5fc43d3a0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %assign/vec4 v0x7fb5fc43d450_0, 0;
    %load/vec4 v0x7fb5fc43d660_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %assign/vec4 v0x7fb5fc43d750_0, 0;
    %load/vec4 v0x7fb5fc43d3a0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x7fb5fc43d5c0_0, 0;
    %load/vec4 v0x7fb5fc43d660_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x7fb5fc43d8b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0x7fb5fc43d450_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb5fc43d750_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.15, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x7fb5fc43d450_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x7fb5fc43d5c0_0;
    %load/vec4 v0x7fb5fc43d8b0_0;
    %xor;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43d750_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
T_7.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x7fb5fc43d750_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x7fb5fc43d5c0_0;
    %load/vec4 v0x7fb5fc43d8b0_0;
    %xor;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43d450_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
T_7.23 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x7fb5fc43d450_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x7fb5fc43d5c0_0;
    %load/vec4 v0x7fb5fc43d8b0_0;
    %xor;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x7fb5fc43d750_0;
    %pad/s 32;
    %pushi/vec4 4294967169, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43d800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x7fb5fc43d5c0_0;
    %load/vec4 v0x7fb5fc43d8b0_0;
    %xor;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x7fb5fc43d450_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 898, 0, 10;
    %assign/vec4 v0x7fb5fc43d450_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43d500_0, 4, 5;
T_7.30 ;
    %load/vec4 v0x7fb5fc43d750_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 898, 0, 10;
    %assign/vec4 v0x7fb5fc43d750_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43d800_0, 4, 5;
T_7.32 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
T_7.28 ;
T_7.26 ;
T_7.22 ;
T_7.18 ;
T_7.16 ;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0x7fb5fc43d500_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x7fb5fc43d500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb5fc43d500_0, 0;
    %load/vec4 v0x7fb5fc43d450_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43d450_0, 0;
T_7.34 ;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0x7fb5fc43d800_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x7fb5fc43d800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb5fc43d800_0, 0;
    %load/vec4 v0x7fb5fc43d750_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43d750_0, 0;
T_7.36 ;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0x7fb5fc43d5c0_0;
    %load/vec4 v0x7fb5fc43d8b0_0;
    %xor;
    %assign/vec4 v0x7fb5fc43e580_0, 0;
    %load/vec4 v0x7fb5fc43d450_0;
    %load/vec4 v0x7fb5fc43d750_0;
    %add;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43e420_0, 0;
    %load/vec4 v0x7fb5fc43d500_0;
    %pad/u 50;
    %load/vec4 v0x7fb5fc43d800_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %assign/vec4 v0x7fb5fc43e0e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0x7fb5fc43e0e0_0;
    %parti/s 24, 26, 6;
    %assign/vec4 v0x7fb5fc43e4d0_0, 0;
    %load/vec4 v0x7fb5fc43e0e0_0;
    %parti/s 1, 25, 6;
    %assign/vec4 v0x7fb5fc43d950_0, 0;
    %load/vec4 v0x7fb5fc43e0e0_0;
    %parti/s 1, 24, 6;
    %assign/vec4 v0x7fb5fc43e180_0, 0;
    %load/vec4 v0x7fb5fc43e0e0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %assign/vec4 v0x7fb5fc43e2d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %load/vec4 v0x7fb5fc43e420_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43e420_0, 0;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb5fc43e4d0_0, 0;
    %load/vec4 v0x7fb5fc43d950_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e4d0_0, 4, 5;
    %load/vec4 v0x7fb5fc43e180_0;
    %assign/vec4 v0x7fb5fc43d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43e180_0, 0;
    %jmp T_7.38;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
T_7.38 ;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x7fb5fc43e420_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_7.39, 5;
    %load/vec4 v0x7fb5fc43e420_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43e420_0, 0;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5fc43e4d0_0, 0;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb5fc43d950_0, 0;
    %load/vec4 v0x7fb5fc43d950_0;
    %assign/vec4 v0x7fb5fc43e180_0, 0;
    %load/vec4 v0x7fb5fc43e2d0_0;
    %load/vec4 v0x7fb5fc43e180_0;
    %or;
    %assign/vec4 v0x7fb5fc43e2d0_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
T_7.40 ;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x7fb5fc43d950_0;
    %load/vec4 v0x7fb5fc43e180_0;
    %load/vec4 v0x7fb5fc43e2d0_0;
    %or;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fb5fc43e4d0_0, 0;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_7.43, 4;
    %load/vec4 v0x7fb5fc43e420_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5fc43e420_0, 0;
T_7.43 ;
T_7.41 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43e420_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43e580_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43e420_0;
    %pad/s 32;
    %pushi/vec4 4294967170, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5fc43e4d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
T_7.45 ;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x7fb5fc43e420_0;
    %pad/s 32;
    %cmp/s;
    %jmp/0xz  T_7.47, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
    %load/vec4 v0x7fb5fc43e580_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5fc43e370_0, 4, 5;
T_7.47 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43e050_0, 0;
    %load/vec4 v0x7fb5fc43e370_0;
    %assign/vec4 v0x7fb5fc43dec0_0, 0;
    %load/vec4 v0x7fb5fc43e050_0;
    %load/vec4 v0x7fb5fc43dd80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43e050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
T_7.49 ;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb5fc43dce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.51, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5fc43e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43e050_0, 0;
T_7.51 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb5fc43a8d0;
T_8 ;
    %wait E_0x7fb5fc43ae50;
    %load/vec4 v0x7fb5fc43e810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fb5fc43f470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43f500_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb5fc43e930_0;
    %load/vec4 v0x7fb5fc43ea50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fb5fc43f470_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fb5fc43e8a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5fc43f470_0, 0;
    %load/vec4 v0x7fb5fc43eae0_0;
    %assign/vec4 v0x7fb5fc43f500_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fb5fc43f470_0;
    %assign/vec4 v0x7fb5fc43f470_0, 0;
    %load/vec4 v0x7fb5fc43f500_0;
    %assign/vec4 v0x7fb5fc43f500_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb5fc43a8d0;
T_9 ;
    %wait E_0x7fb5fc43ae50;
    %load/vec4 v0x7fb5fc43e810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43eae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43eb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43ede0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ee70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43f040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43f350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb5fc43ef20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43efb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb5fc43f3e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43eb70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb5fc43ef20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43efb0_0, 0;
    %load/vec4 v0x7fb5fc43e930_0;
    %load/vec4 v0x7fb5fc43ea50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ea50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.9 ;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43efb0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %load/vec4 v0x7fb5fc43ec20_0;
    %assign/vec4 v0x7fb5fc43ec20_0, 0;
    %load/vec4 v0x7fb5fc43ede0_0;
    %assign/vec4 v0x7fb5fc43ede0_0, 0;
    %load/vec4 v0x7fb5fc43f040_0;
    %assign/vec4 v0x7fb5fc43f040_0, 0;
    %load/vec4 v0x7fb5fc43f1a0_0;
    %assign/vec4 v0x7fb5fc43f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43f350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ee70_0, 0;
    %load/vec4 v0x7fb5fc43f740_0;
    %load/vec4 v0x7fb5fc43f590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x7fb5fc43ef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.15;
T_9.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5fc43eae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43ed50_0, 0;
    %load/vec4 v0x7fb5fc43f470_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fb5fc43ec20_0, 0;
    %load/vec4 v0x7fb5fc43f470_0;
    %parti/s 1, 63, 7;
    %inv;
    %load/vec4 v0x7fb5fc43f470_0;
    %parti/s 31, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5fc43ede0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43f0f0_0, 0;
    %pushi/vec4 1063480291, 0, 32;
    %assign/vec4 v0x7fb5fc43f040_0, 0;
    %load/vec4 v0x7fb5fc43f500_0;
    %assign/vec4 v0x7fb5fc43f1a0_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ed50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43f0f0_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43f0f0_0, 0;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43f0f0_0, 0;
    %load/vec4 v0x7fb5fc43ef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v0x7fb5fc43f6b0_0;
    %load/vec4 v0x7fb5fc43f8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 1063480291, 0, 32;
    %assign/vec4 v0x7fb5fc43f040_0, 0;
    %load/vec4 v0x7fb5fc43f620_0;
    %assign/vec4 v0x7fb5fc43f1a0_0, 0;
    %load/vec4 v0x7fb5fc43f7f0_0;
    %assign/vec4 v0x7fb5fc43eae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43ee70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43f350_0, 0;
    %load/vec4 v0x7fb5fc43ef20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb5fc43ef20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.20 ;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v0x7fb5fc43f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x7fb5fc43f7f0_0;
    %assign/vec4 v0x7fb5fc43ec20_0, 0;
    %load/vec4 v0x7fb5fc43eae0_0;
    %assign/vec4 v0x7fb5fc43ede0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43f350_0, 0;
    %load/vec4 v0x7fb5fc43ef20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb5fc43ef20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.22 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7fb5fc43f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x7fb5fc43f620_0;
    %assign/vec4 v0x7fb5fc43eae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43ee70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb5fc43ef20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.24 ;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc43eb70_0, 0;
    %load/vec4 v0x7fb5fc43eae0_0;
    %assign/vec4 v0x7fb5fc43eae0_0, 0;
    %load/vec4 v0x7fb5fc43eb70_0;
    %load/vec4 v0x7fb5fc43e9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43eb70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb5fc43f3e0_0, 0;
T_9.27 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb5fc41a1a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc440080_0, 0;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5fc440080_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fb5fc41a1a0;
T_11 ;
    %delay 2000000000, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fb5fc41a1a0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5fc43fff0_0, 0;
T_12.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.1, 8;
    %delay 10000, 0;
    %load/vec4 v0x7fb5fc43fff0_0;
    %inv;
    %assign/vec4 v0x7fb5fc43fff0_0, 0;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./main_Stimulus/IIR_HPF/test_bench_tb.v";
    "./main_Stimulus/IIR_HPF/test_bench.v";
    "./main_Stimulus/IIR_HPF/file_reader.v";
    "./main_Stimulus/IIR_HPF/file_writer.v";
    "./main_Source/iir_hpf.v";
    "./main_Source/float_adder.v";
    "./main_Source/float_multiplier.v";
