vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\OR.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\half_adder.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\full_adder.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\XOR.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_adder.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_LAC.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_xor_contol.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_LAC_adder.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\d_flipflop.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_reg.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\four_bit_adder_subtractor.vhd"
vhdl work "E:\for_testing_submission\src\lab4\four_bit_updown_counter.vhd"
