<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>AlcapDAQ:Rootana: _IOP_BUS_PROP Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>_IOP_BUS_PROP Struct Reference</h1><!-- doxytag: class="_IOP_BUS_PROP" -->
<p><code>#include &lt;<a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a6210db0e0a86b99e4c3f6424a47626da">EnableReadyRecover</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a22e0e19ac0f8c72058c6bbead5f57e5b">EnableReadyInput</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a4b9fdd677c519433c7f64191c525e0b8">EnableBTERMInput</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a8af7096987f97c8ebf1c64791815a5e5">DisableReadPrefetch</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#ad71aab06030a34a7a5eef20a35b5dbec">EnableReadPrefetchCount</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#af70c96685df84b5ca06a5dda86b691d1">ReadPrefetchCounter</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a0fdbb813013ad2e336872800cad5f982">EnableBursting</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#aa68abdd93cf6e33b52f803313b89f2e1">EnableIopBusTimeoutTimer</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a36e303d8fe67007d064af5a8b83cd959">BREQoTimerResolution</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#ae6b31357d89e58136484bf3b0a5c7711">EnableIopBREQo</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#adc49362bbee71edfb71d8e585f75414a">BREQoDelayClockCount</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#abdf6fc34b3b4af98dc78c81ced2d123f">MapInMemorySpace</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#aa9afe6f919c017a1db055fd2e7340743">OddParitySelect</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a2b44c0cec0258528b6c7a033dab20f2c">EnableParityCheck</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#aac250e77f2a8201d2b05a76ac9e365f9">MemoryWriteProtect</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a2bfdfbdbc4b5f21dd73a8531467c5f63">InternalWaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#acfe92fdd2e19a867d4a51c645522ea54">PciRev2_1Mode</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a3f04210bb8787bffd3e11b387dd59e68">IopBusWidth</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a1a04912a906cf40c5b8c34782e468de7">Reserved1</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#aef800b2a3378f58a6b8771d1730f0ad7">Iop480WADWaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#af6334e6acda273967d12dcc3ac5c24b1">Iop480WDDWaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a3de31863388138ff6f2233c13202a5c8">Iop480WDLYDelayStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#af1f971008db6d79d7f7bf15a015db3c2">Iop480WHLDHoldStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a177563943d78a99a3d8a20542a945b2d">Iop480WRCVRecoverStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a854f0f2022b8840da2cef4c6da51beb1">Reserved2</a>:15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a174880784339b408dda5188679b39b0f">Iop480RADWaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a7460fdfaff391d3cae1e62d110d3451d">Iop480RDDWaitStates</a>:4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a96e7b4c450a4d9f9264a8e069c4f29bd">Iop480RDLYADelayStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a91dc22688bf70170e43890ec089ac7b2">Iop480RDLYDDelayStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#aae4aff959a0b10a3374b75a179efd33f">Iop480RRCVRecoverStates</a>:3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a5dc61e9c4f4aa4ca6d1994405a38ed60">Reserved3</a>:15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a4951859dd5e831d831ad59660e5a40d2">DramRefreshEnable</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a2b0eb2cb828c66f8a6b702f02bdd3b3b">DramRefreshInterval</a>:11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a0898fe22681877f62e435377bbaebb82">Iop480TWRdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a21ed28288262a45e18b82237afc53505">Iop480W2Wdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a344c9847d7f2d0a00aa5fae9020beb9d">Iop480A2Cdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a10756f382e5753bb0a6e4f773f42f289">Iop480RRCVdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a51c55d497da8b4790efbf4ca44460385">Iop480PRCGdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a6a82a2efec998efbeada5cd2280da352">Iop480WCWdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#ac1d2b200d6d53caaec5b57939b6a9a42">Iop480RCWdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a5b83dad5b35bea2a9ba472454196a792">Iop480C2Cdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#a9dcf6bfe0b6391804a7704e2deea9dcb">Iop480R2Cdelay</a>:2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__IOP__BUS__PROP.html#abdbed091353223050b394eac450255c9">Iop480R2Rdelay</a>:2</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00539">539</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="adc49362bbee71edfb71d8e585f75414a"></a><!-- doxytag: member="_IOP_BUS_PROP::BREQoDelayClockCount" ref="adc49362bbee71edfb71d8e585f75414a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#adc49362bbee71edfb71d8e585f75414a">_IOP_BUS_PROP::BREQoDelayClockCount</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00551">551</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36e303d8fe67007d064af5a8b83cd959"></a><!-- doxytag: member="_IOP_BUS_PROP::BREQoTimerResolution" ref="a36e303d8fe67007d064af5a8b83cd959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a36e303d8fe67007d064af5a8b83cd959">_IOP_BUS_PROP::BREQoTimerResolution</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00549">549</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8af7096987f97c8ebf1c64791815a5e5"></a><!-- doxytag: member="_IOP_BUS_PROP::DisableReadPrefetch" ref="a8af7096987f97c8ebf1c64791815a5e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a8af7096987f97c8ebf1c64791815a5e5">_IOP_BUS_PROP::DisableReadPrefetch</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00544">544</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4951859dd5e831d831ad59660e5a40d2"></a><!-- doxytag: member="_IOP_BUS_PROP::DramRefreshEnable" ref="a4951859dd5e831d831ad59660e5a40d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a4951859dd5e831d831ad59660e5a40d2">_IOP_BUS_PROP::DramRefreshEnable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00572">572</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b0eb2cb828c66f8a6b702f02bdd3b3b"></a><!-- doxytag: member="_IOP_BUS_PROP::DramRefreshInterval" ref="a2b0eb2cb828c66f8a6b702f02bdd3b3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a2b0eb2cb828c66f8a6b702f02bdd3b3b">_IOP_BUS_PROP::DramRefreshInterval</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00573">573</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b9fdd677c519433c7f64191c525e0b8"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableBTERMInput" ref="a4b9fdd677c519433c7f64191c525e0b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a4b9fdd677c519433c7f64191c525e0b8">_IOP_BUS_PROP::EnableBTERMInput</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00543">543</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fdbb813013ad2e336872800cad5f982"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableBursting" ref="a0fdbb813013ad2e336872800cad5f982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a0fdbb813013ad2e336872800cad5f982">_IOP_BUS_PROP::EnableBursting</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00547">547</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6b31357d89e58136484bf3b0a5c7711"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableIopBREQo" ref="ae6b31357d89e58136484bf3b0a5c7711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#ae6b31357d89e58136484bf3b0a5c7711">_IOP_BUS_PROP::EnableIopBREQo</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00550">550</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa68abdd93cf6e33b52f803313b89f2e1"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableIopBusTimeoutTimer" ref="aa68abdd93cf6e33b52f803313b89f2e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#aa68abdd93cf6e33b52f803313b89f2e1">_IOP_BUS_PROP::EnableIopBusTimeoutTimer</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00548">548</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b44c0cec0258528b6c7a033dab20f2c"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableParityCheck" ref="a2b44c0cec0258528b6c7a033dab20f2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a2b44c0cec0258528b6c7a033dab20f2c">_IOP_BUS_PROP::EnableParityCheck</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00554">554</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad71aab06030a34a7a5eef20a35b5dbec"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableReadPrefetchCount" ref="ad71aab06030a34a7a5eef20a35b5dbec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#ad71aab06030a34a7a5eef20a35b5dbec">_IOP_BUS_PROP::EnableReadPrefetchCount</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00545">545</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22e0e19ac0f8c72058c6bbead5f57e5b"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableReadyInput" ref="a22e0e19ac0f8c72058c6bbead5f57e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a22e0e19ac0f8c72058c6bbead5f57e5b">_IOP_BUS_PROP::EnableReadyInput</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00542">542</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6210db0e0a86b99e4c3f6424a47626da"></a><!-- doxytag: member="_IOP_BUS_PROP::EnableReadyRecover" ref="a6210db0e0a86b99e4c3f6424a47626da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a6210db0e0a86b99e4c3f6424a47626da">_IOP_BUS_PROP::EnableReadyRecover</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00541">541</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bfdfbdbc4b5f21dd73a8531467c5f63"></a><!-- doxytag: member="_IOP_BUS_PROP::InternalWaitStates" ref="a2bfdfbdbc4b5f21dd73a8531467c5f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a2bfdfbdbc4b5f21dd73a8531467c5f63">_IOP_BUS_PROP::InternalWaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00556">556</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a344c9847d7f2d0a00aa5fae9020beb9d"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480A2Cdelay" ref="a344c9847d7f2d0a00aa5fae9020beb9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a344c9847d7f2d0a00aa5fae9020beb9d">_IOP_BUS_PROP::Iop480A2Cdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00576">576</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b83dad5b35bea2a9ba472454196a792"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480C2Cdelay" ref="a5b83dad5b35bea2a9ba472454196a792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a5b83dad5b35bea2a9ba472454196a792">_IOP_BUS_PROP::Iop480C2Cdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00581">581</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51c55d497da8b4790efbf4ca44460385"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480PRCGdelay" ref="a51c55d497da8b4790efbf4ca44460385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a51c55d497da8b4790efbf4ca44460385">_IOP_BUS_PROP::Iop480PRCGdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00578">578</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9dcf6bfe0b6391804a7704e2deea9dcb"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480R2Cdelay" ref="a9dcf6bfe0b6391804a7704e2deea9dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a9dcf6bfe0b6391804a7704e2deea9dcb">_IOP_BUS_PROP::Iop480R2Cdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00582">582</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdbed091353223050b394eac450255c9"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480R2Rdelay" ref="abdbed091353223050b394eac450255c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#abdbed091353223050b394eac450255c9">_IOP_BUS_PROP::Iop480R2Rdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00583">583</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a174880784339b408dda5188679b39b0f"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RADWaitStates" ref="a174880784339b408dda5188679b39b0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a174880784339b408dda5188679b39b0f">_IOP_BUS_PROP::Iop480RADWaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00566">566</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1d2b200d6d53caaec5b57939b6a9a42"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RCWdelay" ref="ac1d2b200d6d53caaec5b57939b6a9a42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#ac1d2b200d6d53caaec5b57939b6a9a42">_IOP_BUS_PROP::Iop480RCWdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00580">580</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7460fdfaff391d3cae1e62d110d3451d"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RDDWaitStates" ref="a7460fdfaff391d3cae1e62d110d3451d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a7460fdfaff391d3cae1e62d110d3451d">_IOP_BUS_PROP::Iop480RDDWaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00567">567</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96e7b4c450a4d9f9264a8e069c4f29bd"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RDLYADelayStates" ref="a96e7b4c450a4d9f9264a8e069c4f29bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a96e7b4c450a4d9f9264a8e069c4f29bd">_IOP_BUS_PROP::Iop480RDLYADelayStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00568">568</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91dc22688bf70170e43890ec089ac7b2"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RDLYDDelayStates" ref="a91dc22688bf70170e43890ec089ac7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a91dc22688bf70170e43890ec089ac7b2">_IOP_BUS_PROP::Iop480RDLYDDelayStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00569">569</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10756f382e5753bb0a6e4f773f42f289"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RRCVdelay" ref="a10756f382e5753bb0a6e4f773f42f289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a10756f382e5753bb0a6e4f773f42f289">_IOP_BUS_PROP::Iop480RRCVdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00577">577</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae4aff959a0b10a3374b75a179efd33f"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480RRCVRecoverStates" ref="aae4aff959a0b10a3374b75a179efd33f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#aae4aff959a0b10a3374b75a179efd33f">_IOP_BUS_PROP::Iop480RRCVRecoverStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00570">570</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0898fe22681877f62e435377bbaebb82"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480TWRdelay" ref="a0898fe22681877f62e435377bbaebb82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a0898fe22681877f62e435377bbaebb82">_IOP_BUS_PROP::Iop480TWRdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00574">574</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21ed28288262a45e18b82237afc53505"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480W2Wdelay" ref="a21ed28288262a45e18b82237afc53505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a21ed28288262a45e18b82237afc53505">_IOP_BUS_PROP::Iop480W2Wdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00575">575</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef800b2a3378f58a6b8771d1730f0ad7"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WADWaitStates" ref="aef800b2a3378f58a6b8771d1730f0ad7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#aef800b2a3378f58a6b8771d1730f0ad7">_IOP_BUS_PROP::Iop480WADWaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00560">560</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a82a2efec998efbeada5cd2280da352"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WCWdelay" ref="a6a82a2efec998efbeada5cd2280da352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a6a82a2efec998efbeada5cd2280da352">_IOP_BUS_PROP::Iop480WCWdelay</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00579">579</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6334e6acda273967d12dcc3ac5c24b1"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WDDWaitStates" ref="af6334e6acda273967d12dcc3ac5c24b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#af6334e6acda273967d12dcc3ac5c24b1">_IOP_BUS_PROP::Iop480WDDWaitStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00561">561</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3de31863388138ff6f2233c13202a5c8"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WDLYDelayStates" ref="a3de31863388138ff6f2233c13202a5c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a3de31863388138ff6f2233c13202a5c8">_IOP_BUS_PROP::Iop480WDLYDelayStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00562">562</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1f971008db6d79d7f7bf15a015db3c2"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WHLDHoldStates" ref="af1f971008db6d79d7f7bf15a015db3c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#af1f971008db6d79d7f7bf15a015db3c2">_IOP_BUS_PROP::Iop480WHLDHoldStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00563">563</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a177563943d78a99a3d8a20542a945b2d"></a><!-- doxytag: member="_IOP_BUS_PROP::Iop480WRCVRecoverStates" ref="a177563943d78a99a3d8a20542a945b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a177563943d78a99a3d8a20542a945b2d">_IOP_BUS_PROP::Iop480WRCVRecoverStates</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00564">564</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f04210bb8787bffd3e11b387dd59e68"></a><!-- doxytag: member="_IOP_BUS_PROP::IopBusWidth" ref="a3f04210bb8787bffd3e11b387dd59e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a3f04210bb8787bffd3e11b387dd59e68">_IOP_BUS_PROP::IopBusWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00558">558</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdf6fc34b3b4af98dc78c81ced2d123f"></a><!-- doxytag: member="_IOP_BUS_PROP::MapInMemorySpace" ref="abdf6fc34b3b4af98dc78c81ced2d123f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#abdf6fc34b3b4af98dc78c81ced2d123f">_IOP_BUS_PROP::MapInMemorySpace</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00552">552</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac250e77f2a8201d2b05a76ac9e365f9"></a><!-- doxytag: member="_IOP_BUS_PROP::MemoryWriteProtect" ref="aac250e77f2a8201d2b05a76ac9e365f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#aac250e77f2a8201d2b05a76ac9e365f9">_IOP_BUS_PROP::MemoryWriteProtect</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00555">555</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa9afe6f919c017a1db055fd2e7340743"></a><!-- doxytag: member="_IOP_BUS_PROP::OddParitySelect" ref="aa9afe6f919c017a1db055fd2e7340743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#aa9afe6f919c017a1db055fd2e7340743">_IOP_BUS_PROP::OddParitySelect</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00553">553</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfe92fdd2e19a867d4a51c645522ea54"></a><!-- doxytag: member="_IOP_BUS_PROP::PciRev2_1Mode" ref="acfe92fdd2e19a867d4a51c645522ea54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#acfe92fdd2e19a867d4a51c645522ea54">_IOP_BUS_PROP::PciRev2_1Mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00557">557</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="af70c96685df84b5ca06a5dda86b691d1"></a><!-- doxytag: member="_IOP_BUS_PROP::ReadPrefetchCounter" ref="af70c96685df84b5ca06a5dda86b691d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#af70c96685df84b5ca06a5dda86b691d1">_IOP_BUS_PROP::ReadPrefetchCounter</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00546">546</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a04912a906cf40c5b8c34782e468de7"></a><!-- doxytag: member="_IOP_BUS_PROP::Reserved1" ref="a1a04912a906cf40c5b8c34782e468de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a1a04912a906cf40c5b8c34782e468de7">_IOP_BUS_PROP::Reserved1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00559">559</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a854f0f2022b8840da2cef4c6da51beb1"></a><!-- doxytag: member="_IOP_BUS_PROP::Reserved2" ref="a854f0f2022b8840da2cef4c6da51beb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a854f0f2022b8840da2cef4c6da51beb1">_IOP_BUS_PROP::Reserved2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00565">565</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5dc61e9c4f4aa4ca6d1994405a38ed60"></a><!-- doxytag: member="_IOP_BUS_PROP::Reserved3" ref="a5dc61e9c4f4aa4ca6d1994405a38ed60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="el" href="struct__IOP__BUS__PROP.html#a5dc61e9c4f4aa4ca6d1994405a38ed60">_IOP_BUS_PROP::Reserved3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PlxTypes_8h_source.html#l00571">571</a> of file <a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>midas/drivers/bus/sis3100/<a class="el" href="PlxTypes_8h_source.html">PlxTypes.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 6 Jun 2014 for AlcapDAQ:Rootana by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
