// Seed: 1916879942
module module_0 #(
    parameter id_2 = 32'd72
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_0,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [-1 : id_2] id_28;
  logic id_29;
  ;
  assign id_13[-1] = id_27;
endmodule
module module_1 #(
    parameter id_9 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48
);
  output wire id_48;
  output wire id_47;
  input wire id_46;
  inout wire id_45;
  inout wire id_44;
  output wire id_43;
  output wire id_42;
  inout wire id_41;
  input wire id_40;
  output wire id_39;
  input wire id_38;
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  input wire id_33;
  output wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  inout logic [7:0] id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_49;
  assign #id_50 id_27[id_9] = -1;
  module_0 modCall_1 (
      id_41,
      id_50,
      id_29,
      id_8,
      id_45,
      id_41,
      id_5,
      id_41,
      id_20,
      id_45,
      id_16,
      id_43,
      id_27,
      id_14,
      id_17,
      id_44,
      id_14,
      id_17,
      id_25,
      id_18,
      id_17,
      id_36,
      id_25,
      id_16,
      id_8,
      id_35,
      id_18
  );
  wire id_51;
endmodule
