0.6
2019.1
May 24 2019
15:06:07
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.ip_user_files/bd/sys_clk/ip/sys_clk_processing_system7_0_0/sim/sys_clk_processing_system7_0_0.v,1678668845,verilog,,D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.ip_user_files/bd/sys_clk/sim/sys_clk.v,,sys_clk_processing_system7_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/8c62/hdl;../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/ec67/hdl;D:/Software/FPGA_Tools/Vivado2019/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.ip_user_files/bd/sys_clk/sim/sys_clk.v,1678668829,verilog,,D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/new/led_ctrl.v,,sys_clk,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/8c62/hdl;../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/ec67/hdl;D:/Software/FPGA_Tools/Vivado2019/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
,,,,,,led_ctrl_tb,,,,,,,,
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/bd/sys_clk/hdl/sys_clk_wrapper.v,1679816074,verilog,,D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sim_1/new/led_ctrl_tb.v,,sys_clk_wrapper,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/8c62/hdl;../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/ec67/hdl;D:/Software/FPGA_Tools/Vivado2019/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/new/led_ctrl.v,1679817218,verilog,,D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.srcs/sources_1/bd/sys_clk/hdl/sys_clk_wrapper.v,,led_ctrl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/8c62/hdl;../../../../test1.srcs/sources_1/bd/sys_clk/ipshared/ec67/hdl;D:/Software/FPGA_Tools/Vivado2019/Vivado/2019.1/data/xilinx_vip/include,,,,,
