@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4253:13:4253:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4437:13:4437:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4478:13:4478:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4504:13:4504:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4521:13:4521:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":4598:13:4598:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":5362:13:5362:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":6172:13:6172:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":6281:13:6281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":6319:13:6319:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":6392:13:6392:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":7281:13:7281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":8338:13:8338:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":9297:13:9297:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10033:13:10033:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10748:13:10748:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10782:13:10782:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10818:13:10818:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10865:13:10865:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":10899:13:10899:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":11765:13:11765:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":12808:13:12808:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":12820:15:12820:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":12831:13:12831:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\polarfire_syn_comps.v":12844:13:12844:25|User defined pragma syn_black_box detected
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":161:13:161:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":163:13:163:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Ignoring initial value on _T_2295_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Ignoring initial value on _T_2295_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Ignoring initial value on _T_2295_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Ignoring initial value on _T_2295_0 - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":107:13:107:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":105:13:105:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":103:13:103:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":216:2:216:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":137:13:137:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":135:13:135:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":133:13:133:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Ignoring initial value on _T_346_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Ignoring initial value on _T_346_2 - expecting simple constant expression
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":157:13:157:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":746:10:746:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Ignoring initial value on _T_707_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Ignoring initial value on _T_707_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Ignoring initial value on _T_707_0 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Ignoring initial value on _T_518_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Ignoring initial value on _T_518_0 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":103:13:103:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":105:13:105:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":111:13:111:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":302:10:302:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Ignoring initial value on _T_372_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Ignoring initial value on _T_372_2 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":131:13:131:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":133:13:133:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":512:10:512:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Ignoring initial value on _T_1852_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Ignoring initial value on _T_1852_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Ignoring initial value on _T_1852_0 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_repeater_2.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":156:13:156:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":158:13:158:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":160:13:160:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":182:13:182:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":244:13:244:20|Ignoring initial value on _T_1232 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":222:13:222:20|Ignoring initial value on _T_1136 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":220:13:220:20|Ignoring initial value on _T_1060 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":214:13:214:20|Ignoring initial value on _T_1008 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":192:13:192:19|Ignoring initial value on _T_912 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":190:13:190:19|Ignoring initial value on _T_836 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Ignoring initial value on _T_784 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlplic_plic.v":2014:84:2014:164|Removing instance MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink.v":206:96:206:188|Removing instance MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink_1.v":206:96:206:188|Removing instance MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_sink_2.v":184:96:184:188|Removing instance MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Pruning unused bits 8 to 0 of RADDR_reg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache_ecc.v":2652:2:2652:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache_ecc.v":1430:12:1430:35|Removing wire dcache_tag_init_mask_out, as there is no assignment to it.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":434:2:434:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":488:2:488:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend_ecc.v":364:2:364:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_add_rec_fnpipe.v":360:2:360:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpufmapipe_ecc.v":172:2:172:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_int.v":360:2:360:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_int.v":390:2:390:7|Removing unused bit 1 of in_typ[1:0]. Either assign all bits or reduce the width of the signal.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v":400:2:400:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v":434:2:434:7|Removing unused bit 1 of in_bits_typ[1:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v":434:2:434:7|Removing unused bit 32 of in_bits_in1[32:0]. Either assign all bits or reduce the width of the signal.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":172:2:172:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":206:2:206:7|Removing unused bit 2 of in_bits_rm[2:0]. Either assign all bits or reduce the width of the signal.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_div_sqrt_rec_fnto_raw_small.v":567:2:567:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1079:2:1079:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 31 to 28 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 26 to 22 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 19 to 15 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 6 to 4 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 1 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 31 to 12 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpu_ecc.v":1262:2:1262:7|Pruning register bit 1 of wbInfo_1_pipeid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1490:2:1490:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 11 to 6 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 4 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":2832:2:2832:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":1669:131:1669:144|Removing instance plusarg_reader because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Pruning unused register _T_2619[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Pruning unused register _T_2621[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Pruning unused register _T_2624[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Pruning unused register _T_2626[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Removing unused bit 0 of _T_2319[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket.v":3185:2:3185:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_16.v":253:2:253:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb_converter.v":459:2:459:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb.v":459:2:459:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_18.v":141:2:141:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_19.v":131:2:131:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlerror_error.v":375:2:375:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket_system_ecc.v":1860:2:1860:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_rocket_system_ecc.v":489:8:489:20|Removing wire debug_1_reset, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_ecc.v":113:34:113:40|Removing wire DRV_TDO, as there is no assignment to it.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_ecc.v":113:34:113:40|*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":189:31:189:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":190:31:190:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":191:31:191:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":192:31:192:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":193:31:193:42|Removing wire l_BUSY_all_0, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":194:31:194:42|Removing wire l_BUSY_all_1, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":195:31:195:42|Removing wire l_BUSY_all_2, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":196:31:196:42|Removing wire l_BUSY_all_3, as it has the load but no drivers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":200:31:200:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":207:31:207:41|Removing wire hready_ctrl, as there is no assignment to it.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":607:8:607:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":590:9:590:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":491:3:491:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":480:3:480:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":420:0:420:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":411:0:411:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":396:0:396:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":351:0:351:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":386:0:386:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":109:28:109:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb.v":537:2:537:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb_converter.v":537:2:537:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlto_ahb_converter.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_csrfile.v":1660:2:1660:7|Pruning register bit 1 of reg_mstatus_fs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":206:2:206:7|Pruning register bits 3 to 1 of _T_77_exc[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":206:2:206:7|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":206:2:206:7|Pruning unused register _T_77_exc[0]. Make sure that there are no unused intermediate registers.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_fp.v":69:16:69:28|Input port bit 2 of io_in_bits_rm[2:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v":70:16:70:29|Input port bit 1 of io_in_bits_typ[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_int_to_fp.v":71:16:71:29|Input port bit 32 of io_in_bits_in1[32:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpto_int.v":70:16:70:29|Input port bit 1 of io_in_bits_typ[1:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpudecoder.v":65:16:65:22|Input port bits 26 to 14 of io_inst[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpudecoder.v":65:16:65:22|Input port bits 12 to 7 of io_inst[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpudecoder.v":65:16:65:22|Input port bit 3 of io_inst[31:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_fpudecoder.v":65:16:65:22|Input port bits 1 to 0 of io_inst[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend_ecc.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_frontend_frontend_ecc.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":488:2:488:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_icache_icache_ecc.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_dcache_data_array_ecc.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\MIV_RV32IMAF_L1_AHB_C0\MIV_RV32IMAF_L1_AHB_C0_0\core\miv_rv32imaf_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG1_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.

