

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Tue Dec 31 23:13:09 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15889|  62929|  15889|  62929|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+------------+-----------+-----------+-----------+----------+
        |             |    Latency    |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  |  min  |  max  |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-------+-------+------------+-----------+-----------+-----------+----------+
        |- Loop 1     |  15888|  62928| 993 ~ 3933 |          -|          -|         16|    no    |
        | + Loop 1.1  |    985|   3925|          11|          5|          1| 196 ~ 784 |    yes   |
        +-------------+-------+-------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 19 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 8 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 25 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast29 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln40_1_cast29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 27 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_56 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 30 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cast = zext i5 %empty_56 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 31 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cast2 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 32 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.49ns)   --->   "%bound = mul i10 %cast2, %cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 33 'mul' 'bound' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %hls_label_0_end ]"   --->   Operation 35 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln23_1, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 36 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i9 [ 0, %0 ], [ %add_ln23, %hls_label_0_end ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 37 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln23 = add i9 %phi_mul5, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 38 'add' 'add_ln23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln23_1 = add i9 %phi_mul, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 39 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 40 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 42 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %hls_label_0_begin" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 44 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 45 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i8 %add_ln27 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 52 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 54 [1/1] (1.91ns)   --->   "%add_ln27_1 = add i8 1, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i8 %add_ln27_1 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 55 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln27_2 = add i8 2, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 58 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i8 %add_ln27_2 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 60 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 61 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'load' 'kernel_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'load' 'kernel_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln27_3 = add i8 3, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i8 %add_ln27_3 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 67 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln27_4 = add i8 4, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i8 %add_ln27_4 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 70 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'load' 'kernel_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'load' 'kernel_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln27_5 = add i8 5, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'add' 'add_ln27_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i8 %add_ln27_5 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 76 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 77 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 78 [1/1] (1.91ns)   --->   "%add_ln27_6 = add i8 6, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'add' 'add_ln27_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i8 %add_ln27_6 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 79 'zext' 'zext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 80 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 82 'load' 'kernel_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 83 'load' 'kernel_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln27_7 = add i8 7, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'add' 'add_ln27_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i8 %add_ln27_7 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 85 'zext' 'zext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_9" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 86 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 87 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln27_8 = add i8 8, %add_ln27" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 88 'add' 'add_ln27_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i8 %add_ln27_8 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'zext' 'zext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln27_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 90 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 91 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str230)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 94 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 95 'sext' 'sext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 96 'sext' 'sext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 97 'sext' 'sext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 98 'sext' 'sext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 99 'sext' 'sext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln27_6 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 100 'sext' 'sext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 101 'load' 'kernel_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 102 'sext' 'sext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 103 'load' 'kernel_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 104 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.06ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i4 %trunc_ln27)" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 105 'mux' 'tmp_4' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 2.57>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %hls_label_0_begin ], [ %add_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 107 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %hls_label_0_begin ], [ %tmp10_0_0_mid2_v_v_v_1, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 108 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %hls_label_0_begin ], [ %out_w, %hls_label_2 ]"   --->   Operation 109 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %bound" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 110 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln32 = add i10 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 111 'add' 'add_ln32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %hls_label_0_end, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 113 'add' 'out_h' <Predicate = (!icmp_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 114 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (1.21ns)   --->   "%out_w_0_mid2 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 115 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.38>
ST_9 : Operation 116 [1/1] (1.21ns)   --->   "%tmp10_0_0_mid2_v_v_v_1 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 116 'select' 'tmp10_0_0_mid2_v_v_v_1' <Predicate = (!icmp_ln32)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v_v_v = zext i5 %tmp10_0_0_mid2_v_v_v_1 to i9" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 117 'zext' 'tmp10_0_0_mid2_v_v_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.82ns)   --->   "%tmp10_0_0_mid2_v_v = add i9 %phi_mul, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 118 'add' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 119 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (4.35ns)   --->   "%tmp10_0_0_mid2 = mul i14 %tmp10_0_0_mid2_v, %zext_ln40_1_cast29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 120 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.82ns)   --->   "%tmp12_mid2_v_v = add i9 %phi_mul5, %tmp10_0_0_mid2_v_v_v" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 121 'add' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.84>
ST_10 : Operation 122 [1/1] (1.82ns)   --->   "%tmp10_1_0_mid2_v_v = add i9 %tmp10_0_0_mid2_v_v, 1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 122 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 123 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (4.35ns)   --->   "%tmp10_1_0_mid2 = mul i14 %tmp10_1_0_mid2_v, %zext_ln40_1_cast29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 124 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %tmp10_0_0_mid2, %zext_ln40_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'add' 'add_ln40' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i14 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 130 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'add' 'out_w' <Predicate = (!icmp_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln40_2 = add i14 %zext_ln40_3, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 132 'add' 'add_ln40_2' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i14 %add_ln40_2 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 133 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 134 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 135 'load' 'input_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 11 <SV = 10> <Delay = 6.84>
ST_11 : Operation 136 [1/1] (1.82ns)   --->   "%tmp10_2_0_mid2_v_v = add i9 %tmp10_0_0_mid2_v_v, 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 136 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 137 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (4.35ns)   --->   "%tmp10_2_0_mid2 = mul i14 %tmp10_2_0_mid2_v, %zext_ln40_1_cast29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 138 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln32)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 139 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i14 %tmp12_mid2_v, %zext_ln48_1_cast" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 140 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln32)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'load' 'input_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 143 [1/1] (1.78ns)   --->   "%add_ln40_3 = add i5 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'add_ln40_3' <Predicate = (!icmp_ln32)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i5 %add_ln40_3 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.81ns)   --->   "%add_ln40_4 = add i14 %zext_ln40_5, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'add' 'add_ln40_4' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i14 %add_ln40_4 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 148 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'load' 'input_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 149 [1/1] (1.81ns)   --->   "%add_ln40_5 = add i14 %tmp10_1_0_mid2, %zext_ln40_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'add' 'add_ln40_5' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i14 %add_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 151 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 152 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 152 'load' 'input_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i14 %tmp12_mid2, %zext_ln40_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 153 'add' 'add_ln48' <Predicate = (!icmp_ln32)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 154 'sext' 'sext_ln40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40 = mul i30 %sext_ln27, %sext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'mul' 'mul_ln40' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 156 'partselect' 'trunc_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 157 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_1 = mul i30 %sext_ln27_1, %sext_ln40_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 159 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 160 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'load' 'input_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 161 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'load' 'input_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 162 [1/1] (1.81ns)   --->   "%add_ln40_6 = add i14 %zext_ln40_3, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'add' 'add_ln40_6' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i14 %add_ln40_6 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 163 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 164 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 165 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'load' 'input_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln40_7 = add i14 %zext_ln40_5, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'add' 'add_ln40_7' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i14 %add_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 168 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 169 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 169 'load' 'input_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 170 [1/1] (1.81ns)   --->   "%add_ln40_8 = add i14 %tmp10_2_0_mid2, %zext_ln40_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'add' 'add_ln40_8' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.81ns)   --->   "%add_ln40_9 = add i14 %zext_ln40_3, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'add' 'add_ln40_9' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (1.81ns)   --->   "%add_ln40_10 = add i14 %zext_ln40_5, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'add' 'add_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i30 %sext_ln27_2, %sext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 175 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i30 %sext_ln27_3, %sext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 178 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 179 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'load' 'input_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 180 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'load' 'input_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i14 %add_ln40_8 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'load' 'input_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i14 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 186 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'load' 'input_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 187 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %tmp_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 187 'add' 'add_ln48_1' <Predicate = (!icmp_ln32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i30 %sext_ln27_4, %sext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 190 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 191 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i30 %sext_ln27_5, %sext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 193 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 194 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'load' 'input_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 195 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'load' 'input_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i14 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 197 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 198 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'load' 'input_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_2 = add i16 %trunc_ln48_1, %trunc_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 199 'add' 'add_ln48_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 200 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_3 = add i16 %add_ln48_2, %trunc_ln48_s" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 200 'add' 'add_ln48_3' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i30 %sext_ln27_6, %sext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 203 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 204 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i30 %sext_ln27_7, %sext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 207 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'load' 'input_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i30 %sext_ln30, %sext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln32)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 210 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.80>
ST_17 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_5 = add i16 %trunc_ln48_3, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 211 'add' 'add_ln48_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_6, %trunc_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 212 'add' 'add_ln48_6' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 213 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_7 = add i16 %add_ln48_6, %trunc_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 213 'add' 'add_ln48_7' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 214 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_7, %add_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 214 'add' 'add_ln48_8' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.15>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 784, i64 0)"   --->   Operation 215 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 216 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 217 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_4 = add i16 %add_ln48_3, %add_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'add' 'add_ln48_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 219 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_9 = add i16 %add_ln48_8, %add_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'add' 'add_ln48_9' <Predicate = (!icmp_ln32)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i14 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 221 'getelementptr' 'output_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (3.25ns)   --->   "store i16 %add_ln48_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 222 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 223 'specregionend' 'empty_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 224 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str230, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:52]   --->   Operation 225 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/depthwise_conv2d.cpp:4) [8]  (0 ns)
	'mul' operation ('bound', ../layers_c/depthwise_conv2d.cpp:4) [21]  (3.49 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:23) [24]  (0 ns)
	'add' operation ('add_ln27', ../layers_c/depthwise_conv2d.cpp:27) [40]  (1.87 ns)
	'getelementptr' operation ('kernel_addr', ../layers_c/depthwise_conv2d.cpp:27) [42]  (0 ns)
	'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [43]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln27_1', ../layers_c/depthwise_conv2d.cpp:27) [45]  (1.92 ns)
	'getelementptr' operation ('kernel_addr_1', ../layers_c/depthwise_conv2d.cpp:27) [47]  (0 ns)
	'load' operation ('kernel_load_1', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [48]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln27_3', ../layers_c/depthwise_conv2d.cpp:27) [55]  (1.92 ns)
	'getelementptr' operation ('kernel_addr_3', ../layers_c/depthwise_conv2d.cpp:27) [57]  (0 ns)
	'load' operation ('kernel_load_3', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [58]  (3.25 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln27_5', ../layers_c/depthwise_conv2d.cpp:27) [65]  (1.92 ns)
	'getelementptr' operation ('kernel_addr_5', ../layers_c/depthwise_conv2d.cpp:27) [67]  (0 ns)
	'load' operation ('kernel_load_5', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [68]  (3.25 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln27_7', ../layers_c/depthwise_conv2d.cpp:27) [75]  (1.92 ns)
	'getelementptr' operation ('kernel_addr_7', ../layers_c/depthwise_conv2d.cpp:27) [77]  (0 ns)
	'load' operation ('kernel_load_7', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [78]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_load_7', ../layers_c/depthwise_conv2d.cpp:27) on array 'kernel' [78]  (3.25 ns)

 <State 8>: 2.58ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/depthwise_conv2d.cpp:40) [90]  (0 ns)
	'icmp' operation ('icmp_ln33', ../layers_c/depthwise_conv2d.cpp:33) [97]  (1.36 ns)
	'select' operation ('out_w_0_mid2', ../layers_c/depthwise_conv2d.cpp:33) [98]  (1.22 ns)

 <State 9>: 7.39ns
The critical path consists of the following:
	'select' operation ('tmp10_0_0_mid2_v_v_v_1', ../layers_c/depthwise_conv2d.cpp:33) [99]  (1.22 ns)
	'add' operation ('tmp10_0_0_mid2_v_v', ../layers_c/depthwise_conv2d.cpp:23) [101]  (1.82 ns)
	'mul' operation ('tmp10_0_0_mid2', ../layers_c/depthwise_conv2d.cpp:23) [103]  (4.35 ns)

 <State 10>: 6.85ns
The critical path consists of the following:
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:40) [123]  (1.78 ns)
	'add' operation ('add_ln40_2', ../layers_c/depthwise_conv2d.cpp:40) [125]  (1.81 ns)
	'getelementptr' operation ('input_addr_7', ../layers_c/depthwise_conv2d.cpp:40) [127]  (0 ns)
	'load' operation ('input_load_7', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [128]  (3.25 ns)

 <State 11>: 6.85ns
The critical path consists of the following:
	'add' operation ('add_ln40_3', ../layers_c/depthwise_conv2d.cpp:40) [132]  (1.78 ns)
	'add' operation ('add_ln40_4', ../layers_c/depthwise_conv2d.cpp:40) [134]  (1.81 ns)
	'getelementptr' operation ('input_addr_8', ../layers_c/depthwise_conv2d.cpp:40) [136]  (0 ns)
	'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' [137]  (3.25 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[121] ('mul_ln40', ../layers_c/depthwise_conv2d.cpp:40) [121]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[139] ('mul_ln40_2', ../layers_c/depthwise_conv2d.cpp:40) [139]  (6.38 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('mul_ln40_4', ../layers_c/depthwise_conv2d.cpp:40) [153]  (6.38 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[167] ('mul_ln40_6', ../layers_c/depthwise_conv2d.cpp:40) [167]  (6.38 ns)

 <State 16>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[181] ('mul_ln40_8', ../layers_c/depthwise_conv2d.cpp:40) [181]  (6.38 ns)

 <State 17>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln48_6', ../layers_c/depthwise_conv2d.cpp:48) [188]  (0 ns)
	'add' operation ('add_ln48_7', ../layers_c/depthwise_conv2d.cpp:48) [189]  (3.9 ns)
	'add' operation ('add_ln48_8', ../layers_c/depthwise_conv2d.cpp:48) [190]  (3.9 ns)

 <State 18>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln48_4', ../layers_c/depthwise_conv2d.cpp:48) [186]  (0 ns)
	'add' operation ('add_ln48_9', ../layers_c/depthwise_conv2d.cpp:48) [191]  (3.9 ns)
	'store' operation ('store_ln48', ../layers_c/depthwise_conv2d.cpp:48) of variable 'add_ln48_9', ../layers_c/depthwise_conv2d.cpp:48 on array 'output_r' [195]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
