#-----------------------------------------------------------
# Vivado v2019.1.op (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 12 04:19:49 2020
# Process ID: 5138
# Current directory: /home/centos/src/project_data/f1/9924/build/scripts
# Command line: vivado -mode batch -nojournal -log 20_08_12-041947.vivado.log -source create_dcp_from_cl.tcl -tclargs 20_08_12-041947 DEFAULT 1.4.11 0x04261818 0xF001 0x1D0F 0x1D51 0xFEDC A0 B0 C0 2 0
# Log file: /home/centos/src/project_data/f1/9924/build/scripts/20_08_12-041947.vivado.log
# Journal file: 
#-----------------------------------------------------------
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_aos
# set timestamp           [lindex $argv  0]
# set strategy            "BASIC"
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.11
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               BASIC
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF001
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDC
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/src/project_data/f1/9924
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 20_08_12-041947
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (04:19:58) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     "CASCADE" {
#         puts "CASCADE strategy."
#         source $CL_DIR/build/scripts/strategy_CASCADE.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
BASIC strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers $synth_uram_option"
## set synth_directive "default"
## set psip 1
## set link 1
## set opt 1
## set opt_options     ""
## set opt_directive   "ExploreWithRemap"
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  "Explore"
## set place_preHookTcl  "" 
## set place_postHookTcl ""
## set phys_opt 1
## set phys_options     ""
## set phys_directive   "AggressiveExplore"
## set phys_preHookTcl  ""
## set phys_postHookTcl ""
## set route 1
## set route_options     ""
## set route_directive   "Explore"
## set route_preHookTcl  ""
## set route_postHookTcl ""
## set route_phys_opt 1
## set post_phys_options     ""
## set post_phys_directive   "AggressiveExplore"
## set post_phys_preHookTcl  ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## exec rm -f $TARGET_DIR/*
## file copy -force $CL_DIR/design/cl_aos_defines.vh $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh $TARGET_DIR
## file copy -force $CL_DIR/design/cl_common_defines.vh $TARGET_DIR 
## file copy -force $UNUSED_TEMPLATES_DIR/cl_ports.vh  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_ocl_template.inc        $TARGET_DIR
## file copy -force $CL_DIR/design/aos/ShellTypes.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AMITypes.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AOSF1Types.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/FIFO.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/SoftFIFO.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/HullFIFO.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/TwoInputMux.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/FourInputMux.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/EightInputMux.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/ChannelArbiter.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/OneHotEncoder.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/OneHotMux.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/BlockBuffer.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/Counter64.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/ChannelArbiter.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AddressTranslate.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AppLevelTranslate.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/ChannelMerge.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/FourInputArbiter.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/MemDrive.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/MemDrive_SoftReg.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/RRWCArbiter.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/RespMerge.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/TwoInputArbiter.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AmorphOSSoftReg.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AmorphOSMem.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AmorphOSMem2SDRAM.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/PCIS_Loopback.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/PCIS_Write_Packet.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/PCIS_Read_Packet.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/PCIM_Loopback.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AXIL2SR.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AXIL2SR_Extended.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/F1SoftRegLoopback.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AMI2AXI4_RdPath.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AMI2AXI4_WrPath.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AMI2AXI4.sv $TARGET_DIR
## file copy -force $CL_DIR/design/aos/AmorphOSSoftReg_RouteTree.sv $TARGET_DIR
## file copy -force $CL_DIR/design/UserParams.sv $TARGET_DIR
## file copy -force $CL_DIR/design/cascade_wrapper.sv $TARGET_DIR
## file copy -force $CL_DIR/design/program_logic.v $TARGET_DIR
## file copy -force $CL_DIR/design/cl_aos.sv                      $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2019.1
## puts "vivado_version $vivado_version"
vivado_version 2019.1
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (04:19:58) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
#    #report_qor_suggestions -quiet
#    #set_property -quiet ENABLED 1 [get_qor_suggestions]
# }
AWS FPGA: (04:19:58) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (04:19:58) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1.op2552052/data/ip'.
read_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.297 ; gain = 0.000 ; free physical = 242523 ; free virtual = 264263
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0

AWS FPGA: Reading AWS constraints
AWS FPGA: (04:20:12) Start design synthesis.

Running synth_design for cl_aos /home/centos/src/project_data/f1/9924/build/scripts [Wed Aug 12 04:20:16 2020]
Command: synth_design -top cl_aos -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5295 
WARNING: [Synth 8-2292] literal value truncated to fit in 6 bits [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AMI2AXI4_RdPath.sv:140]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:01:37 . Memory (MB): peak = 2575.777 ; gain = 134.590 ; free physical = 240575 ; free virtual = 262612
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cl_aos' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/cl_aos.sv:13]
	Parameter DDR_A_PRESENT_CL bound to: 1'b0 
	Parameter DDR_B_PRESENT_CL bound to: 1'b0 
	Parameter DDR_D_PRESENT_CL bound to: 1'b0 
	Parameter NUM_AMI2AXI4_ABD bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIL2SR' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:11]
INFO: [Synth 8-6157] synthesizing module 'HullFIFO' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/HullFIFO.sv:15]
	Parameter TYPE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO' (1#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'HullFIFO' (2#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/HullFIFO.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Counter64' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/Counter64.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Counter64' (3#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/Counter64.sv:2]
INFO: [Synth 8-251] Cycle: x AXIL2SR: Trying to submit a Write request to SR addr: xxxxxxxx data: xxxxxxxxxxxxxxxx [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:333]
INFO: [Synth 8-251] Cycle: x AXIL2SR: Write request accepted by SR [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:336]
INFO: [Synth 8-251] Cycle: x AXIL2SR: Trying to submit a Read request to SR addr: xxxxxxxx  [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:342]
INFO: [Synth 8-251] Cycle: x AXIL2SR: Read request accepted by SR [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:348]
INFO: [Synth 8-6157] synthesizing module 'HullFIFO__parameterized0' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/HullFIFO.sv:15]
	Parameter TYPE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized0' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized0' (3#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'HullFIFO__parameterized0' (3#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/HullFIFO.sv:15]
INFO: [Synth 8-251] Cycle: x AXIL2SR: Read data returned from SR (xxxxxxxxxxxxxxxx) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:386]
INFO: [Synth 8-6155] done synthesizing module 'AXIL2SR' (4#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:11]
INFO: [Synth 8-6157] synthesizing module 'AmorphOSSoftReg' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AmorphOSSoftReg.sv:13]
	Parameter MUX_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized1' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter LOG_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized1' (4#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'RRWCArbiter' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RRWCArbiter.sv:5]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RRWCArbiter' (5#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RRWCArbiter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'OneHotEncoder' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
	Parameter ONE_HOTS bound to: 1 - type: integer 
	Parameter MUX_SELECTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OneHotEncoder' (6#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'AmorphOSSoftReg' (7#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AmorphOSSoftReg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'AmorphOSMem' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AmorphOSMem.sv:14]
INFO: [Synth 8-6157] synthesizing module 'AddressTranslate' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AddressTranslate.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized2' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 648 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized2' (7#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-251] XLATE: Submitted addr: xxxxxxxxxxxxxxxx on channel x [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AddressTranslate.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'AddressTranslate' (8#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AddressTranslate.sv:14]
INFO: [Synth 8-6157] synthesizing module 'AppLevelTranslate' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:72]
INFO: [Synth 8-6157] synthesizing module 'AddrXlater' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:14]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:27]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:28]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:29]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000101 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:30]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000110 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:31]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000111 is unreachable [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:32]
INFO: [Synth 8-226] default block is never used [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'AddrXlater' (9#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'AppLevelTranslate' (10#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AppLevelTranslate.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ChannelMerge' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/ChannelMerge.sv:14]
	Parameter MUX_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized3' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 652 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized3' (10#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'RRWCArbiter__parameterized0' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RRWCArbiter.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TwoInputArbiter' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/TwoInputArbiter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'TwoInputArbiter' (11#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/TwoInputArbiter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'RRWCArbiter__parameterized0' (11#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RRWCArbiter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'OneHotEncoder__parameterized0' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
	Parameter ONE_HOTS bound to: 2 - type: integer 
	Parameter MUX_SELECTS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Two2OneEncoder' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Two2OneEncoder' (12#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OneHotEncoder__parameterized0' (12#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ChannelMerge' (13#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/ChannelMerge.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ChannelArbiter' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/ChannelArbiter.sv:13]
	Parameter MUX_BITS1 bound to: 1 - type: integer 
	Parameter MUX_BITS2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized4' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 652 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized4' (13#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized5' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized5' (13#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized6' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 583 - type: integer 
	Parameter LOG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized6' (13#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'ChannelArbiter' (14#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/ChannelArbiter.sv:13]
INFO: [Synth 8-6157] synthesizing module 'RespMerge' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RespMerge.sv:14]
	Parameter MUX_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized7' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 587 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized7' (14#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized8' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 583 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized8' (14#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'SoftFIFO__parameterized9' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter LOG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SoftFIFO__parameterized9' (14#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:10]
INFO: [Synth 8-6157] synthesizing module 'OneHotEncoder__parameterized1' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
	Parameter ONE_HOTS bound to: 4 - type: integer 
	Parameter MUX_SELECTS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Four2OneEncoder' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'Four2OneEncoder' (15#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'OneHotEncoder__parameterized1' (15#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/OneHotEncoder.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'RespMerge' (16#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/RespMerge.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'AmorphOSMem' (17#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AmorphOSMem.sv:14]
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (18#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (22#1) [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:36357]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (23#1) [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:36357]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:36132]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (24#1) [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:36132]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (25#1) [/opt/Xilinx/Vivado/2019.1.op2552052/scripts/rt/data/unisim_comp.v:32871]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (26#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'CascadeWrapper' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/cascade_wrapper.sv:5]
	Parameter app_num bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'program_logic' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:1095]
	Parameter app_num bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'M0' [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:1]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:9]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:10]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:11]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:14]
WARNING: [Synth 8-3936] Found unconnected internal register '__read_buf_reg[2]' and it is trimmed from '237' to '236' bits. [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:525]
WARNING: [Synth 8-3936] Found unconnected internal register '__read_buf_reg[3]' and it is trimmed from '237' to '236' bits. [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:525]
WARNING: [Synth 8-3936] Found unconnected internal register '__in_buf_reg[2]' and it is trimmed from '64' to '32' bits. [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:529]
WARNING: [Synth 8-3936] Found unconnected internal register '__in_buf_reg[3]' and it is trimmed from '64' to '32' bits. [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:529]
INFO: [Synth 8-6155] done synthesizing module 'M0' (27#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'program_logic' (28#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/program_logic.v:1095]
INFO: [Synth 8-6155] done synthesizing module 'CascadeWrapper' (29#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/cascade_wrapper.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cl_aos' (30#1) [/home/centos/src/project_data/f1/9924/build/src_post_encryption/cl_aos.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:03:23 . Memory (MB): peak = 2943.562 ; gain = 502.375 ; free physical = 239763 ; free virtual = 261805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:03:24 . Memory (MB): peak = 2943.562 ; gain = 502.375 ; free physical = 239752 ; free virtual = 261794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:03:24 . Memory (MB): peak = 2943.562 ; gain = 502.375 ; free physical = 239752 ; free virtual = 261794
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_aos_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_aos_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_aos_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_aos_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3204.051 ; gain = 0.000 ; free physical = 239230 ; free virtual = 261305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 273 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3204.051 ; gain = 0.000 ; free physical = 239226 ; free virtual = 261301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:45 ; elapsed = 00:05:19 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 239373 ; free virtual = 261449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:45 ; elapsed = 00:05:19 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 239374 ; free virtual = 261449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:05:20 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 239372 ; free virtual = 261447
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:199]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/AXIL2SR.sv:395]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/centos/src/project_data/f1/9924/build/src_post_encryption/SoftFIFO.sv:63]
INFO: [Synth 8-5546] ROM "__l31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "__l18" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "__l18" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "__l32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "__l30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "__l28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "__l31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "__l18" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "__l18" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "__l32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "__l30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "__l28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "SoftFIFO:/buffer_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized0:/buffer_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized1:/buffer_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized4:/buffer_reg" of size (depth=4 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized5:/buffer_reg" of size (depth=4 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized6:/buffer_reg" of size (depth=4 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized2:/buffer_reg" of size (depth=8 x width=648) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized3:/buffer_reg" of size (depth=8 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized8:/buffer_reg" of size (depth=8 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized9:/buffer_reg" of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SoftFIFO__parameterized7:/buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:05:27 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 239282 ; free virtual = 261360
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ChannelArbiter:/one_hot_encoder1' (OneHotEncoder) to 'ChannelArbiter:/one_hot_encoder2'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |sh_ddr__GC0        |           1|      2090|
|2     |M0__GB0            |           1|     31260|
|3     |M0__GB1            |           1|     16498|
|4     |M0__GB2            |           1|     10912|
|5     |program_logic__GC0 |           1|       146|
|6     |cl_aos__GC0        |           1|     19332|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 58    
	   2 Input      2 Bit       Adders := 60    
	   3 Input      2 Bit       Adders := 12    
	   3 Input      1 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	              237 Bit    Registers := 1     
	              236 Bit    Registers := 1     
	               64 Bit    Registers := 232   
	               42 Bit    Registers := 3     
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 169   
	               27 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 96    
	                1 Bit    Registers := 93    
+---RAMs : 
	               5K Bit         RAMs := 8     
	               4K Bit         RAMs := 10    
	               2K Bit         RAMs := 8     
	               1K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 5     
	               88 Bit         RAMs := 2     
	               84 Bit         RAMs := 3     
	               64 Bit         RAMs := 3     
	               54 Bit         RAMs := 3     
	               44 Bit         RAMs := 4     
	               18 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 10    
	   4 Input    576 Bit        Muxes := 2     
	   2 Input    237 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 691   
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 55    
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 348   
	  12 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cl_aos 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sync__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module lib_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module lib_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               84 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__2 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               84 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               84 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               54 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               18 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               54 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               18 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               54 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               18 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_ddr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module M0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              237 Bit    Registers := 1     
	              236 Bit    Registers := 1     
	               64 Bit    Registers := 230   
	               32 Bit    Registers := 162   
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    237 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 686   
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 169   
	  12 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module program_logic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Counter64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SoftFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXIL2SR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module SoftFIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AmorphOSSoftReg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module AddrXlater__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module AddrXlater 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module SoftFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChannelArbiter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SoftFIFO__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChannelArbiter__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SoftFIFO__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChannelArbiter__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SoftFIFO__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               44 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ChannelArbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SoftFIFO__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AddressTranslate__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SoftFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AddressTranslate 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module SoftFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TwoInputArbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ChannelMerge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module SoftFIFO__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TwoInputArbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ChannelMerge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module SoftFIFO__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TwoInputArbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ChannelMerge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module SoftFIFO__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TwoInputArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ChannelMerge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module SoftFIFO__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               88 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Four2OneEncoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module SoftFIFO__parameterized7__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RespMerge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   4 Input    576 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SoftFIFO__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               88 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Four2OneEncoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module SoftFIFO__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SoftFIFO__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RespMerge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   4 Input    576 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "__l31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "__l18" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /SoftFIFOs.chanArbReqQ/buffer_reg" of size (depth=4 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /SoftFIFOs.respTagQ/buffer_reg" of size (depth=4 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /SoftFIFOs.memReadRespQ/buffer_reg" of size (depth=4 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /SoftFIFOs.chanArbReqQ/buffer_reg" of size (depth=4 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /SoftFIFOs.respTagQ/buffer_reg" of size (depth=4 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /SoftFIFOs.memReadRespQ/buffer_reg" of size (depth=4 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /SoftFIFOs.chanArbReqQ/buffer_reg" of size (depth=4 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /SoftFIFOs.respTagQ/buffer_reg" of size (depth=4 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /SoftFIFOs.memReadRespQ/buffer_reg" of size (depth=4 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /SoftFIFOs.chanArbReqQ/buffer_reg" of size (depth=4 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /SoftFIFOs.respTagQ/buffer_reg" of size (depth=4 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /SoftFIFOs.memReadRespQ/buffer_reg" of size (depth=4 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_xlate_unit[0].per_port_xlate_unit[0].addrXlate /SoftFIFO_memReqQ.memReqQ/buffer_reg" of size (depth=8 x width=648) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_xlate_unit[0].per_port_xlate_unit[0].addrXlate /SoftFIFO_xlated_memReqQ.xlated_memReqQ/buffer_reg" of size (depth=8 x width=648) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_xlate_unit[0].per_port_xlate_unit[1].addrXlate /SoftFIFO_memReqQ.memReqQ/buffer_reg" of size (depth=8 x width=648) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_xlate_unit[0].per_port_xlate_unit[1].addrXlate /SoftFIFO_xlated_memReqQ.xlated_memReqQ/buffer_reg" of size (depth=8 x width=648) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\channel_merge_per_app[0].channel_merge_per_channel[0].channelMerge /SoftFIFO_chmergeReqQ.chmergeReqQ/buffer_reg" of size (depth=8 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\channel_merge_per_app[0].channel_merge_per_channel[1].channelMerge /SoftFIFO_chmergeReqQ.chmergeReqQ/buffer_reg" of size (depth=8 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\channel_merge_per_app[0].channel_merge_per_channel[2].channelMerge /SoftFIFO_chmergeReqQ.chmergeReqQ/buffer_reg" of size (depth=8 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\channel_merge_per_app[0].channel_merge_per_channel[3].channelMerge /SoftFIFO_chmergeReqQ.chmergeReqQ/buffer_reg" of size (depth=8 x width=652) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/SoftFIFO_respmergeOutQueue.respmergeOutQueue /buffer_reg" of size (depth=8 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/SoftFIFO_memtagQ.memtagQ /buffer_reg" of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/buffer_queues[0].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/buffer_queues[1].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/buffer_queues[2].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[0].respMerge/buffer_queues[3].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/SoftFIFO_respmergeOutQueue.respmergeOutQueue /buffer_reg" of size (depth=8 x width=583) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/SoftFIFO_memtagQ.memtagQ /buffer_reg" of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/buffer_queues[0].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/buffer_queues[1].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/buffer_queues[2].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "i_0/amorphosmem_inst/\per_app_respmerge[0].per_port_respmerge[1].respMerge/buffer_queues[3].SoftFIFO_respmergeChannelQueue.respmergeChannelQueue /buffer_reg" of size (depth=8 x width=587) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/sr_no_tree.amorphos_softreg_inst/softreg_resp_queues[0].SoftFIFOs.softRegRespQ/buffer_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/normal_axil2sr.axil2sr_inst/rd_respQ/Hull_SoftFIFO.softfifo_inst/buffer_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/normal_axil2sr.axil2sr_inst/wr_addrQ/Hull_SoftFIFO.softfifo_inst/buffer_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/normal_axil2sr.axil2sr_inst/read_req_FIFOs[0].read_reqQ/Hull_SoftFIFO.softfifo_inst/buffer_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/normal_axil2sr.axil2sr_inst/input_write_FIFOs[0].wr_dataQ/Hull_SoftFIFO.softfifo_inst/buffer_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/normal_axil2sr.axil2sr_inst/input_write_FIFOs[1].wr_dataQ/Hull_SoftFIFO.softfifo_inst/buffer_reg" of size (depth=4 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_aos/gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC2/\in_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC1/\in_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/DDR_STAT_INC_SYNC0/\in_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /\SoftFIFOs.chanArbReqQ/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[0].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[1].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[2].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/amorphosmem_inst/\arbiter_per_channel[3].channelArbiter /\SoftFIFOs.memReadRespQ/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mi_4/\__out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pli_5/\data_out_reg_reg[59] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:06:44 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 238941 ; free virtual = 261047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|cl_aos      | sr_no_tree.amorphos_softreg_inst/softreg_resp_queues[0].SoftFIFOs.softRegRespQ/buffer_reg        | Implied   | 16 x 65              | RAM32M16 x 5   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/rd_respQ/Hull_SoftFIFO.softfifo_inst/buffer_reg                      | Implied   | 4 x 64               | RAM32M16 x 5   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/wr_addrQ/Hull_SoftFIFO.softfifo_inst/buffer_reg                      | Implied   | 4 x 32               | RAM32M16 x 3   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/read_req_FIFOs[0].read_reqQ/Hull_SoftFIFO.softfifo_inst/buffer_reg   | Implied   | 4 x 32               | RAM32M16 x 3   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/input_write_FIFOs[0].wr_dataQ/Hull_SoftFIFO.softfifo_inst/buffer_reg | Implied   | 4 x 32               | RAM32M16 x 3   | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |M0__GB0            |           1|     25510|
|2     |M0__GB1            |           1|     14022|
|3     |M0__GB2            |           1|      8724|
|4     |program_logic__GC0 |           1|        82|
|5     |cl_aos__GC0        |           1|       663|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:07:08 . Memory (MB): peak = 3204.051 ; gain = 762.863 ; free physical = 238849 ; free virtual = 260990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:56 ; elapsed = 00:10:56 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238528 ; free virtual = 260685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|cl_aos      | sr_no_tree.amorphos_softreg_inst/softreg_resp_queues[0].SoftFIFOs.softRegRespQ/buffer_reg        | Implied   | 16 x 65              | RAM32M16 x 5   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/rd_respQ/Hull_SoftFIFO.softfifo_inst/buffer_reg                      | Implied   | 4 x 64               | RAM32M16 x 5   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/wr_addrQ/Hull_SoftFIFO.softfifo_inst/buffer_reg                      | Implied   | 4 x 32               | RAM32M16 x 3   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/read_req_FIFOs[0].read_reqQ/Hull_SoftFIFO.softfifo_inst/buffer_reg   | Implied   | 4 x 32               | RAM32M16 x 3   | 
|cl_aos      | normal_axil2sr.axil2sr_inst/input_write_FIFOs[0].wr_dataQ/Hull_SoftFIFO.softfifo_inst/buffer_reg | Implied   | 4 x 32               | RAM32M16 x 3   | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |program_logic__GC0 |           1|        82|
|2     |cl_aos__GC0        |           1|       663|
|3     |cl_aos_GT0         |           1|     42051|
|4     |cl_aos_GT1         |           1|      6205|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:16 ; elapsed = 00:11:18 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238438 ; free virtual = 260583
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:20 ; elapsed = 00:11:21 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238418 ; free virtual = 260564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:20 ; elapsed = 00:11:22 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238417 ; free virtual = 260562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:23 ; elapsed = 00:11:25 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238395 ; free virtual = 260540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:23 ; elapsed = 00:11:25 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238394 ; free virtual = 260540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:24 ; elapsed = 00:11:26 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238385 ; free virtual = 260530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:24 ; elapsed = 00:11:26 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238385 ; free virtual = 260530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    30|
|2     |LUT1     |    19|
|3     |LUT2     |   279|
|4     |LUT3     |  5504|
|5     |LUT4     |  2323|
|6     |LUT5     |  1375|
|7     |LUT6     |  3788|
|8     |MUXF7    |   843|
|9     |MUXF8    |   269|
|10    |RAM32M16 |    17|
|11    |FDRE     | 13903|
|12    |FDSE     |     2|
|13    |IBUFDS   |     3|
|14    |IOBUFDS  |    54|
|15    |IOBUFE3  |   216|
|16    |OBUF     |    84|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-------------------------+------+
|      |Instance                                            |Module                   |Cells |
+------+----------------------------------------------------+-------------------------+------+
|1     |top                                                 |                         | 28709|
|2     |  SH_DDR                                            |sh_ddr                   |   357|
|3     |  \multi_inst[0].cascade.cascade_wrapper_inst       |CascadeWrapper           | 27943|
|4     |    pl                                              |program_logic            | 27943|
|5     |      m                                             |M0                       | 27862|
|6     |  \normal_axil2sr.axil2sr_inst                      |AXIL2SR                  |   370|
|7     |    \input_write_FIFOs[0].wr_dataQ                  |HullFIFO                 |    54|
|8     |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO_7               |    54|
|9     |    \input_write_FIFOs[1].wr_dataQ                  |HullFIFO_0               |    50|
|10    |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO_6               |    50|
|11    |    rd_respQ                                        |HullFIFO__parameterized0 |    71|
|12    |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO__parameterized0 |    71|
|13    |    \read_req_FIFOs[0].read_reqQ                    |HullFIFO_1               |    77|
|14    |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO_5               |    77|
|15    |    \read_req_FIFOs[1].read_reqQ                    |HullFIFO_2               |    10|
|16    |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO_4               |    10|
|17    |    wr_addrQ                                        |HullFIFO_3               |    25|
|18    |      \Hull_SoftFIFO.softfifo_inst                  |SoftFIFO                 |    25|
|19    |  \sr_no_tree.amorphos_softreg_inst                 |AmorphOSSoftReg          |    39|
|20    |    \softreg_resp_queues[0].SoftFIFOs.softRegRespQ  |SoftFIFO__parameterized1 |    39|
+------+----------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:11:26 . Memory (MB): peak = 4195.066 ; gain = 1753.879 ; free physical = 238385 ; free virtual = 260530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4942 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:43 ; elapsed = 00:09:38 . Memory (MB): peak = 4195.066 ; gain = 1493.391 ; free physical = 238412 ; free virtual = 260557
Synthesis Optimization Complete : Time (s): cpu = 00:07:25 ; elapsed = 00:11:27 . Memory (MB): peak = 4195.070 ; gain = 1753.879 ; free physical = 238425 ; free virtual = 260570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cl_aos' is not ideal for floorplanning, since the cellview 'M0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 4291.113 ; gain = 64.031 ; free physical = 237898 ; free virtual = 260043
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_synth_user.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_clock_converter_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: ddr4_core
Generating merged BMM file for the design top 'cl_aos'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_bf3f
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_bf3f
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237856 ; free virtual = 260002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
313 Infos, 17 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:35 ; elapsed = 00:13:15 . Memory (MB): peak = 4515.219 ; gain = 2755.680 ; free physical = 237979 ; free virtual = 260124
AWS FPGA: (04:33:31) writing post synth checkpoint.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237979 ; free virtual = 260124
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237692 ; free virtual = 259841
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237517 ; free virtual = 259667
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237517 ; free virtual = 259667
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 237512 ; free virtual = 259665
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/last_synth.dcp' has been generated.
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#       #puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Updating design with Vivado suggestions";
#       #report_qor_suggestions -quiet
#       #set_property -quiet ENABLED 1 [get_qor_suggestions]
#       #report_qor_assessment
#    }
#    
#    # Reuse last build
#    if { [file exists $CL_DIR/build/checkpoints/last_routed.dcp] } {
#        puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Reading in last checkpoint for incremental compilation";
#        config_implementation -quiet {incr.enable_rqs_with_incremental 1}
#        read_checkpoint -incremental $CL_DIR/build/checkpoints/last_routed.dcp
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#       #puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Updating design with Vivado suggestions";
#       #report_qor_suggestions -quiet
#       #set_property -quiet ENABLED 1 [get_qor_suggestions]
#       #report_qor_assessment
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#       #puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Updating design with Vivado suggestions";
#       #report_qor_suggestions -quiet
#       #set_property -quiet ENABLED 1 [get_qor_suggestions]
#       #report_qor_assessment
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#       #puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Updating design with Vivado suggestions";
#       #report_qor_suggestions -quiet
#       #set_property ENABLED 1 [get_qor_suggestions]
#       #report_qor_assessment
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive.
#    if {$route_phys_opt && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#       #puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Updating design with Vivado suggestions";
#       #report_qor_suggestions -quiet
#       #set_property -quiet ENABLED 1 [get_qor_suggestions]
#       #report_qor_assessment
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
#    report_utilization -file $CL_DIR/build/reports/${timestamp}.SH_CL_all_utilization_aos.rpt -hierarchical -hierarchical_depth 5 -verbose
#    report_qor_suggestions -quiet -of [get_qor_suggestions] -file $CL_DIR/build/reports/${timestamp}.SH_CL_qor_suggestions.rpt
#    #write_qor_suggestions -quiet -all -force $CL_DIR/build/checkpoints/last_suggestions.rqs
#    if { [file exists $CL_DIR/build/checkpoints/last_routed.dcp] } {
#        report_incremental_reuse -file $CL_DIR/build/reports/${timestamp}.SH_CL_incremental_reuse.rpt
#    }
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
#    file copy -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp $CL_DIR/build/checkpoints/last_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (04:34:13) - Combining Shell and CL design checkpoints

AWS FPGA: (04:34:13) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
INFO: [Netlist 29-17] Analyzing 8541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM2_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM1_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM3_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth/cl_aos_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth/cl_aos_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
resize_pblock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4515.219 ; gain = 0.000 ; free physical = 235093 ; free virtual = 257217
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 5212.527 ; gain = 697.309 ; free physical = 234808 ; free virtual = 256933
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth/cl_aos.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.CL.post_synth/cl_aos.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 5788.816 ; gain = 0.000 ; free physical = 233576 ; free virtual = 256310
Restored from archive | CPU: 28.620000 secs | Memory: 352.520897 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 5788.816 ; gain = 0.000 ; free physical = 233575 ; free virtual = 256309
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 5788.816 ; gain = 0.000 ; free physical = 233389 ; free virtual = 256138
Restored from archive | CPU: 0.190000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 5788.816 ; gain = 0.000 ; free physical = 233389 ; free virtual = 256139
Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_pnr_user.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/f1/9924/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1.op2552052/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5788.816 ; gain = 0.000 ; free physical = 234002 ; free virtual = 256771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2044 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 291 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1063 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 61 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:08:07 ; elapsed = 00:07:32 . Memory (MB): peak = 5844.844 ; gain = 1329.625 ; free physical = 233983 ; free virtual = 256264

AWS FPGA: (04:41:45) - PLATFORM.IMPL==2
AWS FPGA: (04:41:45) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (04:41:45) - Writing post-link_design checkpoint 20_08_12-041947.post_link.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5844.844 ; gain = 0.000 ; free physical = 233915 ; free virtual = 256197
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 5852.832 ; gain = 7.988 ; free physical = 233468 ; free virtual = 256348
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:47 ; elapsed = 00:01:54 . Memory (MB): peak = 5852.836 ; gain = 7.992 ; free physical = 233689 ; free virtual = 256124

AWS FPGA: (04:43:38) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Wed Aug 12 04:43:38 2020]
	COMMAND: opt_design -directive ExploreWithRemap
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5884.848 ; gain = 32.012 ; free physical = 233779 ; free virtual = 256214

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 200 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2be254e17

Time (s): cpu = 00:02:22 ; elapsed = 00:01:20 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233777 ; free virtual = 256211
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 12669 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2047f6709

Time (s): cpu = 00:02:37 ; elapsed = 00:01:35 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233962 ; free virtual = 256396
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2902 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 2047f6709

Time (s): cpu = 00:02:56 ; elapsed = 00:01:54 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233955 ; free virtual = 256389
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 2047f6709

Time (s): cpu = 00:03:10 ; elapsed = 00:02:08 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233964 ; free virtual = 256399
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 27eeb1156

Time (s): cpu = 00:03:46 ; elapsed = 00:02:44 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233408 ; free virtual = 255842
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1533538 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 27eeb1156

Time (s): cpu = 00:04:03 ; elapsed = 00:03:00 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 233686 ; free virtual = 256121
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2902 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 27eeb1156

Time (s): cpu = 00:04:39 ; elapsed = 00:03:37 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 232843 ; free virtual = 255361
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1533538 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Remap
Phase 8 Remap | Checksum: 24cda8ec7

Time (s): cpu = 00:05:21 ; elapsed = 00:04:21 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 232526 ; free virtual = 255099
INFO: [Opt 31-389] Phase Remap created 3023 cells and removed 3939 cells
INFO: [Opt 31-1021] In phase Remap, 90624 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 26639b605

Time (s): cpu = 00:05:38 ; elapsed = 00:04:37 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 231982 ; free virtual = 254558
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3054 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                          12669  |
|  Constant propagation         |               0  |               0  |                                           2902  |
|  BUFG optimization            |               0  |               0  |                                             36  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                        1533538  |
|  Constant propagation         |               0  |               0  |                                           2902  |
|  Sweep                        |               0  |               0  |                                        1533538  |
|  Remap                        |            3023  |            3939  |                                          90624  |
|  Post Processing Netlist      |               0  |               0  |                                           3054  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6094.723 ; gain = 0.000 ; free physical = 231982 ; free virtual = 254558
Ending Logic Optimization Task | Checksum: 197b7c807

Time (s): cpu = 00:05:51 ; elapsed = 00:04:50 . Memory (MB): peak = 6094.723 ; gain = 209.875 ; free physical = 231361 ; free virtual = 254360

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 197b7c807

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6094.723 ; gain = 0.000 ; free physical = 231216 ; free virtual = 254454

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6094.723 ; gain = 0.000 ; free physical = 231216 ; free virtual = 254454
Ending Netlist Obfuscation Task | Checksum: 197b7c807

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6094.723 ; gain = 0.000 ; free physical = 231237 ; free virtual = 254487
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:42 ; elapsed = 00:05:38 . Memory (MB): peak = 6094.723 ; gain = 241.887 ; free physical = 231245 ; free virtual = 254496
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:06:36 ; elapsed = 00:01:59 . Memory (MB): peak = 7246.344 ; gain = 1151.621 ; free physical = 230639 ; free virtual = 253382
	Completed: opt_design (WNS=0.018)
	################################
	Running post-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/centos/src/project_data/f1/9924
WARNING: [Vivado 12-1421] No ChipScope debug cores matched ''.
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
	Writing opt_design checkpoint: /home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_opt_design.dcp [Wed Aug 12 04:51:16 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7247.895 ; gain = 1.551 ; free physical = 230794 ; free virtual = 253537
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 7783.555 ; gain = 396.582 ; free physical = 230037 ; free virtual = 253430
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:44 ; elapsed = 00:01:53 . Memory (MB): peak = 7783.559 ; gain = 537.215 ; free physical = 231045 ; free virtual = 253958
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	opt_design start time: [Wed Aug 12 04:53:15 2020]
	COMMAND: opt_design -merge_equivalent_drivers -sweep
Command: opt_design -merge_equivalent_drivers -sweep
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 7815.570 ; gain = 32.012 ; free physical = 230741 ; free virtual = 253654

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Sweep
Phase 1 Sweep | Checksum: 197b7c807

Time (s): cpu = 00:02:21 ; elapsed = 00:01:30 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230613 ; free virtual = 253529
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1535983 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Merging equivalent drivers
Phase 2 Merging equivalent drivers | Checksum: 1e28ce4ae

Time (s): cpu = 00:02:42 ; elapsed = 00:01:52 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230055 ; free virtual = 253617
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 5032 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Post Processing Netlist
Phase 3 Post Processing Netlist | Checksum: 1e28ce4ae

Time (s): cpu = 00:02:56 ; elapsed = 00:02:06 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230131 ; free virtual = 253710
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 5499 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               0  |               0  |                                        1535983  |
|  Merging equivalent drivers  |               0  |             115  |                                           5032  |
|  Post Processing Netlist     |               0  |               0  |                                           5499  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14bd22aff

Time (s): cpu = 00:03:07 ; elapsed = 00:02:17 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230152 ; free virtual = 253749

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230146 ; free virtual = 253746
Ending Netlist Obfuscation Task | Checksum: 14bd22aff

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230263 ; free virtual = 253868
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:46 ; elapsed = 00:02:53 . Memory (MB): peak = 7815.570 ; gain = 32.012 ; free physical = 230264 ; free virtual = 253869
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:06:26 ; elapsed = 00:01:36 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 228936 ; free virtual = 251854
	Completed: opt_design (WNS=0.018)
	################################
	Writing opt_design checkpoint: /home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_opt_design.dcp [Wed Aug 12 04:57:43 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 228835 ; free virtual = 251755
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 229489 ; free virtual = 253064
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:44 ; elapsed = 00:01:53 . Memory (MB): peak = 7815.570 ; gain = 0.000 ; free physical = 230365 ; free virtual = 253289
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.

AWS FPGA: (04:59:42) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Wed Aug 12 04:59:42 2020]
	COMMAND: place_design  -fanout_opt -directive Explore
WARNING: [Common 17-576] 'fanout_opt' is deprecated. The '-fanout_opt' option is no longer required because Fanout Optimization is enabled by default. Please use -no_fanout_opt to disable Fanout Optimization.
Command: place_design -fanout_opt -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8571.535 ; gain = 0.000 ; free physical = 228872 ; free virtual = 251807
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eacedb59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8571.535 ; gain = 0.000 ; free physical = 228776 ; free virtual = 251710
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8571.535 ; gain = 0.000 ; free physical = 230128 ; free virtual = 253063

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13a933003

Time (s): cpu = 00:05:06 ; elapsed = 00:03:36 . Memory (MB): peak = 8970.547 ; gain = 399.012 ; free physical = 228538 ; free virtual = 251472

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c6b96ae

Time (s): cpu = 00:10:58 ; elapsed = 00:05:47 . Memory (MB): peak = 9266.562 ; gain = 695.027 ; free physical = 227764 ; free virtual = 250699

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c6b96ae

Time (s): cpu = 00:11:04 ; elapsed = 00:05:53 . Memory (MB): peak = 9266.562 ; gain = 695.027 ; free physical = 227766 ; free virtual = 250701
Phase 1 Placer Initialization | Checksum: 17c6b96ae

Time (s): cpu = 00:11:14 ; elapsed = 00:06:04 . Memory (MB): peak = 9266.562 ; gain = 695.027 ; free physical = 227744 ; free virtual = 250679

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1441a5039

Time (s): cpu = 00:32:22 ; elapsed = 00:23:32 . Memory (MB): peak = 9437.215 ; gain = 865.680 ; free physical = 226706 ; free virtual = 249641

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1484 to 274 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__var_reg[202][3]_rep__3_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__var_reg[202][2]_rep__3_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__var_reg[202][4]_rep__0_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l39_next[65][21]_i_14_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l54_next[24]_i_15_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l39_next[65][21]_i_15_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l54_next[24]_i_16_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l39_next[55][31]_i_3_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l39_next[55][31]_i_2_n_0. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 9 nets. Created 85 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 85 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.40 . Memory (MB): peak = 9527.766 ; gain = 0.000 ; free physical = 227229 ; free virtual = 250196
INFO: [Physopt 32-46] Identified 31 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[10]. Replicated 1 times.
INFO: [Physopt 32-571] Net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[13] was not replicated.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[29]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l64_next[18][7]_i_52_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l13[3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 27 nets. Created 28 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 9527.766 ; gain = 0.000 ; free physical = 227227 ; free virtual = 250194
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9527.766 ; gain = 0.000 ; free physical = 227261 ; free virtual = 250228

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Fanout                        |           85  |              0  |                     9  |           0  |           1  |  00:00:21  |
|  Critical Cell                 |           28  |              0  |                    27  |           0  |           1  |  00:00:10  |
|  DSP Register                  |            0  |              0  |                     0  |           3  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |         177  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          113  |              0  |                    36  |         180  |           7  |  00:00:35  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 247ec0e45

Time (s): cpu = 00:51:06 ; elapsed = 00:32:08 . Memory (MB): peak = 9527.766 ; gain = 956.230 ; free physical = 226957 ; free virtual = 249925
Phase 2.2 Global Placement Core | Checksum: 25b8c2126

Time (s): cpu = 00:51:51 ; elapsed = 00:32:26 . Memory (MB): peak = 9543.777 ; gain = 972.242 ; free physical = 226679 ; free virtual = 249647
Phase 2 Global Placement | Checksum: 25b8c2126

Time (s): cpu = 00:51:54 ; elapsed = 00:32:29 . Memory (MB): peak = 9543.777 ; gain = 972.242 ; free physical = 226946 ; free virtual = 249914

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25cf405a3

Time (s): cpu = 00:52:14 ; elapsed = 00:32:36 . Memory (MB): peak = 9607.805 ; gain = 1036.270 ; free physical = 226599 ; free virtual = 249567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12b71eac7

Time (s): cpu = 00:53:15 ; elapsed = 00:32:53 . Memory (MB): peak = 10108.125 ; gain = 1536.590 ; free physical = 225959 ; free virtual = 248926

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cbaf2c4d

Time (s): cpu = 00:53:45 ; elapsed = 00:32:58 . Memory (MB): peak = 10132.137 ; gain = 1560.602 ; free physical = 225942 ; free virtual = 248910

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1df5a2a15

Time (s): cpu = 00:54:28 ; elapsed = 00:33:08 . Memory (MB): peak = 10138.395 ; gain = 1566.859 ; free physical = 225880 ; free virtual = 248848

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f4d688cd

Time (s): cpu = 00:58:19 ; elapsed = 00:33:57 . Memory (MB): peak = 10189.406 ; gain = 1617.871 ; free physical = 225889 ; free virtual = 248857

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1ad76a1b4

Time (s): cpu = 00:58:52 ; elapsed = 00:34:10 . Memory (MB): peak = 10226.867 ; gain = 1655.332 ; free physical = 225747 ; free virtual = 248715

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 17076340b

Time (s): cpu = 00:59:07 ; elapsed = 00:34:15 . Memory (MB): peak = 10234.871 ; gain = 1663.336 ; free physical = 225732 ; free virtual = 248700

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 15786bae7

Time (s): cpu = 01:00:12 ; elapsed = 00:34:42 . Memory (MB): peak = 10352.340 ; gain = 1780.805 ; free physical = 225646 ; free virtual = 248614

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1c59c332b

Time (s): cpu = 01:00:37 ; elapsed = 00:34:55 . Memory (MB): peak = 10352.340 ; gain = 1780.805 ; free physical = 226399 ; free virtual = 249367

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 1dbbe7755

Time (s): cpu = 01:00:45 ; elapsed = 00:35:00 . Memory (MB): peak = 10352.340 ; gain = 1780.805 ; free physical = 226577 ; free virtual = 249545

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 1760ecb3f

Time (s): cpu = 01:00:55 ; elapsed = 00:35:06 . Memory (MB): peak = 10352.340 ; gain = 1780.805 ; free physical = 226595 ; free virtual = 249563

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1760ecb3f

Time (s): cpu = 01:01:04 ; elapsed = 00:35:15 . Memory (MB): peak = 10352.340 ; gain = 1780.805 ; free physical = 226587 ; free virtual = 249555

Phase 3.13 Fast Optimization
Phase 3.13 Fast Optimization | Checksum: 1e5d020c6

Time (s): cpu = 01:03:34 ; elapsed = 00:36:03 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226644 ; free virtual = 249612
Phase 3 Detail Placement | Checksum: 1e5d020c6

Time (s): cpu = 01:03:36 ; elapsed = 00:36:06 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226647 ; free virtual = 249615

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 120eabad4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 120eabad4

Time (s): cpu = 01:10:49 ; elapsed = 00:38:24 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226570 ; free virtual = 249538

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 120eabad4

Time (s): cpu = 01:10:52 ; elapsed = 00:38:27 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226570 ; free virtual = 249538
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1fb3a2cd9

Time (s): cpu = 01:11:12 ; elapsed = 00:38:46 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226592 ; free virtual = 249560
Phase 4.1.1 Post Placement Optimization | Checksum: 1fb3a2cd9

Time (s): cpu = 01:11:14 ; elapsed = 00:38:48 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226593 ; free virtual = 249561
Phase 4.1 Post Commit Optimization | Checksum: 1fb3a2cd9

Time (s): cpu = 01:11:17 ; elapsed = 00:38:51 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226593 ; free virtual = 249561
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb3a2cd9

Time (s): cpu = 01:11:30 ; elapsed = 00:38:57 . Memory (MB): peak = 10357.281 ; gain = 1785.746 ; free physical = 226648 ; free virtual = 249616
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10397.301 ; gain = 0.000 ; free physical = 227192 ; free virtual = 250192

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 28f6d1fb9

Time (s): cpu = 01:13:37 ; elapsed = 00:40:55 . Memory (MB): peak = 10397.301 ; gain = 1825.766 ; free physical = 227306 ; free virtual = 250306

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10397.301 ; gain = 0.000 ; free physical = 227306 ; free virtual = 250306
Phase 4.4 Final Placement Cleanup | Checksum: 218c0151d

Time (s): cpu = 01:13:47 ; elapsed = 00:41:05 . Memory (MB): peak = 10397.301 ; gain = 1825.766 ; free physical = 227308 ; free virtual = 250308
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 218c0151d

Time (s): cpu = 01:13:57 ; elapsed = 00:41:15 . Memory (MB): peak = 10397.301 ; gain = 1825.766 ; free physical = 227308 ; free virtual = 250308
Ending Placer Task | Checksum: 11d9d9de5

Time (s): cpu = 01:13:58 ; elapsed = 00:41:16 . Memory (MB): peak = 10397.301 ; gain = 1825.766 ; free physical = 227441 ; free virtual = 250441
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:16:22 ; elapsed = 00:42:45 . Memory (MB): peak = 10397.301 ; gain = 2581.730 ; free physical = 228222 ; free virtual = 251222
get_timing_paths: Time (s): cpu = 00:04:54 ; elapsed = 00:00:53 . Memory (MB): peak = 10397.301 ; gain = 0.000 ; free physical = 227836 ; free virtual = 250836
	Completed: place_design (WNS=0.018)
	################################

AWS FPGA: (05:43:20) - Running post-place optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	phys_opt_design start time: [Wed Aug 12 05:43:20 2020]
	COMMAND: phys_opt_design -directive AggressiveExplore
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10397.301 ; gain = 0.000 ; free physical = 227804 ; free virtual = 250804

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 140e83d62

Time (s): cpu = 00:08:25 ; elapsed = 00:07:32 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227765 ; free virtual = 250797
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Phase 2 Slr Crossing Optimization
INFO: [Physopt 32-913] Selecting 29 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Slr Crossing Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 4 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 4 Placement Based Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 5 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 5 MultiInst Placement Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 9 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 9 Placement Based Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 10 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 10 MultiInst Placement Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:57 ; elapsed = 00:07:47 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250720

Phase 13 Slr Crossing Optimization
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Slr Crossing Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227684 ; free virtual = 250716

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 15 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 15 Placement Based Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 16 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 16 MultiInst Placement Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:49 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 140e83d62

Time (s): cpu = 00:08:59 ; elapsed = 00:07:50 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227687 ; free virtual = 250719

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 796 to 188 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rmw_rd_done_dly' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 688 to 87 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns_cpy__1' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 783 to 112 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 769 to 98 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 769 to 98 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr0_ns' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 769 to 98 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 769 to 98 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 769 to 98 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 620 to 51 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 609 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 684 to 55 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 673 to 44 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/MSTR_AXI_CHK/ARID_FIFO/s_axi_araccept_prev0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 264 to 190 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/ARID_FIFO/s_axi_araccept_prev0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 260 to 186 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/MSTR_AXI_CHK_PCIS/AWID_FIFO/p_642_in' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 317 to 243 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 620 to 51 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 609 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 684 to 55 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 673 to 44 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 792 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 786 to 52 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 786 to 52 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 786 to 52 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RC_IN_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 786 to 52 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 760 to 56 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 754 to 50 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 754 to 50 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 754 to 50 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/RQR_AXISTR_CHK/RQ_OUT_FIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 754 to 50 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 620 to 51 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 609 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 684 to 55 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 673 to 44 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/SH/XDMA_PCIS_AXI_REG_SLC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/src_gray_ff_reg[3][3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 674 to 45 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/masrdready' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 337 to 49 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/axi4mm_axi_mm_mastertop_inst/wmreqset' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 250 to 38 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/WrPtr[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 595 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/WrPtr[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 594 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/WrPtr[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 593 to 39 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufWrPtr_ff[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 611 to 42 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufWrPtr_ff[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 610 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufWrPtr_ff[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 609 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.aximm.dma_aximm/rdDataBuf_ff_reg_0_7_216_221_i_1_n_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 608 to 39 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 288 to 244 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 288 to 244 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 287 to 243 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 287 to 243 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 284 to 240 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 284 to 240 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 284 to 240 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 284 to 240 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/p_4_in' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 787 to 53 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 787 to 53 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 786 to 52 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/WrPtr[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 595 to 41 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/WrPtr[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 594 to 40 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/WrPtr[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 593 to 39 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 747 to 193 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/req_active_ptr[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 290 to 246 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/req_active_ptr[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 291 to 247 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/req_active_ptr[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 237 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/req_active_ptr[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 265 to 221 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/SH/dma_inst/inst/dma_top/req_active_ptr[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 273 to 229 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l64_next[18][2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net WRAPPER_INST/CL/multi_inst[0].cascade.cascade_wrapper_inst/pl/m/__l64_next[18][3]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10501.293 ; gain = 0.000 ; free physical = 227696 ; free virtual = 250729
Phase 28 Very High Fanout Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:23 ; elapsed = 00:08:00 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227696 ; free virtual = 250729

Phase 29 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 29 Placement Based Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:23 ; elapsed = 00:08:00 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227696 ; free virtual = 250729

Phase 30 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 30 MultiInst Placement Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:23 ; elapsed = 00:08:00 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227696 ; free virtual = 250729

Phase 31 Slr Crossing Optimization
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 31 Slr Crossing Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:26 ; elapsed = 00:08:03 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227683 ; free virtual = 250715

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:40 ; elapsed = 00:08:04 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227682 ; free virtual = 250715

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 140e83d62

Time (s): cpu = 00:09:40 ; elapsed = 00:08:05 . Memory (MB): peak = 10501.293 ; gain = 103.992 ; free physical = 227682 ; free virtual = 250715
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10501.293 ; gain = 0.000 ; free physical = 227737 ; free virtual = 250769
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10525.301 ; gain = 0.000 ; free physical = 227757 ; free virtual = 250790
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.018 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:07  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:11  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                 |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           6  |  00:00:20  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10525.301 ; gain = 0.000 ; free physical = 227787 ; free virtual = 250820
Ending Physical Synthesis Task | Checksum: 140e83d62

Time (s): cpu = 00:09:48 ; elapsed = 00:08:11 . Memory (MB): peak = 10525.301 ; gain = 128.000 ; free physical = 227793 ; free virtual = 250825
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:11:08 ; elapsed = 00:08:51 . Memory (MB): peak = 10525.301 ; gain = 128.000 ; free physical = 228102 ; free virtual = 251135
get_timing_paths: Time (s): cpu = 00:01:11 ; elapsed = 00:00:12 . Memory (MB): peak = 10525.301 ; gain = 0.000 ; free physical = 227997 ; free virtual = 251029
	Completed: phys_opt_design (WNS=0.018)
	################################

AWS FPGA: (05:52:22) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Wed Aug 12 05:52:22 2020]
	COMMAND: route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a810c8d ConstDB: 0 ShapeSum: 133512c5 RouteDB: 9432f2e0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18fbc13a1

Time (s): cpu = 00:08:07 ; elapsed = 00:03:35 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227333 ; free virtual = 250366
Post Restoration Checksum: NetGraph: 7a9d079b NumContArr: 367420dd Constraints: 6698ad79 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 117a9d5f1

Time (s): cpu = 00:08:39 ; elapsed = 00:04:07 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226996 ; free virtual = 250029

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 117a9d5f1

Time (s): cpu = 00:08:45 ; elapsed = 00:04:13 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226992 ; free virtual = 250025

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1929fc82c

Time (s): cpu = 00:09:05 ; elapsed = 00:04:34 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226952 ; free virtual = 249985

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21350c371

Time (s): cpu = 00:12:31 ; elapsed = 00:05:36 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226560 ; free virtual = 249593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-1.320 | THS=-88.446|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1df1c79b4

Time (s): cpu = 00:18:56 ; elapsed = 00:07:17 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226584 ; free virtual = 249617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d1ef9d0d

Time (s): cpu = 00:19:04 ; elapsed = 00:07:24 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226673 ; free virtual = 249706
Phase 2 Router Initialization | Checksum: 196402fb7

Time (s): cpu = 00:19:10 ; elapsed = 00:07:30 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226669 ; free virtual = 249702

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24903
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17985
  Number of Partially Routed Nets     = 6918
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ceb7d98e

Time (s): cpu = 00:20:31 ; elapsed = 00:08:18 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226518 ; free virtual = 249551

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5421
 Number of Nodes with overlaps = 703
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.026 | THS=-0.136 |

Phase 4.1 Global Iteration 0 | Checksum: 2db86af8f

Time (s): cpu = 00:28:02 ; elapsed = 00:12:47 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227527 ; free virtual = 250560

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a0457779

Time (s): cpu = 00:29:45 ; elapsed = 00:13:37 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227537 ; free virtual = 250571

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 304040f68

Time (s): cpu = 00:30:56 ; elapsed = 00:14:34 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227391 ; free virtual = 250425
Phase 4 Rip-up And Reroute | Checksum: 304040f68

Time (s): cpu = 00:31:01 ; elapsed = 00:14:40 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227369 ; free virtual = 250402

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b9f3f6ea

Time (s): cpu = 00:33:49 ; elapsed = 00:15:31 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227434 ; free virtual = 250470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 243d42d39

Time (s): cpu = 00:33:56 ; elapsed = 00:15:38 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227407 ; free virtual = 250516

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 243d42d39

Time (s): cpu = 00:34:01 ; elapsed = 00:15:43 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227116 ; free virtual = 250340
Phase 5 Delay and Skew Optimization | Checksum: 243d42d39

Time (s): cpu = 00:34:07 ; elapsed = 00:15:48 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227054 ; free virtual = 250418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27385b765

Time (s): cpu = 00:36:21 ; elapsed = 00:16:31 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226714 ; free virtual = 250473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 301d21a19

Time (s): cpu = 00:36:47 ; elapsed = 00:16:55 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226768 ; free virtual = 250537
Phase 6 Post Hold Fix | Checksum: 301d21a19

Time (s): cpu = 00:36:52 ; elapsed = 00:17:01 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226769 ; free virtual = 250538

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.594384 %
  Global Horizontal Routing Utilization  = 0.67132 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 31523401c

Time (s): cpu = 00:37:04 ; elapsed = 00:17:09 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226707 ; free virtual = 250530

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 31523401c

Time (s): cpu = 00:37:10 ; elapsed = 00:17:15 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226610 ; free virtual = 250525

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 31523401c

Time (s): cpu = 00:38:07 ; elapsed = 00:18:12 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227345 ; free virtual = 250552

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 31523401c

Time (s): cpu = 00:38:14 ; elapsed = 00:18:19 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227247 ; free virtual = 250454

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 2d5015042

Time (s): cpu = 00:44:30 ; elapsed = 00:19:40 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227081 ; free virtual = 250291
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:48:32 ; elapsed = 00:22:42 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227181 ; free virtual = 251462

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
255 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:51:03 ; elapsed = 00:24:30 . Memory (MB): peak = 10533.312 ; gain = 8.012 ; free physical = 227181 ; free virtual = 251462
	Completed: route_design (WNS=0.018)
	################################
	Writing route_design checkpoint: /home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_route_design.dcp [Wed Aug 12 06:16:56 2020]

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 227179 ; free virtual = 251464
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 226320 ; free virtual = 251393
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:54 ; elapsed = 00:01:58 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233805 ; free virtual = 257893
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
	Generating report files
report_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233804 ; free virtual = 257893
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233802 ; free virtual = 257891
	Generating route_status report
report_timing_summary: Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233704 ; free virtual = 257794
report_utilization: Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233700 ; free virtual = 257790
INFO: [Vivado_Tcl 4-1096] No suggestion objects found for the given query.
AWS FPGA: (06:21:01) - Writing final DCP to to_aws directory.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233700 ; free virtual = 257790
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 232849 ; free virtual = 257645
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/20_08_12-041947.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233488 ; free virtual = 257755
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233308 ; free virtual = 257751
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 232491 ; free virtual = 257641
INFO: [Common 17-1381] The checkpoint '/home/centos/src/project_data/f1/9924/build/checkpoints/to_aws/20_08_12-041947.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:53 ; elapsed = 00:01:58 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 233119 ; free virtual = 257739
close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 10533.312 ; gain = 0.000 ; free physical = 236308 ; free virtual = 260927
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (06:25:04) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2019.1

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (06:25:05) - Finished creating final tar file in to_aws directory.
# if {[string compare $notify_via_sns "1"] == 0} {
#   puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Calling notification script to send e-mail to $env(EMAIL)";
#   exec $env(AWS_FPGA_REPO_DIR)/shared/bin/scripts/notify_via_sns.py
# }
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (06:25:05) - Build complete.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 06:25:05 2020...
