{
  "module_name": "gchelper_thumb1.s",
  "hash_id": "fa9dc6a704062635c922eb24fbe5e7bcdb68d8a411d5827dace6c36d4c12197f",
  "original_prompt": "Ingested from sys_09_Anvil/source/shared/runtime/gchelper_thumb1.s",
  "human_readable_source": " \n\n    .syntax unified\n    .thumb\n\n    .section .text\n    .align 2\n\n    .global gc_helper_get_regs_and_sp\n    .type gc_helper_get_regs_and_sp, %function\n\n@ This function will compile on processors like Cortex M0 that don't support\n@ newer Thumb-2 instructions.\n\n@ uint gc_helper_get_regs_and_sp(r0=uint regs[10])\ngc_helper_get_regs_and_sp:\n    @ store registers into given array\n    str    r4, [r0, #0]\n    str    r5, [r0, #4]\n    str    r6, [r0, #8]\n    str    r7, [r0, #12]\n    mov    r1, r8\n    str    r1, [r0, #16]\n    mov    r1, r9\n    str    r1, [r0, #20]\n    mov    r1, r10\n    str    r1, [r0, #24]\n    mov    r1, r11\n    str    r1, [r0, #28]\n    mov    r1, r12\n    str    r1, [r0, #32]\n    mov    r1, r13\n    str    r1, [r0, #36]\n\n    @ return the sp\n    mov    r0, sp\n    bx     lr\n\n    .size gc_helper_get_regs_and_sp, .-gc_helper_get_regs_and_sp\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}