From b4d8d98130977078f7337a8947029e01709c5bd3 Mon Sep 17 00:00:00 2001
From: vudang <vu.dang.te@renasas.com>
Date: Thu, 27 Oct 2022 10:41:53 +0700
Subject: [PATCH 4/6] clk: renesas: r9a07g044: Set SCIF2, OSTM2, CRU, I2C0 as
 critical

Signed-off-by: vudang <vu.dang.te@renasas.com>
---
 drivers/clk/renesas/r9a07g044-cpg.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c
index 523ebc365bbe..a5c98c891f99 100644
--- a/drivers/clk/renesas/r9a07g044-cpg.c
+++ b/drivers/clk/renesas/r9a07g044-cpg.c
@@ -472,6 +472,13 @@ static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
 	MOD_CLK_BASE + R9A07G044_IA55_PCLK,
 	MOD_CLK_BASE + R9A07G044_IA55_CLK,
 	MOD_CLK_BASE + R9A07G044_DMAC_ACLK,
+        MOD_CLK_BASE + R9A07G044_SCIF2_CLK_PCK,
+        MOD_CLK_BASE + R9A07G044_OSTM2_PCLK,
+        MOD_CLK_BASE + R9A07G044_CRU_SYSCLK,
+        MOD_CLK_BASE + R9A07G044_CRU_VCLK,
+        MOD_CLK_BASE + R9A07G044_CRU_PCLK,
+        MOD_CLK_BASE + R9A07G044_CRU_ACLK,
+        MOD_CLK_BASE + R9A07G044_I2C0_PCLK,
 };
 
 const struct rzg2l_cpg_info r9a07g044_cpg_info = {
-- 
2.17.1

