============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     fumi
   Run Date =   Sat Mar 28 16:16:52 2020

   Run on =     FUMIMAKER6BEE
============================================================
RUN-1002 : start command "open_project LED1.al"
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file LED1.v
RUN-1002 : start command "elaborate -top LED1"
HDL-1007 : elaborate module LED1 in LED1.v(1)
HDL-1200 : Current top model is LED1
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constraint/io.adc"
RUN-1002 : start command "set_pin_assignment CLK_IN  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment RST_N  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment RGB_LED[0]  LOCATION = R3;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[1]  LOCATION = J14;  "
RUN-1002 : start command "set_pin_assignment RGB_LED[2]  LOCATION = P13;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "LED1"
SYN-1011 : Flatten model LED1
SYN-1014 : Optimize round 1
SYN-1032 : 106/0 useful/useless nets, 81/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 24 distributor mux.
SYN-1016 : Merged 69 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 57/51 useful/useless nets, 32/25 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 26 better
SYN-1014 : Optimize round 3
SYN-1032 : 57/0 useful/useless nets, 32/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LED1_rtl.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Gate Statistics
#Basic gates           28
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |LED1   |3      |25     |2      |
+-----------------------------------------+

RUN-1002 : start command "export_db LED1_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LED1_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 62/1 useful/useless nets, 38/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 95/0 useful/useless nets, 71/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 120/0 useful/useless nets, 96/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 11 (3.36), #lev = 3 (1.20)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 37 instances into 12 LUTs, name keeping = 25%.
SYN-1001 : Packing model "LED1" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 94/0 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 12 LUT to BLE ...
SYN-4008 : Packed 12 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 24 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (24 nodes)...
SYN-4004 : #1: Packed 8 SEQ (40 nodes)...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "LED1" (AL_USER_NORMAL) with 28/43 primitive instances ...
RUN-1002 : start command "report_area -file LED1_gate.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |LED1   |42    |26    |25    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model LED1
RUN-1002 : start command "export_db LED1_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "CLK_IN_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_IN_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 21 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model LED1.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 200, tnet num: 73, tinst num: 27, tnode num: 254, tedge num: 349.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 73 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 28 clock pins, and constraint 54 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.007131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 19845.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 15174.8, overlap = 0
PHY-3002 : Step(2): len = 12656.2, overlap = 0
PHY-3002 : Step(3): len = 10758.5, overlap = 0
PHY-3002 : Step(4): len = 8972.5, overlap = 0
PHY-3002 : Step(5): len = 8113.7, overlap = 0
PHY-3002 : Step(6): len = 7001.4, overlap = 0
PHY-3002 : Step(7): len = 6105.3, overlap = 0
PHY-3002 : Step(8): len = 5226.2, overlap = 0
PHY-3002 : Step(9): len = 4377.5, overlap = 0
PHY-3002 : Step(10): len = 3562.1, overlap = 0
PHY-3002 : Step(11): len = 2825.3, overlap = 0
PHY-3002 : Step(12): len = 2238.4, overlap = 0
PHY-3002 : Step(13): len = 1723.4, overlap = 0
PHY-3002 : Step(14): len = 1281.6, overlap = 0
PHY-3002 : Step(15): len = 1148, overlap = 0
PHY-3002 : Step(16): len = 1104.6, overlap = 0
PHY-3002 : Step(17): len = 1099, overlap = 0
PHY-3002 : Step(18): len = 1099, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(19): len = 1091.4, overlap = 0
PHY-3002 : Step(20): len = 1091.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(21): len = 1093, overlap = 1.5
PHY-3002 : Step(22): len = 1093, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033329s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (281.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.998714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 1991.7, overlap = 0.25
PHY-3002 : Step(24): len = 1617.8, overlap = 0.75
PHY-3002 : Step(25): len = 1353.2, overlap = 2.25
PHY-3002 : Step(26): len = 1262.3, overlap = 2.25
PHY-3002 : Step(27): len = 1196.9, overlap = 2.25
PHY-3002 : Step(28): len = 1162.9, overlap = 2.25
PHY-3002 : Step(29): len = 1117.7, overlap = 2.25
PHY-3002 : Step(30): len = 1114.6, overlap = 2.25
PHY-3002 : Step(31): len = 1104.2, overlap = 2.25
PHY-3002 : Step(32): len = 1102.9, overlap = 2.25
PHY-3002 : Step(33): len = 1102.9, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005084s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (307.3%)

PHY-3001 : Legalized: Len = 1727.4, Over = 0
PHY-3001 : Final: Len = 1727.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038862s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (241.2%)

RUN-1003 : finish command "place" in  3.914944s wall, 2.281250s user + 6.656250s system = 8.937500s CPU (228.3%)

RUN-1004 : used memory is 179 MB, reserved memory is 137 MB, peak memory is 193 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 24 to 23
PHY-1001 : Pin misalignment score is improved from 23 to 23
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 29 instances
RUN-1001 : 10 mslices, 11 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 75 nets
RUN-1001 : 42 nets have 2 pins
RUN-1001 : 30 nets have [3 - 5] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 1880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022643s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (207.0%)

PHY-1001 : End global routing;  0.094412s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (148.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 3440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.147630s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (148.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 3440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 3440
PHY-1001 : End DR Iter 1; 0.011229s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (278.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_IN_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.487734s wall, 4.968750s user + 0.625000s system = 5.593750s CPU (101.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.690778s wall, 5.187500s user + 0.687500s system = 5.875000s CPU (103.2%)

RUN-1004 : used memory is 271 MB, reserved memory is 231 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file LED1_phy.area"
RUN-1001 : standard
***Report Model: LED1***

IO Statistics
#IO                     5
  #input                2
  #output               3
  #inout                0

Utilization Statistics
#lut                   26   out of  19600    0.13%
#reg                   25   out of  19600    0.13%
#le                    42
  #lut only            17   out of     42   40.48%
  #reg only            16   out of     42   38.10%
  #lut&reg              9   out of     42   21.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    5   out of    188    2.66%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db LED1_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LED1.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 29
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 75, pip num: 384
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 96 valid insts, and 1171 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file LED1.bit.
RUN-1002 : start command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit LED1.bit" in  1.433933s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (100.2%)

RUN-1004 : used memory is 422 MB, reserved memory is 384 MB, peak memory is 811 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  9.476027s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (4.5%)

RUN-1004 : used memory is 448 MB, reserved memory is 411 MB, peak memory is 811 MB
RUN-1003 : finish command "download -bit LED1.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.987708s wall, 1.828125s user + 0.265625s system = 2.093750s CPU (17.5%)

RUN-1004 : used memory is 307 MB, reserved memory is 268 MB, peak memory is 811 MB
GUI-1001 : Download success!
