# HDL_projects220937
Programming 6
Introduction to HDL

2024-2025

Language: Verilog

Projects implemented in CPLD (EPM240) using verilog HDL.

Testbenches included in every v file.

Highly recommended to remove the testbench modules before uploading it on CPLD or FPGA.
