$date
	Wed Jan 25 15:13:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample_fsm_mealy_test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
0!
1"
#15
0$
#20
1#
0"
#30
1"
#40
0"
#45
0#
#50
1"
#60
0"
#65
1!
1#
#70
0!
1"
#80
0"
#90
1"
#95
