[
  {
    "module_name": "rockettile_dcache_data_arrays_0_ext",
    "depth": 16,
    "width": 64,
    "masked": true,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.dcache.data.rockettile_dcache_data_arrays_0.rockettile_dcache_data_arrays_0_ext"
    ]
  },
  {
    "module_name": "rockettile_dcache_tag_array_0_ext",
    "depth": 2,
    "width": 27,
    "masked": false,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.dcache.rockettile_dcache_tag_array_0.rockettile_dcache_tag_array_0_ext"
    ]
  },
  {
    "module_name": "mem_ext",
    "depth": 2048,
    "width": 16,
    "masked": true,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.gemmini.spad.spad_mems_1.mem.mem_ext",
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.gemmini.spad.spad_mems_0.mem.mem_ext"
    ]
  },
  {
    "module_name": "mem_0_ext",
    "depth": 256,
    "width": 32,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.gemmini.spad.acc_mems_1.mem.mem.mem_0_ext",
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.gemmini.spad.acc_mems_0.mem.mem.mem_0_ext"
    ]
  },
  {
    "module_name": "rockettile_icache_tag_array_0_ext",
    "depth": 2,
    "width": 26,
    "masked": false,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.frontend.icache.rockettile_icache_tag_array_0.rockettile_icache_tag_array_0_ext"
    ]
  },
  {
    "module_name": "rockettile_icache_data_arrays_0_0_ext",
    "depth": 16,
    "width": 32,
    "masked": false,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.frontend.icache.rockettile_icache_data_arrays_1_0.rockettile_icache_data_arrays_0_0_ext",
      "ChipTop.system.tile_prci_domain.element_reset_domain_rockettile.frontend.icache.rockettile_icache_data_arrays_0_0.rockettile_icache_data_arrays_0_0_ext"
    ]
  },
  {
    "module_name": "mem_1_ext",
    "depth": 8192,
    "width": 64,
    "masked": true,
    "read": 0,
    "write": 0,
    "readwrite": 1,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "ChipTop.system.bank.ram.mem.mem_1_ext"
    ]
  }
]
