// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShiftPipe(	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7]
  input          clock,	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7]
  input  [2:0]   io_iss_op_funct3,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [5:0]   io_iss_op_funct6,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output         io_iss_ready,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output         io_set_vxsat,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output         io_write_valid,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output [7:0]   io_write_bits_eg,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output [127:0] io_write_bits_data,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  output [127:0] io_write_bits_mask,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [9:0]   io_pipe_0_bits_eidx,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [127:0] io_pipe_0_bits_rvs1_data,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [127:0] io_pipe_0_bits_rvs2_data,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [1:0]   io_pipe_0_bits_rvs1_eew,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [1:0]   io_pipe_0_bits_rvs2_eew,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [1:0]   io_pipe_0_bits_vd_eew,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [2:0]   io_pipe_0_bits_funct3,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [5:0]   io_pipe_0_bits_funct6,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [2:0]   io_pipe_0_bits_rm,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input          io_pipe_1_valid,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [15:0]  io_pipe_1_bits_wmask,	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
  input  [7:0]   io_pipe_1_bits_wvd_eg	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14]
);

  wire [7:0]        _shift_arr_io_out_0;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_1;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_2;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_3;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_4;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_5;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_6;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_7;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_8;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_9;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_10;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_11;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_12;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_13;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_14;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [7:0]        _shift_arr_io_out_15;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [15:0]       _shift_arr_io_set_vxsat;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
  wire [2:0]        _GEN = ~io_iss_op_funct3;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [4:0]        _GEN_0 = ~(io_iss_op_funct6[5:1]);	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire              shift_narrowing = io_pipe_0_bits_vd_eew < io_pipe_0_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:205:32]
  wire              shift_widening = io_pipe_0_bits_vd_eew > io_pipe_0_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:206:31]
  wire [9:0]        _narrow_vs1_T_3 = io_pipe_0_bits_eidx >> 3'h4 - {1'h0, shift_narrowing ? io_pipe_0_bits_rvs2_eew : io_pipe_0_bits_vd_eew};	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:205:32, :211:{27,45,50}]
  wire [127:0]      _narrow_vs1_WIRE_0 = {8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[127:120] : io_pipe_0_bits_rvs1_data[63:56], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[119:112] : io_pipe_0_bits_rvs1_data[55:48], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[111:104] : io_pipe_0_bits_rvs1_data[47:40], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[103:96] : io_pipe_0_bits_rvs1_data[39:32], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[95:88] : io_pipe_0_bits_rvs1_data[31:24], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[87:80] : io_pipe_0_bits_rvs1_data[23:16], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[79:72] : io_pipe_0_bits_rvs1_data[15:8], 8'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[71:64] : io_pipe_0_bits_rvs1_data[7:0]};	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:58:21, :63:30, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:208:54, :211:{27,87}, :230:40]
  wire [3:0][127:0] _GEN_1 = {{_narrow_vs1_WIRE_0}, {{32'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[127:96] : io_pipe_0_bits_rvs1_data[63:32], 32'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[95:64] : io_pipe_0_bits_rvs1_data[31:0]}}, {{16'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[127:112] : io_pipe_0_bits_rvs1_data[63:48], 16'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[111:96] : io_pipe_0_bits_rvs1_data[47:32], 16'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[95:80] : io_pipe_0_bits_rvs1_data[31:16], 16'h0, _narrow_vs1_T_3[0] ? io_pipe_0_bits_rvs1_data[79:64] : io_pipe_0_bits_rvs1_data[15:0]}}, {_narrow_vs1_WIRE_0}};	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:56:63, :58:21, :59:22, :63:{30,52}, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:211:{27,87}]
  wire [9:0]        _narrow_vs2_T_2 = io_pipe_0_bits_eidx >> 3'h4 - {1'h0, io_pipe_0_bits_vd_eew};	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:211:45, :213:{27,45}]
  wire [127:0]      _narrow_vs2_WIRE_0 = {8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[127:120] : io_pipe_0_bits_rvs2_data[63:56], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[119:112] : io_pipe_0_bits_rvs2_data[55:48], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[111:104] : io_pipe_0_bits_rvs2_data[47:40], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[103:96] : io_pipe_0_bits_rvs2_data[39:32], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[95:88] : io_pipe_0_bits_rvs2_data[31:24], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[87:80] : io_pipe_0_bits_rvs2_data[23:16], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[79:72] : io_pipe_0_bits_rvs2_data[15:8], 8'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[71:64] : io_pipe_0_bits_rvs2_data[7:0]};	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:58:21, :63:30, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:209:54, :213:{27,55}, :230:40]
  wire [3:0][127:0] _GEN_2 = {{_narrow_vs2_WIRE_0}, {{32'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[127:96] : io_pipe_0_bits_rvs2_data[63:32], 32'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[95:64] : io_pipe_0_bits_rvs2_data[31:0]}}, {{16'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[127:112] : io_pipe_0_bits_rvs2_data[63:48], 16'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[111:96] : io_pipe_0_bits_rvs2_data[47:32], 16'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[95:80] : io_pipe_0_bits_rvs2_data[31:16], 16'h0, _narrow_vs2_T_2[0] ? io_pipe_0_bits_rvs2_data[79:64] : io_pipe_0_bits_rvs2_data[15:0]}}, {_narrow_vs2_WIRE_0}};	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:56:63, :58:21, :59:22, :63:{30,52}, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:213:{27,55}]
  wire              _shift_arr_io_shamt_T = shift_narrowing | shift_widening;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:205:32, :206:31, :218:49]
  wire              _shift_arr_io_rot_T = io_pipe_0_bits_funct3 == 3'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire              _shift_arr_io_rot_T_1 = io_pipe_0_bits_funct3 == 3'h3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire              _shift_arr_io_rot_T_2 = io_pipe_0_bits_funct3 == 3'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:211:45]
  wire [6:0]        _shift_arr_io_rot_WIRE_1 = {1'h0, io_pipe_0_bits_funct6};	// @[generators/saturn/src/main/scala/common/Bundles.scala:187:35, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:211:45]
  wire [6:0]        _shift_arr_io_rot_T_5 = _shift_arr_io_rot_T | _shift_arr_io_rot_T_1 | _shift_arr_io_rot_T_2 ? _shift_arr_io_rot_WIRE_1 : 7'h40;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:187:{18,35}]
  ShiftArray shift_arr (	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:215:25]
    .clock        (clock),
    .io_in_eew    (shift_widening ? io_pipe_0_bits_vd_eew : io_pipe_0_bits_rvs2_eew),	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:206:31, :216:32]
    .io_in        ({shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][127:120] : io_pipe_0_bits_rvs2_data[127:120], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][119:112] : io_pipe_0_bits_rvs2_data[119:112], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][111:104] : io_pipe_0_bits_rvs2_data[111:104], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][103:96] : io_pipe_0_bits_rvs2_data[103:96], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][95:88] : io_pipe_0_bits_rvs2_data[95:88], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][87:80] : io_pipe_0_bits_rvs2_data[87:80], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][79:72] : io_pipe_0_bits_rvs2_data[79:72], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][71:64] : io_pipe_0_bits_rvs2_data[71:64], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][63:56] : io_pipe_0_bits_rvs2_data[63:56], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][55:48] : io_pipe_0_bits_rvs2_data[55:48], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][47:40] : io_pipe_0_bits_rvs2_data[47:40], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][39:32] : io_pipe_0_bits_rvs2_data[39:32], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][31:24] : io_pipe_0_bits_rvs2_data[31:24], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][23:16] : io_pipe_0_bits_rvs2_data[23:16], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][15:8] : io_pipe_0_bits_rvs2_data[15:8], shift_widening ? _GEN_2[io_pipe_0_bits_rvs2_eew][7:0] : io_pipe_0_bits_rvs2_data[7:0]}),	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:63:52, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:206:31, :209:54, :217:{32,73}]
    .io_shamt     ({_shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][127:120] : io_pipe_0_bits_rvs1_data[127:120], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][119:112] : io_pipe_0_bits_rvs1_data[119:112], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][111:104] : io_pipe_0_bits_rvs1_data[111:104], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][103:96] : io_pipe_0_bits_rvs1_data[103:96], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][95:88] : io_pipe_0_bits_rvs1_data[95:88], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][87:80] : io_pipe_0_bits_rvs1_data[87:80], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][79:72] : io_pipe_0_bits_rvs1_data[79:72], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][71:64] : io_pipe_0_bits_rvs1_data[71:64], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][63:56] : io_pipe_0_bits_rvs1_data[63:56], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][55:48] : io_pipe_0_bits_rvs1_data[55:48], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][47:40] : io_pipe_0_bits_rvs1_data[47:40], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][39:32] : io_pipe_0_bits_rvs1_data[39:32], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][31:24] : io_pipe_0_bits_rvs1_data[31:24], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][23:16] : io_pipe_0_bits_rvs1_data[23:16], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][15:8] : io_pipe_0_bits_rvs1_data[15:8], _shift_arr_io_shamt_T ? _GEN_1[io_pipe_0_bits_rvs1_eew][7:0] : io_pipe_0_bits_rvs1_data[7:0]}),	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:63:52, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:208:54, :218:{32,49,92}]
    .io_rori_hi   ((_shift_arr_io_rot_T | _shift_arr_io_rot_T_1 | _shift_arr_io_rot_T_2 ? _shift_arr_io_rot_WIRE_1 : 7'h40) == 7'h15 & _shift_arr_io_rot_T_1),	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/common/Bundles.scala:187:{18,35}, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:219:{51,69}]
    .io_rot       (|{_shift_arr_io_rot_T_5 == 7'h14, _shift_arr_io_rot_T_5 == 7'h15}),	// @[generators/saturn/src/main/scala/common/Bundles.scala:187:18, generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:219:51, :220:58]
    .io_shl       (&{io_pipe_0_bits_funct6[0], ~(io_pipe_0_bits_funct6[3])}),	// @[generators/saturn/src/main/scala/exu/FunctionalUnit.scala:49:14, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :98:{53,70}]
    .io_signed    (io_pipe_0_bits_funct6[0]),	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:222:51]
    .io_scaling   (io_pipe_0_bits_funct6[1]),	// @[src/main/scala/chisel3/util/pla.scala:90:45]
    .io_rm        (io_pipe_0_bits_rm[1:0]),	// @[generators/saturn/src/main/scala/common/Bundles.scala:207:16]
    .io_narrowing (shift_narrowing),	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:205:32]
    .io_out_0     (_shift_arr_io_out_0),
    .io_out_1     (_shift_arr_io_out_1),
    .io_out_2     (_shift_arr_io_out_2),
    .io_out_3     (_shift_arr_io_out_3),
    .io_out_4     (_shift_arr_io_out_4),
    .io_out_5     (_shift_arr_io_out_5),
    .io_out_6     (_shift_arr_io_out_6),
    .io_out_7     (_shift_arr_io_out_7),
    .io_out_8     (_shift_arr_io_out_8),
    .io_out_9     (_shift_arr_io_out_9),
    .io_out_10    (_shift_arr_io_out_10),
    .io_out_11    (_shift_arr_io_out_11),
    .io_out_12    (_shift_arr_io_out_12),
    .io_out_13    (_shift_arr_io_out_13),
    .io_out_14    (_shift_arr_io_out_14),
    .io_out_15    (_shift_arr_io_out_15),
    .io_set_vxsat (_shift_arr_io_set_vxsat)
  );
  assign io_iss_ready = |{&{_GEN_0[0], io_iss_op_funct6[2], _GEN_0[2], io_iss_op_funct6[4], _GEN_0[4], _GEN[0], _GEN[1]}, &{io_iss_op_funct6[0], _GEN_0[0], io_iss_op_funct6[2], _GEN_0[2], io_iss_op_funct6[5], _GEN[0], _GEN[1]}, &{io_iss_op_funct6[3], _GEN_0[3], io_iss_op_funct6[5], _GEN[0], _GEN[1]}, &{_GEN_0[0], io_iss_op_funct6[2], _GEN_0[2], io_iss_op_funct6[4], _GEN_0[4], io_iss_op_funct3[0], io_iss_op_funct3[1], _GEN[2]}, &{io_iss_op_funct6[0], _GEN_0[0], io_iss_op_funct6[2], _GEN_0[2], io_iss_op_funct6[5], io_iss_op_funct3[0], io_iss_op_funct3[1], _GEN[2]}, &{io_iss_op_funct6[3], _GEN_0[3], io_iss_op_funct6[5], io_iss_op_funct3[0], io_iss_op_funct3[1], _GEN[2]}};	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_set_vxsat = io_pipe_1_valid & (|(_shift_arr_io_set_vxsat & io_pipe_1_bits_wmask));	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7, :215:25, :233:44, :234:{42,58}]
  assign io_write_valid = io_pipe_1_valid;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7]
  assign io_write_bits_eg = io_pipe_1_bits_wvd_eg;	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7]
  assign io_write_bits_data = {_shift_arr_io_out_15, _shift_arr_io_out_14, _shift_arr_io_out_13, _shift_arr_io_out_12, _shift_arr_io_out_11, _shift_arr_io_out_10, _shift_arr_io_out_9, _shift_arr_io_out_8, _shift_arr_io_out_7, _shift_arr_io_out_6, _shift_arr_io_out_5, _shift_arr_io_out_4, _shift_arr_io_out_3, _shift_arr_io_out_2, _shift_arr_io_out_1, _shift_arr_io_out_0};	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7, :215:25, :231:42]
  assign io_write_bits_mask = {{8{io_pipe_1_bits_wmask[15]}}, {8{io_pipe_1_bits_wmask[14]}}, {8{io_pipe_1_bits_wmask[13]}}, {8{io_pipe_1_bits_wmask[12]}}, {8{io_pipe_1_bits_wmask[11]}}, {8{io_pipe_1_bits_wmask[10]}}, {8{io_pipe_1_bits_wmask[9]}}, {8{io_pipe_1_bits_wmask[8]}}, {8{io_pipe_1_bits_wmask[7]}}, {8{io_pipe_1_bits_wmask[6]}}, {8{io_pipe_1_bits_wmask[5]}}, {8{io_pipe_1_bits_wmask[4]}}, {8{io_pipe_1_bits_wmask[3]}}, {8{io_pipe_1_bits_wmask[2]}}, {8{io_pipe_1_bits_wmask[1]}}, {8{io_pipe_1_bits_wmask[0]}}};	// @[generators/saturn/src/main/scala/exu/int/ShiftPipe.scala:191:7, :230:40]
endmodule

