#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f9fc4ad680 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
v000001f9fc331910_0 .net "LEDR", 3 0, L_000001f9fc338420;  1 drivers
v000001f9fc3319b0_0 .var "SW", 6 0;
v000001f9fc331af0_0 .var "clk", 0 0;
S_000001f9fc4ad810 .scope module, "dut" "lab7_1" 2 14, 3 16 0, S_000001f9fc4ad680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "SW";
    .port_info 2 /OUTPUT 4 "LEDR";
P_000001f9fc3354f0 .param/l "ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000010>;
P_000001f9fc335528 .param/l "DATA_WIDTH" 0 3 18, +C4<00000000000000000000000000000100>;
L_000001f9fc338420 .functor BUFZ 4, v000001f9fc331e10_0, C4<0000>, C4<0000>, C4<0000>;
v000001f9fc331550_0 .net "LEDR", 3 0, L_000001f9fc338420;  alias, 1 drivers
v000001f9fc331eb0_0 .net "SW", 6 0, v000001f9fc3319b0_0;  1 drivers
v000001f9fc331c30_0 .net *"_ivl_20", 2 0, L_000001f9fc3901a0;  1 drivers
v000001f9fc332270_0 .net "clk", 0 0, v000001f9fc331af0_0;  1 drivers
v000001f9fc331e10_0 .var "mux_out", 3 0;
v000001f9fc332310_0 .net "reg0", 3 0, v000001f9fc302e40_0;  1 drivers
v000001f9fc331690_0 .net "reg1", 3 0, v000001f9fc332130_0;  1 drivers
v000001f9fc331cd0_0 .net "reg2", 3 0, v000001f9fc331ff0_0;  1 drivers
v000001f9fc331a50_0 .net "reg3", 3 0, v000001f9fc331410_0;  1 drivers
v000001f9fc331870_0 .var "w_we", 3 0;
E_000001f9fc329d20/0 .event anyedge, v000001f9fc331eb0_0, v000001f9fc302e40_0, v000001f9fc332130_0, v000001f9fc331ff0_0;
E_000001f9fc329d20/1 .event anyedge, v000001f9fc331410_0;
E_000001f9fc329d20 .event/or E_000001f9fc329d20/0, E_000001f9fc329d20/1;
E_000001f9fc32a360 .event anyedge, L_000001f9fc3901a0;
L_000001f9fc331d70 .part v000001f9fc331870_0, 0, 1;
L_000001f9fc390c40 .part v000001f9fc3319b0_0, 0, 4;
L_000001f9fc390060 .part v000001f9fc331870_0, 1, 1;
L_000001f9fc390f60 .part v000001f9fc3319b0_0, 0, 4;
L_000001f9fc390420 .part v000001f9fc331870_0, 2, 1;
L_000001f9fc390100 .part v000001f9fc3319b0_0, 0, 4;
L_000001f9fc391960 .part v000001f9fc331870_0, 3, 1;
L_000001f9fc391640 .part v000001f9fc3319b0_0, 0, 4;
L_000001f9fc3901a0 .part v000001f9fc3319b0_0, 4, 3;
S_000001f9fc4ae0e0 .scope module, "register0" "register" 3 61, 3 1 0, S_000001f9fc4ad810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000001f9fc32a3a0 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000000000100>;
v000001f9fc328da0_0 .net "clk", 0 0, v000001f9fc331af0_0;  alias, 1 drivers
v000001f9fc328bc0_0 .net "d", 3 0, L_000001f9fc390c40;  1 drivers
v000001f9fc4aadb0_0 .net "ena", 0 0, L_000001f9fc331d70;  1 drivers
v000001f9fc302e40_0 .var "q", 3 0;
E_000001f9fc32a520 .event posedge, v000001f9fc328da0_0;
S_000001f9fc4ae270 .scope module, "register1" "register" 3 62, 3 1 0, S_000001f9fc4ad810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000001f9fc32a7e0 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000000000100>;
v000001f9fc4ae400_0 .net "clk", 0 0, v000001f9fc331af0_0;  alias, 1 drivers
v000001f9fc331730_0 .net "d", 3 0, L_000001f9fc390f60;  1 drivers
v000001f9fc331f50_0 .net "ena", 0 0, L_000001f9fc390060;  1 drivers
v000001f9fc332130_0 .var "q", 3 0;
S_000001f9fc38efe0 .scope module, "register2" "register" 3 63, 3 1 0, S_000001f9fc4ad810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000001f9fc32a460 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000000000100>;
v000001f9fc3317d0_0 .net "clk", 0 0, v000001f9fc331af0_0;  alias, 1 drivers
v000001f9fc331b90_0 .net "d", 3 0, L_000001f9fc390100;  1 drivers
v000001f9fc3315f0_0 .net "ena", 0 0, L_000001f9fc390420;  1 drivers
v000001f9fc331ff0_0 .var "q", 3 0;
S_000001f9fc38f170 .scope module, "register3" "register" 3 64, 3 1 0, S_000001f9fc4ad810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_000001f9fc32a9a0 .param/l "SIZE" 0 3 3, +C4<00000000000000000000000000000100>;
v000001f9fc3321d0_0 .net "clk", 0 0, v000001f9fc331af0_0;  alias, 1 drivers
v000001f9fc3314b0_0 .net "d", 3 0, L_000001f9fc391640;  1 drivers
v000001f9fc332090_0 .net "ena", 0 0, L_000001f9fc391960;  1 drivers
v000001f9fc331410_0 .var "q", 3 0;
    .scope S_000001f9fc4ae0e0;
T_0 ;
    %wait E_000001f9fc32a520;
    %load/vec4 v000001f9fc4aadb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f9fc328bc0_0;
    %assign/vec4 v000001f9fc302e40_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f9fc4ae270;
T_1 ;
    %wait E_000001f9fc32a520;
    %load/vec4 v000001f9fc331f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f9fc331730_0;
    %assign/vec4 v000001f9fc332130_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9fc38efe0;
T_2 ;
    %wait E_000001f9fc32a520;
    %load/vec4 v000001f9fc3315f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f9fc331b90_0;
    %assign/vec4 v000001f9fc331ff0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f9fc38f170;
T_3 ;
    %wait E_000001f9fc32a520;
    %load/vec4 v000001f9fc332090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f9fc3314b0_0;
    %assign/vec4 v000001f9fc331410_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f9fc4ad810;
T_4 ;
    %wait E_000001f9fc32a360;
    %load/vec4 v000001f9fc331eb0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f9fc331eb0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9fc331870_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f9fc4ad810;
T_5 ;
    %wait E_000001f9fc329d20;
    %load/vec4 v000001f9fc331eb0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f9fc331e10_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001f9fc332310_0;
    %store/vec4 v000001f9fc331e10_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001f9fc331690_0;
    %store/vec4 v000001f9fc331e10_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001f9fc331cd0_0;
    %store/vec4 v000001f9fc331e10_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001f9fc331a50_0;
    %store/vec4 v000001f9fc331e10_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f9fc4ad680;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9fc331af0_0, 0, 1;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001f9fc3319b0_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v000001f9fc3319b0_0;
    %parti/s 2, 4, 4;
    %addi 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f9fc3319b0_0, 4, 2;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f9fc3319b0_0, 0, 7;
    %pushi/vec4 3, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v000001f9fc3319b0_0;
    %parti/s 2, 4, 4;
    %addi 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f9fc3319b0_0, 4, 2;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_000001f9fc4ad680;
T_7 ;
    %delay 10, 0;
    %load/vec4 v000001f9fc331af0_0;
    %inv;
    %store/vec4 v000001f9fc331af0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f9fc4ad680;
T_8 ;
    %delay 200, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001f9fc4ad680;
T_9 ;
    %vpi_call 2 48 "$monitor", "clk=%b SW=%h LEDR=%h", v000001f9fc331af0_0, v000001f9fc3319b0_0, v000001f9fc331910_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001f9fc4ad680;
T_10 ;
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\testbench.v";
    "..\..\lab7_1.v";
