git clone --depth 1 --no-tags https://github.com/aledavila98/examen-repo-dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192631412
git clone --depth 1 --no-tags https://github.com/pratzss/CMPEN-331-CPU-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191638444
git clone --depth 1 --no-tags https://github.com/bamfman22/DaVinci-Gate-Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193592848
git clone --depth 1 --no-tags https://github.com/indiandennis/CS-M152a-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192955635
git clone --depth 1 --no-tags https://github.com/swarupsrini/J.O.S.H.-Jump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195479355
git clone --depth 1 --no-tags https://github.com/GreenSpy/COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196322449
git clone --depth 1 --no-tags https://github.com/JihadElhofy/UART_reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196827129
git clone --depth 1 --no-tags https://github.com/magener4597/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193401139
git clone --depth 1 --no-tags https://github.com/chpriyal/Project_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193447722
git clone --depth 1 --no-tags https://github.com/iszff/Air-cleaner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194524636
git clone --depth 1 --no-tags https://github.com/pverghese/benchmarkgames.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195542308
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203724916
git clone --depth 1 --no-tags https://github.com/IBM/AccDNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204937464
git clone --depth 1 --no-tags https://github.com/adki/AMBA_AXI_AHB_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206509027
git clone --depth 1 --no-tags https://github.com/chipsalliance/VeeRwolf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201076719
git clone --depth 1 --no-tags https://github.com/enjoy-digital/usb3_pipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208852968
git clone --depth 1 --no-tags https://github.com/im-tomu/fomu-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202675791
git clone --depth 1 --no-tags https://github.com/ZFTurbo/MobileNet-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199453138
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/NeoGeo_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198223683
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-SDfake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207558633
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199992663
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205682213
git clone --depth 1 --no-tags https://github.com/zhajio1988/Open_RegModel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202254966
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197954777
git clone --depth 1 --no-tags https://github.com/Elrori/Delta-sigma-ADC-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202252102
git clone --depth 1 --no-tags https://github.com/Johnlon/spam-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200314387
git clone --depth 1 --no-tags https://github.com/Edragon/FPGA_DOCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199056490
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201666736
git clone --depth 1 --no-tags https://github.com/mongrelgem/Verilog-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205893930
git clone --depth 1 --no-tags https://github.com/damdoy/fpga_image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208881826
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/RDF-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200142067
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_dbg_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201753306
git clone --depth 1 --no-tags https://github.com/risclite/verilog-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198738774
git clone --depth 1 --no-tags https://github.com/SinghCoder/Icarus_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203597311
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204736068
git clone --depth 1 --no-tags https://github.com/sumilao/Zynq-7000-DPU-TRD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197697072
git clone --depth 1 --no-tags https://github.com/brabect1/sta_basics_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202915498
git clone --depth 1 --no-tags https://github.com/Yvan-xy/verilog-doc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199632300
git clone --depth 1 --no-tags https://github.com/BerkeleyLab/Bedrock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203221974
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_fs_phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197960813
git clone --depth 1 --no-tags https://github.com/Dfinitski/SDR-Micron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205581955
git clone --depth 1 --no-tags https://github.com/Archfx/FPGA-stereo-Camera-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200038090
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_usb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197964589
git clone --depth 1 --no-tags https://github.com/minmit/tonic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197252258
git clone --depth 1 --no-tags https://github.com/zhangzek/3x3_matrix_Systolic_Array_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207437731
git clone --depth 1 --no-tags https://github.com/jianzhang96/AZPRcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197211275
git clone --depth 1 --no-tags https://github.com/lulinchen/FPGA_CryptoNight_V7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204443825
git clone --depth 1 --no-tags https://github.com/anishathalye/notary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206160179
git clone --depth 1 --no-tags https://github.com/scale-lab/BLASYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197653013
git clone --depth 1 --no-tags https://github.com/DangerousPrototypes/BusPirateUltraHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204486675
git clone --depth 1 --no-tags https://github.com/go4retro/UltiMem64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210089535
git clone --depth 1 --no-tags https://github.com/maxs-well/LMS-sound-filtering-by-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203165721
git clone --depth 1 --no-tags https://github.com/princeofpython/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202575196
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_mipi_csi2rx_ultrascaleplus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201699429
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/UPduino-v2.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204736221
git clone --depth 1 --no-tags https://github.com/ultraembedded/minispartan6-audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205693645
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_ftdi_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202905213
git clone --depth 1 --no-tags https://github.com/wzc810049078/systolic-array-matrix-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206258981
git clone --depth 1 --no-tags https://github.com/scarv/scarv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201267735
git clone --depth 1 --no-tags https://github.com/RAPcores/rapcores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208556773
git clone --depth 1 --no-tags https://github.com/aklsh/getting-started-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198830281
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200880747
git clone --depth 1 --no-tags https://github.com/4a1c0/RV32i-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209125599
git clone --depth 1 --no-tags https://github.com/CherryYang05/OpenMIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205389224
git clone --depth 1 --no-tags https://github.com/zan-pu/pipelined-zanpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206059435
git clone --depth 1 --no-tags https://github.com/kelu124/lit3rick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202138640
git clone --depth 1 --no-tags https://github.com/cceroici/Stochastic-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206197373
git clone --depth 1 --no-tags https://github.com/myriadrf/xtrx-fpga-source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204752451
git clone --depth 1 --no-tags https://github.com/jimmyma8579/FPGA_MotorControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208830481
git clone --depth 1 --no-tags https://github.com/OpenCAPI/omi_device_ice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208095496
git clone --depth 1 --no-tags https://github.com/0x5b25/CNN_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204164783
git clone --depth 1 --no-tags https://github.com/fusesoc/sd_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206059967
git clone --depth 1 --no-tags https://github.com/braindead/ctf-writeups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200833632
git clone --depth 1 --no-tags https://github.com/michg/pyocdriscv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208474429
git clone --depth 1 --no-tags https://github.com/amamory-verification/hw-formal-verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197624116
git clone --depth 1 --no-tags https://github.com/RainEggplant/mips_pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200576187
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-DigDug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209534045
git clone --depth 1 --no-tags https://github.com/OpenCAPI/OpenCAPI3.0_Client_RefDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208113388
git clone --depth 1 --no-tags https://github.com/yuzeng2333/autoGenILA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203908950
git clone --depth 1 --no-tags https://github.com/dldldlfma/eyeriss_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202896656
git clone --depth 1 --no-tags https://github.com/dinokev6/Cadence-Notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202843448
git clone --depth 1 --no-tags https://github.com/ljgibbslf/sm3_highP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207112448
git clone --depth 1 --no-tags https://github.com/glixx/tkgate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205055389
git clone --depth 1 --no-tags https://github.com/garrettsworkshop/TimeDisk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199082648
git clone --depth 1 --no-tags https://github.com/mcci-catena/catena-riscv32-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198106741
git clone --depth 1 --no-tags https://github.com/wzc810049078/turbo-interleaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206261917
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Apple-I_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202233324
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-GFE-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201425860
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/ENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200411558
git clone --depth 1 --no-tags https://github.com/Hsury/AES-Cipher-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208840968
git clone --depth 1 --no-tags https://github.com/brockboe/FPGA-Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205770543
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/JK-FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201083757
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/AllArbiterRTLCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202895404
git clone --depth 1 --no-tags https://github.com/Hanmengnan/MIPS-CPU-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207072356
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201329553
git clone --depth 1 --no-tags https://github.com/wangrunji0408/mips32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198377991
git clone --depth 1 --no-tags https://github.com/npp-ntt/jtaxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198653989
