-- Project:   C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\projet_entier.cydsn\projet_entier.cyprj
-- Generated: 01/11/2017 22:50:51
-- PSoC Creator  4.0

ENTITY projet_entier IS
    PORT(
        PWM_US_2(0)_PAD : OUT std_ulogic;
        PWM_US_1(0)_PAD : OUT std_ulogic;
        \CharLCD_1:LCDPort(0)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(1)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(2)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(3)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(4)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(5)_PAD\ : OUT std_ulogic;
        \CharLCD_1:LCDPort(6)_PAD\ : OUT std_ulogic;
        Pin_4(0)_PAD : OUT std_ulogic;
        Moteur_FL_inA(0)_PAD : OUT std_ulogic;
        XBee_Rx(0)_PAD : IN std_ulogic;
        PWM_FL(0)_PAD : OUT std_ulogic;
        PWM_FR(0)_PAD : OUT std_ulogic;
        PWM_BL(0)_PAD : OUT std_ulogic;
        PWM_BR(0)_PAD : OUT std_ulogic;
        Moteur_FR_inA(0)_PAD : OUT std_ulogic;
        Moteur_BL_inA(0)_PAD : OUT std_ulogic;
        Moteur_BR_inA(0)_PAD : OUT std_ulogic;
        Moteur_FL_inB(0)_PAD : OUT std_ulogic;
        Moteur_FR_inB(0)_PAD : OUT std_ulogic;
        Moteur_BL_inB(0)_PAD : OUT std_ulogic;
        Moteur_BR_inB(0)_PAD : OUT std_ulogic;
        LED_out(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END projet_entier;

ARCHITECTURE __DEFAULT__ OF projet_entier IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED_out(0)__PA : bit;
    SIGNAL MODIN2_0 : bit;
    ATTRIBUTE placement_force OF MODIN2_0 : SIGNAL IS "U(3,3,B)2";
    SIGNAL MODIN2_1 : bit;
    ATTRIBUTE placement_force OF MODIN2_1 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Moteur_BL_inA(0)__PA : bit;
    SIGNAL Moteur_BL_inB(0)__PA : bit;
    SIGNAL Moteur_BR_inA(0)__PA : bit;
    SIGNAL Moteur_BR_inB(0)__PA : bit;
    SIGNAL Moteur_FL_inA(0)__PA : bit;
    SIGNAL Moteur_FL_inB(0)__PA : bit;
    SIGNAL Moteur_FR_inA(0)__PA : bit;
    SIGNAL Moteur_FR_inB(0)__PA : bit;
    SIGNAL Net_214 : bit;
    ATTRIBUTE udbclken_assigned OF Net_214 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_214 : SIGNAL IS true;
    SIGNAL Net_214_local : bit;
    SIGNAL Net_272 : bit;
    ATTRIBUTE placement_force OF Net_272 : SIGNAL IS "U(2,4,B)2";
    SIGNAL Net_491 : bit;
    ATTRIBUTE placement_force OF Net_491 : SIGNAL IS "U(3,4,B)1";
    SIGNAL Net_495 : bit;
    SIGNAL Net_545 : bit;
    SIGNAL Net_553 : bit;
    ATTRIBUTE placement_force OF Net_553 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_562 : bit;
    SIGNAL Net_596 : bit;
    SIGNAL Net_770 : bit;
    ATTRIBUTE udbclken_assigned OF Net_770 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_770 : SIGNAL IS true;
    SIGNAL Net_770_local : bit;
    SIGNAL Net_772 : bit;
    ATTRIBUTE placement_force OF Net_772 : SIGNAL IS "U(1,3,A)0";
    SIGNAL Net_773 : bit;
    ATTRIBUTE placement_force OF Net_773 : SIGNAL IS "U(1,3,B)2";
    SIGNAL Net_828 : bit;
    ATTRIBUTE placement_force OF Net_828 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_829 : bit;
    ATTRIBUTE placement_force OF Net_829 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_859 : bit;
    SIGNAL Net_908 : bit;
    SIGNAL Net_909 : bit;
    SIGNAL Net_910 : bit;
    SIGNAL Net_911 : bit;
    SIGNAL Net_912 : bit;
    SIGNAL Net_913 : bit;
    SIGNAL Net_914 : bit;
    SIGNAL Net_915 : bit;
    SIGNAL Net_935 : bit;
    SIGNAL PWM_BL(0)__PA : bit;
    SIGNAL PWM_BR(0)__PA : bit;
    SIGNAL PWM_FL(0)__PA : bit;
    SIGNAL PWM_FR(0)__PA : bit;
    SIGNAL PWM_US_1(0)__PA : bit;
    SIGNAL PWM_US_2(0)__PA : bit;
    SIGNAL Pin_4(0)__PA : bit;
    SIGNAL Signal_US(0)__PA : bit;
    SIGNAL XBee_Rx(0)__PA : bit;
    SIGNAL \Ampli_Recept:Net_30\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\CharLCD_1:LCDPort(6)\\__PA\ : bit;
    SIGNAL \Control_Reg_1:control_1\ : bit;
    SIGNAL \Control_Reg_1:control_2\ : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_enable\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \Counter_1:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:prevCompare\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \Counter_1:CounterUDB:reload\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_0\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \Counter_1:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_3\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_1:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \PWM_Back:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Back:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Back:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Back:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \PWM_Back:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \PWM_Back:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \PWM_Back:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:status_0\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \PWM_Back:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:status_1\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \PWM_Back:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Back:PWMUDB:status_2\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \PWM_Back:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Back:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_Front:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Front:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Front:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Front:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \PWM_Front:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \PWM_Front:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \PWM_Front:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:status_0\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \PWM_Front:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:status_1\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \PWM_Front:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Front:PWMUDB:status_2\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \PWM_Front:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Front:PWMUDB:tc_i\ : bit;
    SIGNAL \Timer_US:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Timer_US:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \Timer_US:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Timer_US:TimerUDB:capt_int_temp\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \Timer_US:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Timer_US:TimerUDB:capture_last\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Timer_US:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_US:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_US:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_US:TimerUDB:status_tc\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Timer_periode:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_periode:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_periode:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_periode:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_periode:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_periode:TimerUDB:status_tc\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \US_40kHz:PWMUDB:cmp1_less\ : bit;
    SIGNAL \US_40kHz:PWMUDB:cmp2_less\ : bit;
    SIGNAL \US_40kHz:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \US_40kHz:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \US_40kHz:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:status_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \US_40kHz:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:status_1\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \US_40kHz:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \US_40kHz:PWMUDB:status_2\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \US_40kHz:PWMUDB:status_3\ : bit;
    SIGNAL \US_40kHz:PWMUDB:tc_i\ : bit;
    SIGNAL \XBee_UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:pollcount_0\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \XBee_UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:pollcount_1\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \XBee_UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \XBee_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_0\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_1\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_2\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_3\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_4\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_5\ : bit;
    SIGNAL \XBee_UART:BUART:rx_count_6\ : bit;
    SIGNAL \XBee_UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_counter_load\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \XBee_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \XBee_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \XBee_UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_last\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \XBee_UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \XBee_UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_postpoll\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \XBee_UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_state_0\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \XBee_UART:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_state_1\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \XBee_UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_state_2\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \XBee_UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_state_3\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \XBee_UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \XBee_UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_status_3\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \XBee_UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_status_4\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \XBee_UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \XBee_UART:BUART:rx_status_5\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \XBee_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \XBee_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \XBee_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \XBee_UART:Net_9_local\ : bit;
    SIGNAL \ctrl_led:control_1\ : bit;
    SIGNAL \ctrl_led:control_2\ : bit;
    SIGNAL \ctrl_led:control_3\ : bit;
    SIGNAL \ctrl_led:control_4\ : bit;
    SIGNAL \ctrl_led:control_5\ : bit;
    SIGNAL \ctrl_led:control_6\ : bit;
    SIGNAL \ctrl_led:control_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer_US:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF PWM_US_2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF PWM_US_2(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF PWM_US_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PWM_US_1(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Signal_US(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Signal_US(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(1)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(2)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(3)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(4)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(5)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \CharLCD_1:LCDPort(6)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \CharLCD_1:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Pin_4(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_4(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Moteur_FL_inA(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Moteur_FL_inA(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF XBee_Rx(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF XBee_Rx(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF PWM_FL(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF PWM_FL(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF PWM_FR(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF PWM_FR(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF PWM_BL(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF PWM_BL(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF PWM_BR(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF PWM_BR(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Moteur_FR_inA(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Moteur_FR_inA(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Moteur_BL_inA(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Moteur_BL_inA(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Moteur_BR_inA(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Moteur_BR_inA(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Moteur_FL_inB(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Moteur_FL_inB(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Moteur_FR_inB(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Moteur_FR_inB(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Moteur_BL_inB(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Moteur_BL_inB(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Moteur_BR_inB(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Moteur_BR_inB(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF LED_out(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF LED_out(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:capt_fifo_load\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:status_tc\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_3\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:status_tc\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:status_tc\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:status_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_counter_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_counter_load\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_postpoll\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_postpoll\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_status_4\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_status_5\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_status_5\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \Detect_Seuil_Recept:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \V_seuil:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Ampli_Recept:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE Location OF TimerISR : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF CounterISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Timer_periode:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Timer_periode:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF periodeISR : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \XBee_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \XBee_UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \XBee_UART:BUART:sRX:RxSts\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ctrl_moteur:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \ctrl_moteur:Sync:ctrl_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ctrl_led:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \ctrl_led:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:runmode_enable\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:runmode_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:prevCompare1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:prevCompare1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:prevCompare2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:prevCompare2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \US_40kHz:PWMUDB:status_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \US_40kHz:PWMUDB:status_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_491 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_491 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_272 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_272 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:capture_last\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:capture_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF MODIN2_1 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF MODIN2_1 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF MODIN2_0 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF MODIN2_0 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Timer_US:TimerUDB:capt_int_temp\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Timer_US:TimerUDB:capt_int_temp\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_stored_i\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_stored_i\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF Net_553 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_553 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:runmode_enable\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:runmode_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:prevCompare1\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:prevCompare1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:prevCompare2\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:prevCompare2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:status_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Front:PWMUDB:status_1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \PWM_Front:PWMUDB:status_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_772 : LABEL IS "macrocell34";
    ATTRIBUTE Location OF Net_772 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_773 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF Net_773 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:runmode_enable\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:runmode_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:prevCompare1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:prevCompare1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:prevCompare2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:prevCompare2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:status_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_Back:PWMUDB:status_1\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \PWM_Back:PWMUDB:status_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_828 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_828 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_829 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_829 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_state_1\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_state_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_state_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_load_fifo\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_state_3\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_state_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_bitclk_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:pollcount_1\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \XBee_UART:BUART:pollcount_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:pollcount_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \XBee_UART:BUART:pollcount_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_status_3\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_status_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \XBee_UART:BUART:rx_last\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \XBee_UART:BUART:rx_last\ : LABEL IS "U(0,5)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_770,
            dclk_0 => Net_770_local,
            dclk_glb_1 => Net_214,
            dclk_1 => Net_214_local,
            dclk_glb_2 => \XBee_UART:Net_9\,
            dclk_2 => \XBee_UART:Net_9_local\);

    PWM_US_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9ea0a4d1-dd66-49e7-accf-66c4a2f46ef7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_US_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_US_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_US_2(0)__PA,
            oe => open,
            pin_input => Net_272,
            pad_out => PWM_US_2(0)_PAD,
            pad_in => PWM_US_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_US_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_US_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_US_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_US_1(0)__PA,
            oe => open,
            pin_input => Net_491,
            pad_out => PWM_US_1(0)_PAD,
            pad_in => PWM_US_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Signal_US:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Signal_US(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Signal_US",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Signal_US(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "e321a527-eb7b-41db-b527-e0b404e3c9c0/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CharLCD_1:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CharLCD_1:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CharLCD_1:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\CharLCD_1:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \CharLCD_1:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cd6d5dd0-5c6b-431b-b74b-56a418831888",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_4(0)__PA,
            oe => open,
            pin_input => Net_553,
            pad_out => Pin_4(0)_PAD,
            pad_in => Pin_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_FL_inA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b12104bd-1b21-460c-841a-357f665942bf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_FL_inA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_FL_inA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_FL_inA(0)__PA,
            oe => open,
            pin_input => Net_911,
            pad_out => Moteur_FL_inA(0)_PAD,
            pad_in => Moteur_FL_inA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    XBee_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    XBee_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "XBee_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => XBee_Rx(0)__PA,
            oe => open,
            fb => Net_859,
            pad_in => XBee_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_FL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "76b79e17-2982-4503-992d-bfaeea9cb210",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_FL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_FL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_FL(0)__PA,
            oe => open,
            pin_input => Net_772,
            pad_out => PWM_FL(0)_PAD,
            pad_in => PWM_FL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_FR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c004e1e5-186a-4eb6-8f3b-2b7fca9bf4c7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_FR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_FR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_FR(0)__PA,
            oe => open,
            pin_input => Net_773,
            pad_out => PWM_FR(0)_PAD,
            pad_in => PWM_FR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_BL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "25a9438d-6655-4e2f-8974-c29c7cf2eadc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_BL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_BL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_BL(0)__PA,
            oe => open,
            pin_input => Net_828,
            pad_out => PWM_BL(0)_PAD,
            pad_in => PWM_BL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_BR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a2c630ca-fe22-4f25-bed2-404ca3586584",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_BR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_BR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_BR(0)__PA,
            oe => open,
            pin_input => Net_829,
            pad_out => PWM_BR(0)_PAD,
            pad_in => PWM_BR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_FR_inA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "96a46432-dc4e-4295-b414-2ed9ab728821",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_FR_inA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_FR_inA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_FR_inA(0)__PA,
            oe => open,
            pin_input => Net_908,
            pad_out => Moteur_FR_inA(0)_PAD,
            pad_in => Moteur_FR_inA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_BL_inA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "66404edd-8606-4d55-b4f0-0bf2eb0625dd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_BL_inA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_BL_inA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_BL_inA(0)__PA,
            oe => open,
            pin_input => Net_909,
            pad_out => Moteur_BL_inA(0)_PAD,
            pad_in => Moteur_BL_inA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_BR_inA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fdc24935-bad4-4358-a3b8-ab888dfd3702",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_BR_inA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_BR_inA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_BR_inA(0)__PA,
            oe => open,
            pin_input => Net_910,
            pad_out => Moteur_BR_inA(0)_PAD,
            pad_in => Moteur_BR_inA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_FL_inB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "40f8d4f1-f64f-4815-944c-f5fe4f5b1607",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_FL_inB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_FL_inB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_FL_inB(0)__PA,
            oe => open,
            pin_input => Net_912,
            pad_out => Moteur_FL_inB(0)_PAD,
            pad_in => Moteur_FL_inB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_FR_inB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aaec1cb6-0b9b-4a7d-9c4c-b0860457f2e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_FR_inB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_FR_inB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_FR_inB(0)__PA,
            oe => open,
            pin_input => Net_913,
            pad_out => Moteur_FR_inB(0)_PAD,
            pad_in => Moteur_FR_inB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_BL_inB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "81521364-ffe0-42ae-9c2d-2dd9636fc7e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_BL_inB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_BL_inB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_BL_inB(0)__PA,
            oe => open,
            pin_input => Net_914,
            pad_out => Moteur_BL_inB(0)_PAD,
            pad_in => Moteur_BL_inB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Moteur_BR_inB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c698b687-72f5-4e1f-a048-c3dcdf2c4378",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Moteur_BR_inB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Moteur_BR_inB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Moteur_BR_inB(0)__PA,
            oe => open,
            pin_input => Net_915,
            pad_out => Moteur_BR_inB(0)_PAD,
            pad_in => Moteur_BR_inB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_out:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "add34bcf-b8f9-4be2-b054-a3918efc1a82",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_out(0)__PA,
            oe => open,
            pin_input => Net_935,
            pad_out => LED_out(0)_PAD,
            pad_in => LED_out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \US_40kHz:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:status_2\,
            main_0 => \US_40kHz:PWMUDB:runmode_enable\,
            main_1 => \US_40kHz:PWMUDB:tc_i\);

    \Timer_US:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_US:TimerUDB:capt_fifo_load\,
            main_0 => Net_545,
            main_1 => Net_495,
            main_2 => \Timer_US:TimerUDB:capture_last\,
            main_3 => Net_553);

    \Timer_US:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_US:TimerUDB:status_tc\,
            main_0 => \Timer_US:TimerUDB:per_zero\,
            main_1 => Net_553);

    \Counter_1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:status_0\,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\,
            main_1 => \Counter_1:CounterUDB:prevCompare\);

    \Counter_1:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:status_3\,
            main_0 => \Counter_1:CounterUDB:reload\,
            main_1 => \Counter_1:CounterUDB:underflow_reg_i\);

    \Counter_1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:count_enable\,
            main_0 => Net_272,
            main_1 => \Counter_1:CounterUDB:control_7\,
            main_2 => \Counter_1:CounterUDB:count_stored_i\);

    \Timer_periode:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_periode:TimerUDB:status_tc\,
            main_0 => \Timer_periode:TimerUDB:control_7\,
            main_1 => \Timer_periode:TimerUDB:per_zero\);

    \PWM_Front:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:status_2\,
            main_0 => \PWM_Front:PWMUDB:runmode_enable\,
            main_1 => \PWM_Front:PWMUDB:tc_i\);

    \PWM_Back:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:status_2\,
            main_0 => \PWM_Back:PWMUDB:runmode_enable\,
            main_1 => \PWM_Back:PWMUDB:tc_i\);

    \XBee_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_counter_load\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_state_3\,
            main_3 => \XBee_UART:BUART:rx_state_2\);

    \XBee_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_postpoll\,
            main_0 => \XBee_UART:BUART:pollcount_1\,
            main_1 => Net_859,
            main_2 => \XBee_UART:BUART:pollcount_0\);

    \XBee_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_status_4\,
            main_0 => \XBee_UART:BUART:rx_load_fifo\,
            main_1 => \XBee_UART:BUART:rx_fifofull\);

    \XBee_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_status_5\,
            main_0 => \XBee_UART:BUART:rx_fifonotempty\,
            main_1 => \XBee_UART:BUART:rx_state_stop1_reg\);

    \US_40kHz:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_214,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \US_40kHz:PWMUDB:status_3\,
            status_2 => \US_40kHz:PWMUDB:status_2\,
            status_1 => \US_40kHz:PWMUDB:status_1\,
            status_0 => \US_40kHz:PWMUDB:status_0\);

    \US_40kHz:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_214,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \US_40kHz:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \US_40kHz:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \US_40kHz:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \US_40kHz:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \US_40kHz:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_214,
            cs_addr_2 => \US_40kHz:PWMUDB:tc_i\,
            cs_addr_1 => \US_40kHz:PWMUDB:runmode_enable\,
            cl0_comb => \US_40kHz:PWMUDB:cmp1_less\,
            z0_comb => \US_40kHz:PWMUDB:tc_i\,
            cl1_comb => \US_40kHz:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \US_40kHz:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \US_40kHz:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \US_40kHz:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \US_40kHz:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \US_40kHz:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \US_40kHz:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \US_40kHz:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Detect_Seuil_Recept:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_495);

    \V_seuil:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Timer_US:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_545,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_US:TimerUDB:status_3\,
            status_2 => \Timer_US:TimerUDB:status_2\,
            status_1 => \Timer_US:TimerUDB:capt_int_temp\,
            status_0 => \Timer_US:TimerUDB:status_tc\,
            interrupt => Net_596);

    \Timer_US:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_545,
            cs_addr_1 => Net_553,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_US:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer_US:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer_US:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer_US:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer_US:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer_US:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer_US:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer_US:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer_US:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_US:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_US:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer_US:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer_US:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer_US:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_545,
            cs_addr_1 => Net_553,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_US:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer_US:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer_US:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer_US:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer_US:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer_US:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer_US:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer_US:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer_US:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer_US:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_US:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer_US:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer_US:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer_US:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer_US:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer_US:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer_US:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer_US:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer_US:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer_US:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer_US:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer_US:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer_US:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer_US:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer_US:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer_US:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer_US:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_545,
            cs_addr_1 => Net_553,
            cs_addr_0 => \Timer_US:TimerUDB:per_zero\,
            f0_load => \Timer_US:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_US:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_US:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_US:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_US:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer_US:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer_US:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer_US:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer_US:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer_US:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer_US:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer_US:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer_US:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer_US:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer_US:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer_US:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer_US:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Ampli_Recept:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \Ampli_Recept:Net_30\);

    TimerISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_596,
            clock => ClockBlock_BUS_CLK);

    \Counter_1:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Counter_1:CounterUDB:control_7\,
            control_6 => \Counter_1:CounterUDB:control_6\,
            control_5 => \Counter_1:CounterUDB:control_5\,
            control_4 => \Counter_1:CounterUDB:control_4\,
            control_3 => \Counter_1:CounterUDB:control_3\,
            control_2 => \Counter_1:CounterUDB:control_2\,
            control_1 => \Counter_1:CounterUDB:control_1\,
            control_0 => \Counter_1:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_1:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Counter_1:CounterUDB:status_6\,
            status_5 => \Counter_1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_1:CounterUDB:status_3\,
            status_2 => open,
            status_1 => \Counter_1:CounterUDB:reload\,
            status_0 => \Counter_1:CounterUDB:status_0\);

    \Counter_1:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_1:CounterUDB:reload\,
            z0_comb => \Counter_1:CounterUDB:reload\,
            ce1_comb => \Counter_1:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    CounterISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \Counter_1:CounterUDB:underflow_reg_i\,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => \Control_Reg_1:control_2\,
            control_1 => \Control_Reg_1:control_1\,
            control_0 => Net_545,
            busclk => ClockBlock_BUS_CLK);

    \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer_periode:TimerUDB:control_7\,
            control_6 => \Timer_periode:TimerUDB:control_6\,
            control_5 => \Timer_periode:TimerUDB:control_5\,
            control_4 => \Timer_periode:TimerUDB:control_4\,
            control_3 => \Timer_periode:TimerUDB:control_3\,
            control_2 => \Timer_periode:TimerUDB:control_2\,
            control_1 => \Timer_periode:TimerUDB:control_1\,
            control_0 => \Timer_periode:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_periode:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_periode:TimerUDB:status_3\,
            status_2 => \Timer_periode:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_periode:TimerUDB:status_tc\,
            interrupt => Net_562);

    \Timer_periode:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_periode:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer_periode:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer_periode:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer_periode:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer_periode:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer_periode:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer_periode:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer_periode:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer_periode:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_periode:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_periode:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer_periode:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer_periode:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer_periode:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_periode:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer_periode:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer_periode:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer_periode:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer_periode:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer_periode:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer_periode:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer_periode:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer_periode:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer_periode:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_periode:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer_periode:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer_periode:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer_periode:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer_periode:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer_periode:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer_periode:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer_periode:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer_periode:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer_periode:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer_periode:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer_periode:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer_periode:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer_periode:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer_periode:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer_periode:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer_periode:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_periode:TimerUDB:control_7\,
            cs_addr_0 => \Timer_periode:TimerUDB:per_zero\,
            z0_comb => \Timer_periode:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_periode:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_periode:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_periode:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer_periode:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer_periode:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer_periode:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer_periode:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer_periode:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer_periode:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer_periode:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer_periode:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer_periode:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer_periode:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer_periode:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer_periode:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    periodeISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_562,
            clock => ClockBlock_BUS_CLK);

    \PWM_Front:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            control_7 => \PWM_Front:PWMUDB:control_7\,
            control_6 => \PWM_Front:PWMUDB:control_6\,
            control_5 => \PWM_Front:PWMUDB:control_5\,
            control_4 => \PWM_Front:PWMUDB:control_4\,
            control_3 => \PWM_Front:PWMUDB:control_3\,
            control_2 => \PWM_Front:PWMUDB:control_2\,
            control_1 => \PWM_Front:PWMUDB:control_1\,
            control_0 => \PWM_Front:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Front:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Front:PWMUDB:status_3\,
            status_2 => \PWM_Front:PWMUDB:status_2\,
            status_1 => \PWM_Front:PWMUDB:status_1\,
            status_0 => \PWM_Front:PWMUDB:status_0\);

    \PWM_Front:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            cs_addr_2 => \PWM_Front:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Front:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Front:PWMUDB:tc_i\,
            cl1_comb => \PWM_Front:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Back:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            control_7 => \PWM_Back:PWMUDB:control_7\,
            control_6 => \PWM_Back:PWMUDB:control_6\,
            control_5 => \PWM_Back:PWMUDB:control_5\,
            control_4 => \PWM_Back:PWMUDB:control_4\,
            control_3 => \PWM_Back:PWMUDB:control_3\,
            control_2 => \PWM_Back:PWMUDB:control_2\,
            control_1 => \PWM_Back:PWMUDB:control_1\,
            control_0 => \PWM_Back:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Back:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Back:PWMUDB:status_3\,
            status_2 => \PWM_Back:PWMUDB:status_2\,
            status_1 => \PWM_Back:PWMUDB:status_1\,
            status_0 => \PWM_Back:PWMUDB:status_0\);

    \PWM_Back:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_770,
            cs_addr_2 => \PWM_Back:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Back:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Back:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Back:PWMUDB:tc_i\,
            cl1_comb => \PWM_Back:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_Back:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \XBee_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee_UART:Net_9\,
            cs_addr_2 => \XBee_UART:BUART:rx_state_1\,
            cs_addr_1 => \XBee_UART:BUART:rx_state_0\,
            cs_addr_0 => \XBee_UART:BUART:rx_bitclk_enable\,
            route_si => \XBee_UART:BUART:rx_postpoll\,
            f0_load => \XBee_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \XBee_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \XBee_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \XBee_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \XBee_UART:Net_9\,
            reset => open,
            load => \XBee_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \XBee_UART:BUART:rx_count_6\,
            count_5 => \XBee_UART:BUART:rx_count_5\,
            count_4 => \XBee_UART:BUART:rx_count_4\,
            count_3 => \XBee_UART:BUART:rx_count_3\,
            count_2 => \XBee_UART:BUART:rx_count_2\,
            count_1 => \XBee_UART:BUART:rx_count_1\,
            count_0 => \XBee_UART:BUART:rx_count_0\,
            tc => \XBee_UART:BUART:rx_count7_tc\);

    \XBee_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \XBee_UART:Net_9\,
            status_6 => open,
            status_5 => \XBee_UART:BUART:rx_status_5\,
            status_4 => \XBee_UART:BUART:rx_status_4\,
            status_3 => \XBee_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \ctrl_moteur:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_915,
            control_6 => Net_914,
            control_5 => Net_913,
            control_4 => Net_912,
            control_3 => Net_910,
            control_2 => Net_909,
            control_1 => Net_908,
            control_0 => Net_911,
            busclk => ClockBlock_BUS_CLK);

    \ctrl_led:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ctrl_led:control_7\,
            control_6 => \ctrl_led:control_6\,
            control_5 => \ctrl_led:control_5\,
            control_4 => \ctrl_led:control_4\,
            control_3 => \ctrl_led:control_3\,
            control_2 => \ctrl_led:control_2\,
            control_1 => \ctrl_led:control_1\,
            control_0 => Net_935,
            busclk => ClockBlock_BUS_CLK);

    \US_40kHz:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:runmode_enable\,
            clock_0 => Net_214,
            main_0 => Net_545);

    \US_40kHz:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:prevCompare1\,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:cmp1_less\);

    \US_40kHz:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:prevCompare2\,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:cmp2_less\);

    \US_40kHz:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:status_0\,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:prevCompare1\,
            main_1 => \US_40kHz:PWMUDB:cmp1_less\);

    \US_40kHz:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \US_40kHz:PWMUDB:status_1\,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:prevCompare2\,
            main_1 => \US_40kHz:PWMUDB:cmp2_less\);

    Net_491:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_491,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:runmode_enable\,
            main_1 => \US_40kHz:PWMUDB:cmp1_less\);

    Net_272:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_272,
            clock_0 => Net_214,
            main_0 => \US_40kHz:PWMUDB:runmode_enable\,
            main_1 => \US_40kHz:PWMUDB:cmp2_less\);

    \Timer_US:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_US:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_545,
            main_1 => Net_495);

    MODIN2_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_5) + (main_0 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_545,
            main_1 => Net_495,
            main_2 => \Timer_US:TimerUDB:capture_last\,
            main_3 => Net_553,
            main_4 => MODIN2_1,
            main_5 => MODIN2_0);

    MODIN2_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (main_0 * main_5) + (main_1 * !main_2 * main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN2_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_545,
            main_1 => Net_495,
            main_2 => \Timer_US:TimerUDB:capture_last\,
            main_3 => Net_553,
            main_4 => MODIN2_1,
            main_5 => MODIN2_0);

    \Timer_US:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_US:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_545,
            main_1 => Net_495,
            main_2 => \Timer_US:TimerUDB:capture_last\,
            main_3 => Net_553,
            main_4 => MODIN2_1,
            main_5 => MODIN2_0);

    \Counter_1:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Counter_1:CounterUDB:reload\);

    \Counter_1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\);

    \Counter_1:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_1:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_272);

    Net_553:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_553,
            clock_0 => Net_214,
            main_0 => Net_545,
            main_1 => Net_596,
            main_2 => Net_553);

    \PWM_Front:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:runmode_enable\,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:control_7\);

    \PWM_Front:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:prevCompare1\,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:cmp1_less\);

    \PWM_Front:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:prevCompare2\,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:cmp2_less\);

    \PWM_Front:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:status_0\,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:prevCompare1\,
            main_1 => \PWM_Front:PWMUDB:cmp1_less\);

    \PWM_Front:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Front:PWMUDB:status_1\,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:prevCompare2\,
            main_1 => \PWM_Front:PWMUDB:cmp2_less\);

    Net_772:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_772,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:runmode_enable\,
            main_1 => \PWM_Front:PWMUDB:cmp1_less\);

    Net_773:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_773,
            clock_0 => Net_770,
            main_0 => \PWM_Front:PWMUDB:runmode_enable\,
            main_1 => \PWM_Front:PWMUDB:cmp2_less\);

    \PWM_Back:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:runmode_enable\,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:control_7\);

    \PWM_Back:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:prevCompare1\,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:cmp1_less\);

    \PWM_Back:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:prevCompare2\,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:cmp2_less\);

    \PWM_Back:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:status_0\,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:prevCompare1\,
            main_1 => \PWM_Back:PWMUDB:cmp1_less\);

    \PWM_Back:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Back:PWMUDB:status_1\,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:prevCompare2\,
            main_1 => \PWM_Back:PWMUDB:cmp2_less\);

    Net_828:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_828,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:runmode_enable\,
            main_1 => \PWM_Back:PWMUDB:cmp1_less\);

    Net_829:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_829,
            clock_0 => Net_770,
            main_0 => \PWM_Back:PWMUDB:runmode_enable\,
            main_1 => \PWM_Back:PWMUDB:cmp2_less\);

    \XBee_UART:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_state_1\,
            clock_0 => \XBee_UART:Net_9\);

    \XBee_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_state_0\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_bitclk_enable\,
            main_3 => \XBee_UART:BUART:rx_state_3\,
            main_4 => \XBee_UART:BUART:rx_state_2\,
            main_5 => \XBee_UART:BUART:rx_count_6\,
            main_6 => \XBee_UART:BUART:rx_count_5\,
            main_7 => \XBee_UART:BUART:rx_count_4\,
            main_8 => \XBee_UART:BUART:pollcount_1\,
            main_9 => Net_859,
            main_10 => \XBee_UART:BUART:pollcount_0\);

    \XBee_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_load_fifo\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_bitclk_enable\,
            main_3 => \XBee_UART:BUART:rx_state_3\,
            main_4 => \XBee_UART:BUART:rx_state_2\,
            main_5 => \XBee_UART:BUART:rx_count_6\,
            main_6 => \XBee_UART:BUART:rx_count_5\,
            main_7 => \XBee_UART:BUART:rx_count_4\);

    \XBee_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_state_3\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_bitclk_enable\,
            main_3 => \XBee_UART:BUART:rx_state_3\,
            main_4 => \XBee_UART:BUART:rx_state_2\,
            main_5 => \XBee_UART:BUART:rx_count_6\,
            main_6 => \XBee_UART:BUART:rx_count_5\,
            main_7 => \XBee_UART:BUART:rx_count_4\);

    \XBee_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_state_2\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_bitclk_enable\,
            main_3 => \XBee_UART:BUART:rx_state_3\,
            main_4 => \XBee_UART:BUART:rx_state_2\,
            main_5 => \XBee_UART:BUART:rx_count_6\,
            main_6 => \XBee_UART:BUART:rx_count_5\,
            main_7 => \XBee_UART:BUART:rx_count_4\,
            main_8 => Net_859,
            main_9 => \XBee_UART:BUART:rx_last\);

    \XBee_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_bitclk_enable\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_count_2\,
            main_1 => \XBee_UART:BUART:rx_count_1\,
            main_2 => \XBee_UART:BUART:rx_count_0\);

    \XBee_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_state_3\,
            main_3 => \XBee_UART:BUART:rx_state_2\);

    \XBee_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:pollcount_1\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_count_2\,
            main_1 => \XBee_UART:BUART:rx_count_1\,
            main_2 => \XBee_UART:BUART:pollcount_1\,
            main_3 => Net_859,
            main_4 => \XBee_UART:BUART:pollcount_0\);

    \XBee_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:pollcount_0\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_count_2\,
            main_1 => \XBee_UART:BUART:rx_count_1\,
            main_2 => Net_859,
            main_3 => \XBee_UART:BUART:pollcount_0\);

    \XBee_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_status_3\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => \XBee_UART:BUART:rx_state_1\,
            main_1 => \XBee_UART:BUART:rx_state_0\,
            main_2 => \XBee_UART:BUART:rx_bitclk_enable\,
            main_3 => \XBee_UART:BUART:rx_state_3\,
            main_4 => \XBee_UART:BUART:rx_state_2\,
            main_5 => \XBee_UART:BUART:pollcount_1\,
            main_6 => Net_859,
            main_7 => \XBee_UART:BUART:pollcount_0\);

    \XBee_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \XBee_UART:BUART:rx_last\,
            clock_0 => \XBee_UART:Net_9\,
            main_0 => Net_859);

END __DEFAULT__;
