
---------- Begin Simulation Statistics ----------
host_inst_rate                                 306323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305200                       # Number of bytes of host memory used
host_seconds                                    65.29                       # Real time elapsed on the host
host_tick_rate                              522963510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034145                       # Number of seconds simulated
sim_ticks                                 34144695500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5432279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35808.997280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31038.467444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4983699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16063200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               448580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            122928                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10107739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325652                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62978.136043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62030.929393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1254177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13857772033                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.149259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              220041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            80805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8636938485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139236                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49340.055795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.494696                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    733094549                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6906497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44750.272625                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40320.846064                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6237876                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29920972033                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096810                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                668621                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             203733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18744677485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996360                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002884                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.272618                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.952910                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6906497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44750.272625                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40320.846064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6237876                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29920972033                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096810                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               668621                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            203733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18744677485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384514                       # number of replacements
system.cpu.dcache.sampled_refs                 385538                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.797201                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6359332                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501884345000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145158                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13274988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14371.745537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11399.047238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13233929                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      590089500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41059                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1069                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    455836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           39989                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 330.930958                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13274988                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14371.745537                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11399.047238                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13233929                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       590089500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003093                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41059                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1069                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    455836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            39989                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435641                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.048030                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13274988                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14371.745537                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11399.047238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13233929                       # number of overall hits
system.cpu.icache.overall_miss_latency      590089500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003093                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41059                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1069                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    455836500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           39989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39759                       # number of replacements
system.cpu.icache.sampled_refs                  39990                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.048030                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13233929                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 126343.894141                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4862344766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 38485                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60963.643346                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 45321.342273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2223                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3809740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.965649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62492                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2832176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.965634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62491                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       61951.479226                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  46155.673463                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         241122                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7415034500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.331726                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       119691                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5523911000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.331695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119680                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80825                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60637.358491                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44925.963501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4901014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80825                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3631141000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80825                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145158                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145158                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.089591                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425528                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        61612.634000                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45869.468796                       # average overall mshr miss latency
system.l2.demand_hits                          243345                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11224774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.428134                       # miss rate for demand accesses
system.l2.demand_misses                        182183                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8356087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.428106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   182171                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.400557                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.264844                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6562.724282                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4339.210133                       # Average occupied blocks per context
system.l2.overall_accesses                     425528                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       61612.634000                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  59905.154476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         243345                       # number of overall hits
system.l2.overall_miss_latency            11224774500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.428134                       # miss rate for overall accesses
system.l2.overall_misses                       182183                       # number of overall misses
system.l2.overall_mshr_hits                        11                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       13218431766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.518546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  220656                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.425516                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         16376                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2501                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        41048                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            38485                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           62                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         160347                       # number of replacements
system.l2.sampled_refs                         171401                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10901.934415                       # Cycle average of tags in use
system.l2.total_refs                           358158                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            64980                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44883580                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2404140                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3212345                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       279718                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3262494                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3838790                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170941                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       325976                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17078190                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.623075                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.526250                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12859569     75.30%     75.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2064025     12.09%     87.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       800346      4.69%     92.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       390211      2.28%     94.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       286744      1.68%     96.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       139689      0.82%     96.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129002      0.76%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        82628      0.48%     98.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       325976      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17078190                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       279520                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13339454                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.340581                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.340581                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4636400                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       395674                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28213242                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7192580                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5148344                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1971256                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          619                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       100865                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4610176                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4448075                       # DTB hits
system.switch_cpus_1.dtb.data_misses           162101                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3711321                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3553699                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           157622                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        898855                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            894376                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4479                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3838790                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3222384                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8667747                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29363816                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        518923                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.164010                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3222384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2575081                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.254552                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19049446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.541452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.761031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13604147     71.41%     71.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         475152      2.49%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         301105      1.58%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         411503      2.16%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1299028      6.82%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         274367      1.44%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253915      1.33%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         481324      2.53%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1948905     10.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19049446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4356365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2018166                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1518785                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.656494                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4611182                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           898855                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12948864                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14775669                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733581                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9499040                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.631282                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14999572                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       328303                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2846429                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5746168                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       406293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1840402                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24738649                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3712327                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       404556                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15365780                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       128871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1971256                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       167938                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       227376                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108746                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        15503                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3386931                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1079068                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15503                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        60040                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       268263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.427244                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.427244                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10424677     66.10%     66.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46797      0.30%     66.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230340      1.46%     67.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7195      0.05%     67.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203899      1.29%     69.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19535      0.12%     69.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64682      0.41%     69.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3847985     24.40%     94.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       925227      5.87%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15770337                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147259                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009338                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22510     15.29%     15.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     15.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.29% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           18      0.01%     15.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            9      0.01%     15.30% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74273     50.44%     65.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        44613     30.30%     96.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5836      3.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19049446                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.827863                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.362670                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11917101     62.56%     62.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3047516     16.00%     78.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1626134      8.54%     87.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1125520      5.91%     93.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       812753      4.27%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       314360      1.65%     98.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177508      0.93%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        22299      0.12%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6255      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19049446                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.673779                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23219864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15770337                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13031335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        54286                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11416991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3222448                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3222384                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2592438                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       771726                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5746168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1840402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23405811                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3846938                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       335584                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7503517                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       412599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12744                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35110089                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27281315                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20253818                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4938207                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1971256                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       789527                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12249211                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1947449                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95096                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
