# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ..
# ../src/inc
# monitor_mailbox
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:54:53 on Dec 14,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(6):     mailbox #(OutputTrans) mon2chk_mb;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(6): (vlog-2730) Undefined variable: 'OutputTrans'.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(16):         OutputTrans trans;
# 
# ** Error: (vlog-13069) C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(16): near ";": syntax error, unexpected ';', expecting '('.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(23):             trans = new();
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv(23): (vlog-2730) Undefined variable: 'trans'.
# End time: 20:54:54 on Dec 14,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_2021.1/win64/vlog failed.
# Error in macro ./scr/compile_all.tcl line 5
# C:/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -vopt -sv	+acc -incr -source +define+SIM +incdir+$include_path  C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailb..."
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ..
# ../src/inc
# monitor_mailbox
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:55:42 on Dec 14,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/monitor_mailbox/monitor_mailbox.sv 
# -- Compiling package monitor_mailbox_sv_unit
# -- Compiling interface my_bus
# 
# Top level modules:
# 	--none--
# End time: 20:55:43 on Dec 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB monitor_mailbox 
# Start time: 20:55:43 on Dec 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Error: (vopt-13130) Failed to find design unit monitor_mailbox.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
# End time: 20:56:01 on Dec 14,2024, Elapsed time: 0:00:18
# Errors: 1, Warnings: 0
